Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[10:36:49.206265] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Tue Aug 13 10:36:49 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     15862
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[10:36:49.495808] Periodic Lic check successful
[10:36:49.495841] Feature usage summary:
[10:36:49.495842] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (16 seconds elapsed).

WARNING: This version of the tool is 689 days old.
@genus:root: 1> source ../scripts/genus_top.tcl
Sourcing '../scripts/genus_top.tcl' (Tue Aug 13 10:37:17 UTC 2024)...
#@ Begin verbose source ../scripts/genus_top.tcl
@file(genus_top.tcl) 2: set debug_file "debug.txt"
@file(genus_top.tcl) 3: set design(TOPLEVEL) "proj_top" 
@file(genus_top.tcl) 4: set runtype "synthesis"
@file(genus_top.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_top.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_top.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_top.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 13/08/2024 10:37
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log138 and the command file is genus.cmd138
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_top.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_top.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_top.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_top.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_top.tcl) 34: set df [open $debug_file a]
@file(genus_top.tcl) 35: puts $df "\n******************************************"
@file(genus_top.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_top.tcl) 37: puts $df "******************************************"
@file(genus_top.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_top.tcl) 44: close $df
@file(genus_top.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_top.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_top.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_top.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 13/08/2024 10:37
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_top.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_top.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_top.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 13/08/2024 10:37
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_top.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_top.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_top.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_top.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_top.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_top.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 13/08/2024 10:37
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_top.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_top.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_top' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N29050' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N33178' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N46579' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N50711' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N64128' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N68260' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N81677' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N85809' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N99226' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N103358' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N116775' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N120907' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N134324' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N138456' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N151873' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N156005' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N169422' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N173554' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N186971' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N191103' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-893'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_48'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_55'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_60'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_65'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_70'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_75'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_80'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_85'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_90'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_95'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_100'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_105'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_110'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_115'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_120'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_125'.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'padded_fragment' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 43, column 24.
        : Some tools may not accept this HDL.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_counter_INDICE_LEN9' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 26.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 32.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'signature' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 33.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 9.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_n' is not used in module 'proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 10.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 33 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=33) at line 29 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=32 Z=33) at line 27 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'new_position_long' [6] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 55.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][index]' in module 'proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][signature]' in module 'proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][index]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][signature]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_extender_FRAG_LEN_BITS64_FRAG_SIZE32_KMER_SIZE16_INDICES_COUNT32_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_PART_ONE_HOT8_BASE_LEN2_ONE_HOT_LEN4_FRAG_PART4' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'proj_extender_FRAG_LEN_BITS64_FRAG_SIZE32_KMER_SIZE16_INDICES_COUNT32_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_PART_ONE_HOT8_BASE_LEN2_ONE_HOT_LEN4_FRAG_PART4' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 58.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'proj_extender_FRAG_LEN_BITS64_FRAG_SIZE32_KMER_SIZE16_INDICES_COUNT32_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_PART_ONE_HOT8_BASE_LEN2_ONE_HOT_LEN4_FRAG_PART4' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 58.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (32) does not match width of output port 'out_gfm' (8) of instance 'u_extender' of module 'proj_extender_FRAG_LEN_BITS64_FRAG_SIZE32_KMER_SIZE16_INDICES_COUNT32_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_PART_ONE_HOT8_BASE_LEN2_ONE_HOT_LEN4_FRAG_PART4' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 102.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 44, column 22, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 44, column 22, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'out_fragment' in module 'proj_top' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 7, column 54, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[0]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[1]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[2]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[3]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[4]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[5]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[6]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[7]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[8]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[9]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[10]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[11]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[12]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[13]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[14]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[15]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[16]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[17]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[18]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[19]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         7.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.011s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_top, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.032s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |        11.00 | 
| hlo_clip           |       1 |       0 |        32.00 | 
---------------------------------------------------------
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 1 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_top.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 13/08/2024 10:39
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_top'

No empty modules in design 'proj_top'

  Done Checking the design.
@file(genus_top.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_top.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_top.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_top' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top...
%# Begin write_design (08/13 10:39:08, mem=5154.11M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_top' (command execution time mm:ss cpu = 00:02, real = 00:12).
.
%# End write_design (08/13 10:39:20, total cpu=08:00:02, real=08:00:12, peak res=1118.80M, current mem=5153.11M)
@file(genus_top.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_top.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.06)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.06)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.09)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_top.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  10:39:22 am
  Module:                 proj_top
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][0]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][1]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][2]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
  ... 38 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_top/fm_fragment[0]
hnet:proj_top/fm_fragment[10]
hnet:proj_top/fm_fragment[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:proj_top/proj.sdc_line_18
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    41
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      64
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        106

@file(genus_top.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_top.tcl) 134: enics_default_cost_groups
@file(genus_top.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_top.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_top': 'lp_clock_gating_min_flops' = 8
@file(genus_top.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_top': 'lp_clock_gating_style' = latch
@file(genus_top.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 13/08/2024 10:39
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_top.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_top.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_top.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_top.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 13/08/2024 10:39
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'out_fragment' in module 'proj_top'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_top, recur: true)
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I3]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I3]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I4]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I4]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I5]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I5]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I6]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I6]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I7]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I7]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I8]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I8]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I9]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I9]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I10]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I10]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I11]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I11]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I12]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I12]_72_63
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I14]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I14]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I16]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I16]_72_63
Completed mux data reorder optimization (accepts: 28, rejects: 0, runtime: 26.819s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |      28 |       0 |     26819.00 | 
------------------------------------------------------
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[16]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[31]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 16 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_kmer_buffer/kmer_buffer_reg[16]', 'u_kmer_buffer/kmer_buffer_reg[17]', 
'u_kmer_buffer/kmer_buffer_reg[18]', 'u_kmer_buffer/kmer_buffer_reg[19]', 
'u_kmer_buffer/kmer_buffer_reg[20]', 'u_kmer_buffer/kmer_buffer_reg[21]', 
'u_kmer_buffer/kmer_buffer_reg[22]', 'u_kmer_buffer/kmer_buffer_reg[23]', 
'u_kmer_buffer/kmer_buffer_reg[24]', 'u_kmer_buffer/kmer_buffer_reg[25]', 
'u_kmer_buffer/kmer_buffer_reg[26]', 'u_kmer_buffer/kmer_buffer_reg[27]', 
'u_kmer_buffer/kmer_buffer_reg[28]', 'u_kmer_buffer/kmer_buffer_reg[29]', 
'u_kmer_buffer/kmer_buffer_reg[30]', 'u_kmer_buffer/kmer_buffer_reg[31]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_top' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.631s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       631.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.585s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       585.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 276, runtime: 0.162s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.010s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.006s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.031s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
          Accepted constant-data mux optimization in module proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5 for instance(s): add_41_35_I2
          Accepted constant-data mux optimization in module proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5 for instance(s): add_41_35_I3
          Accepted constant-data mux optimization in module proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5 for instance(s): add_41_35_I4
Completed constant-data mux optimization (accepts: 3, rejects: 1, runtime: 0.280s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.191s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.020s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 17, runtime: 0.023s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed identity transform (accepts: 0, rejects: 3, runtime: 0.036s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.009s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.038s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.003s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed clip mux common data inputs (accepts: 3, rejects: 0, runtime: 0.013s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.015s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |     276 |       162.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         2.00 | 
| hlo_mux_decode            |       0 |       0 |         1.00 | 
| hlo_chop_mux              |       0 |       0 |        10.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         6.00 | 
| hlo_mux_consolidation     |       0 |       0 |        31.00 | 
| hlo_constant_mux_opt      |       3 |       1 |       280.00 | 
| hlo_inequality_transform  |       0 |       0 |       191.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |        20.00 | 
| hlo_common_select_muxopto |       0 |      17 |        23.00 | 
| hlo_identity_transform    |       0 |       3 |        36.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         9.00 | 
| hlo_mux_consolidation     |       0 |       0 |        38.00 | 
| hlo_optimize_datapath     |       0 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         3.00 | 
| hlo_clip_mux_input        |       3 |       0 |        13.00 | 
| hlo_clip                  |       1 |       0 |        15.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |      18 |       0 |         0.00 | 
| ume_runtime |      18 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 19
Number of non-ctl's : 1
cmo_mux_1314 
SOP DEBUG : Module= proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5, Cluster= g1313, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster g1313.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=16 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
              Info: total 592 bmuxes found, 574 are converted to onehot form, and 18 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_top':
          live_trim(16) sop(1) output_trim(2) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_counter' in module 'proj_top' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_extender' in module 'proj_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_fm' in module 'proj_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_sorter' in module 'proj_top' is ungrouped to improve datapath connectivity.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GB-6'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_top'.
    MaxCSA: Not creating MaxCSA config for CDN_DP_region_2_0, number of outputs (1317) exceeds limit (1000)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_unsigned...
        Done timing add_unsigned.
      Timing csa_tree_18...
        Done timing csa_tree_18.
      Timing add_unsigned_26...
        Done timing add_unsigned_26.
      Timing csa_tree_28...
        Done timing csa_tree_28.
      Timing add_unsigned_37...
        Done timing add_unsigned_37.
      Timing csa_tree_303...
        Done timing csa_tree_303.
      Timing add_unsigned_carry_310...
        Done timing add_unsigned_carry_310.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c1' to a form more suitable for further optimization.
      Timing lt_unsigned_1840_31_rtlopto_model_397...
        Done timing lt_unsigned_1840_31_rtlopto_model_397.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_405...
        Done timing increment_unsigned_405.
      Timing increment_unsigned_407...
        Done timing increment_unsigned_407.
      Timing increment_unsigned_409...
        Done timing increment_unsigned_409.
      Timing increment_unsigned_472...
        Done timing increment_unsigned_472.
      Timing increment_unsigned_405_473...
        Done timing increment_unsigned_405_473.
      Timing increment_unsigned_407_474...
        Done timing increment_unsigned_407_474.
      Timing increment_unsigned_409_475...
        Done timing increment_unsigned_409_475.
      Timing lt_unsigned_1840_31_rtlopto_model_476...
        Done timing lt_unsigned_1840_31_rtlopto_model_476.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c3' to a form more suitable for further optimization.
      Timing lt_unsigned_1840_31_rtlopto_model_868...
        Done timing lt_unsigned_1840_31_rtlopto_model_868.
      Timing increment_unsigned_948...
        Done timing increment_unsigned_948.
      Timing increment_unsigned_405_949...
        Done timing increment_unsigned_405_949.
      Timing increment_unsigned_407_950...
        Done timing increment_unsigned_407_950.
      Timing increment_unsigned_409_951...
        Done timing increment_unsigned_409_951.
      Timing lt_unsigned_1840_31_rtlopto_model_952...
        Done timing lt_unsigned_1840_31_rtlopto_model_952.
      Timing increment_unsigned_1022...
        Done timing increment_unsigned_1022.
      Timing increment_unsigned_405_1023...
        Done timing increment_unsigned_405_1023.
      Timing increment_unsigned_407_1024...
        Done timing increment_unsigned_407_1024.
      Timing increment_unsigned_409_1025...
        Done timing increment_unsigned_409_1025.
      Timing lt_unsigned_1840_31_rtlopto_model_1026...
        Done timing lt_unsigned_1840_31_rtlopto_model_1026.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c6' to a form more suitable for further optimization.
      Timing lt_unsigned_1840_31_rtlopto_model_1418...
        Done timing lt_unsigned_1840_31_rtlopto_model_1418.
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in proj_top: area: 187048477098 ,dp = 63 mux = 157 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in proj_top: area: 183343618206 ,dp = 90 mux = 157 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in proj_top: area: 167687853732 ,dp = 63 mux = 157 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in proj_top: area: 183343618206 ,dp = 90 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_2_0_c4 in proj_top: area: 167687853732 ,dp = 63 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in proj_top: area: 167687853732 ,dp = 63 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in proj_top: area: 183343618206 ,dp = 90 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_2_0_c5 in proj_top: area: 167687853732 ,dp = 63 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 167687853732.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     187048477098       183343618206       167687853732       183343618206       167687853732       167687853732       183343618206  
##>            WNS         +3094.80           +3130.60           +3130.60           +3130.60           +3130.60           +3130.60           +3130.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  0                  1                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  3                  2                  3                  1                  1                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           187048477098 (      )     3094.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>                                  END           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>                                  END           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           187048477098 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( -0.45)     3094.80 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( -0.45)     3094.80 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START           186212148192 ( +0.00)     3094.80 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( -9.95)     3130.60 (  +35.80)             0 (       0)           0  
##>group_csa_final_adder_dp        START           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)           0  
##>                                  END           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)           0  
##>create_score                    START           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( +0.00)     3130.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_fm_mux_waddr_91_17' in design 'CDN_DP_region_2_1'.
	The following set of instances are flattened ( u_fm_mux_waddr_91_17 u_fm_mux_waddr_93_26 u_fm_mux_46_25 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_1'
CSAGen Prep Share:0 Re-Write:24 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP1.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP2.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP3.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP4.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP5.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP6.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP7.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP8.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP9.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP10.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP11.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP12.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP13.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP14.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP15.B
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 68 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 306 
MaxCSA: Successfully built Maximal CSA Expression Expr3
    MaxCSA: weighted_instance_count is 1120 
MaxCSA: Successfully built Maximal CSA Expression Expr4
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c7' to a form more suitable for further optimization.
      Timing csa_tree_1678...
        Done timing csa_tree_1678.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing increment_unsigned_1683...
        Done timing increment_unsigned_1683.
      Timing increment_unsigned_1685...
        Done timing increment_unsigned_1685.
      Timing csa_tree_1687...
        Done timing csa_tree_1687.
      Timing csa_tree_1694...
        Done timing csa_tree_1694.
      Timing add_signed_carry_1699...
        Done timing add_signed_carry_1699.
      Timing csa_tree_1701...
        Done timing csa_tree_1701.
      Timing csa_tree_1708...
        Done timing csa_tree_1708.
      Timing csa_tree_1715...
        Done timing csa_tree_1715.
      Timing csa_tree_1722...
        Done timing csa_tree_1722.
      Timing csa_tree_1729...
        Done timing csa_tree_1729.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 16 datapath macros in module 'CDN_DP_region_2_1_c7' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1036' and 'SUB_TC_OP997' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1033' and 'SUB_TC_OP994' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1030' and 'SUB_TC_OP993' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1027' and 'SUB_TC_OP1036_Y_SUB_TC_OP997' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1024' and 'SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1021' and 'SUB_TC_OP1030_Y_SUB_TC_OP993' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1018' and 'SUB_TC_OP1027_Y_SUB_TC_OP1036_Y_SUB_TC_OP997' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1015' and 'SUB_TC_OP1024_Y_SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1012' and 'SUB_TC_OP1021_Y_SUB_TC_OP1030_Y_SUB_TC_OP993' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1009' and 'SUB_TC_OP1018_Y_SUB_TC_OP1027_Y_SUB_TC_OP1036_Y_SUB_TC_OP997' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1006' and 'SUB_TC_OP1015_Y_SUB_TC_OP1024_Y_SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1003' and 'SUB_TC_OP1012_Y_SUB_TC_OP1021_Y_SUB_TC_OP1030_Y_SUB_TC_OP993' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1000' and 'SUB_TC_OP1009_Y_SUB_TC_OP1018_Y_SUB_TC_OP1027_Y_SUB_TC_OP1036_Y_SUB_TC_OP997' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1003_Y_SUB_TC_OP1012_Y_SUB_TC_OP1021_Y_SUB_TC_OP1030_Y_SUB_TC_OP993' and 'SUB_TC_OP1006_Y_SUB_TC_OP1015_Y_SUB_TC_OP1024_Y_SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_2_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1000_Y_SUB_TC_OP1009_Y_SUB_TC_OP1018_Y_SUB_TC_OP1027_Y_SUB_TC_OP1036_Y_SUB_TC_OP997' and 'SUB_TC_OP1003_Y_SUB_TC_OP1012_Y_SUB_TC_OP1021_Y_SUB_TC_OP1030_Y_SUB_TC_OP993_Y_SUB_TC_OP1006_Y_SUB_TC_OP1015_Y_SUB_TC_OP1024_Y_SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_2_1_c7 in proj_top'.
      Timing increment_unsigned_1683_2209...
        Done timing increment_unsigned_1683_2209.
      Timing increment_unsigned_2155_2210...
        Done timing increment_unsigned_2155_2210.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_1683_2359...
        Done timing increment_unsigned_1683_2359.
      Timing increment_unsigned_2155_2360...
        Done timing increment_unsigned_2155_2360.
      Timing lt_unsigned_3245_rtlopto_model_2361...
        Done timing lt_unsigned_3245_rtlopto_model_2361.
      Timing lt_unsigned_3243_rtlopto_model_2362...
        Done timing lt_unsigned_3243_rtlopto_model_2362.
      Timing lt_unsigned_3241_rtlopto_model_2363...
        Done timing lt_unsigned_3241_rtlopto_model_2363.
      Timing lt_unsigned_3239_rtlopto_model_2364...
        Done timing lt_unsigned_3239_rtlopto_model_2364.
      Timing lt_unsigned_3237_rtlopto_model_2365...
        Done timing lt_unsigned_3237_rtlopto_model_2365.
      Timing lt_unsigned_3235_rtlopto_model_2366...
        Done timing lt_unsigned_3235_rtlopto_model_2366.
      Timing lt_unsigned_3233_rtlopto_model_2367...
        Done timing lt_unsigned_3233_rtlopto_model_2367.
      Timing lt_unsigned_3231_rtlopto_model_2368...
        Done timing lt_unsigned_3231_rtlopto_model_2368.
      Timing lt_unsigned_3229_rtlopto_model_2369...
        Done timing lt_unsigned_3229_rtlopto_model_2369.
      Timing lt_unsigned_3227_rtlopto_model_2370...
        Done timing lt_unsigned_3227_rtlopto_model_2370.
      Timing lt_unsigned_3225_rtlopto_model_2371...
        Done timing lt_unsigned_3225_rtlopto_model_2371.
      Timing lt_unsigned_3223_rtlopto_model_2372...
        Done timing lt_unsigned_3223_rtlopto_model_2372.
      Timing lt_unsigned_3221_rtlopto_model_2373...
        Done timing lt_unsigned_3221_rtlopto_model_2373.
      Timing lt_unsigned_3219_rtlopto_model_2374...
        Done timing lt_unsigned_3219_rtlopto_model_2374.
      Timing lt_unsigned_3217_rtlopto_model_2375...
        Done timing lt_unsigned_3217_rtlopto_model_2375.
      Timing lt_unsigned_3215_rtlopto_model_2376...
        Done timing lt_unsigned_3215_rtlopto_model_2376.
      Timing lt_unsigned_3213_rtlopto_model_2377...
        Done timing lt_unsigned_3213_rtlopto_model_2377.
      Timing lt_unsigned_3209_rtlopto_model_2378...
        Done timing lt_unsigned_3209_rtlopto_model_2378.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_1683_2445...
        Done timing increment_unsigned_1683_2445.
      Timing increment_unsigned_2155_2446...
        Done timing increment_unsigned_2155_2446.
      Timing lt_unsigned_3245_rtlopto_model_2447...
        Done timing lt_unsigned_3245_rtlopto_model_2447.
      Timing lt_unsigned_3243_rtlopto_model_2448...
        Done timing lt_unsigned_3243_rtlopto_model_2448.
      Timing lt_unsigned_3241_rtlopto_model_2449...
        Done timing lt_unsigned_3241_rtlopto_model_2449.
      Timing lt_unsigned_3239_rtlopto_model_2450...
        Done timing lt_unsigned_3239_rtlopto_model_2450.
      Timing lt_unsigned_3237_rtlopto_model_2451...
        Done timing lt_unsigned_3237_rtlopto_model_2451.
      Timing lt_unsigned_3235_rtlopto_model_2452...
        Done timing lt_unsigned_3235_rtlopto_model_2452.
      Timing lt_unsigned_3233_rtlopto_model_2453...
        Done timing lt_unsigned_3233_rtlopto_model_2453.
      Timing lt_unsigned_3231_rtlopto_model_2454...
        Done timing lt_unsigned_3231_rtlopto_model_2454.
      Timing lt_unsigned_3229_rtlopto_model_2455...
        Done timing lt_unsigned_3229_rtlopto_model_2455.
      Timing lt_unsigned_3227_rtlopto_model_2456...
        Done timing lt_unsigned_3227_rtlopto_model_2456.
      Timing lt_unsigned_3225_rtlopto_model_2457...
        Done timing lt_unsigned_3225_rtlopto_model_2457.
      Timing lt_unsigned_3223_rtlopto_model_2458...
        Done timing lt_unsigned_3223_rtlopto_model_2458.
      Timing lt_unsigned_3221_rtlopto_model_2459...
        Done timing lt_unsigned_3221_rtlopto_model_2459.
      Timing lt_unsigned_3219_rtlopto_model_2460...
        Done timing lt_unsigned_3219_rtlopto_model_2460.
      Timing lt_unsigned_3217_rtlopto_model_2461...
        Done timing lt_unsigned_3217_rtlopto_model_2461.
      Timing lt_unsigned_3215_rtlopto_model_2462...
        Done timing lt_unsigned_3215_rtlopto_model_2462.
      Timing lt_unsigned_3213_rtlopto_model_2463...
        Done timing lt_unsigned_3213_rtlopto_model_2463.
      Timing lt_unsigned_3209_rtlopto_model_2464...
        Done timing lt_unsigned_3209_rtlopto_model_2464.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_1683_2531...
        Done timing increment_unsigned_1683_2531.
      Timing increment_unsigned_2155_2532...
        Done timing increment_unsigned_2155_2532.
      Timing lt_unsigned_3245_rtlopto_model_2533...
        Done timing lt_unsigned_3245_rtlopto_model_2533.
      Timing lt_unsigned_3243_rtlopto_model_2534...
        Done timing lt_unsigned_3243_rtlopto_model_2534.
      Timing lt_unsigned_3241_rtlopto_model_2535...
        Done timing lt_unsigned_3241_rtlopto_model_2535.
      Timing lt_unsigned_3239_rtlopto_model_2536...
        Done timing lt_unsigned_3239_rtlopto_model_2536.
      Timing lt_unsigned_3237_rtlopto_model_2537...
        Done timing lt_unsigned_3237_rtlopto_model_2537.
      Timing lt_unsigned_3235_rtlopto_model_2538...
        Done timing lt_unsigned_3235_rtlopto_model_2538.
      Timing lt_unsigned_3233_rtlopto_model_2539...
        Done timing lt_unsigned_3233_rtlopto_model_2539.
      Timing lt_unsigned_3231_rtlopto_model_2540...
        Done timing lt_unsigned_3231_rtlopto_model_2540.
      Timing lt_unsigned_3229_rtlopto_model_2541...
        Done timing lt_unsigned_3229_rtlopto_model_2541.
      Timing lt_unsigned_3227_rtlopto_model_2542...
        Done timing lt_unsigned_3227_rtlopto_model_2542.
      Timing lt_unsigned_3225_rtlopto_model_2543...
        Done timing lt_unsigned_3225_rtlopto_model_2543.
      Timing lt_unsigned_3223_rtlopto_model_2544...
        Done timing lt_unsigned_3223_rtlopto_model_2544.
      Timing lt_unsigned_3221_rtlopto_model_2545...
        Done timing lt_unsigned_3221_rtlopto_model_2545.
      Timing lt_unsigned_3219_rtlopto_model_2546...
        Done timing lt_unsigned_3219_rtlopto_model_2546.
      Timing lt_unsigned_3217_rtlopto_model_2547...
        Done timing lt_unsigned_3217_rtlopto_model_2547.
      Timing lt_unsigned_3215_rtlopto_model_2548...
        Done timing lt_unsigned_3215_rtlopto_model_2548.
      Timing lt_unsigned_3213_rtlopto_model_2549...
        Done timing lt_unsigned_3213_rtlopto_model_2549.
      Timing lt_unsigned_3209_rtlopto_model_2550...
        Done timing lt_unsigned_3209_rtlopto_model_2550.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_1683_2617...
        Done timing increment_unsigned_1683_2617.
      Timing increment_unsigned_2155_2618...
        Done timing increment_unsigned_2155_2618.
      Timing lt_unsigned_3245_rtlopto_model_2619...
        Done timing lt_unsigned_3245_rtlopto_model_2619.
      Timing lt_unsigned_3243_rtlopto_model_2620...
        Done timing lt_unsigned_3243_rtlopto_model_2620.
      Timing lt_unsigned_3241_rtlopto_model_2621...
        Done timing lt_unsigned_3241_rtlopto_model_2621.
      Timing lt_unsigned_3239_rtlopto_model_2622...
        Done timing lt_unsigned_3239_rtlopto_model_2622.
      Timing lt_unsigned_3237_rtlopto_model_2623...
        Done timing lt_unsigned_3237_rtlopto_model_2623.
      Timing lt_unsigned_3235_rtlopto_model_2624...
        Done timing lt_unsigned_3235_rtlopto_model_2624.
      Timing lt_unsigned_3233_rtlopto_model_2625...
        Done timing lt_unsigned_3233_rtlopto_model_2625.
      Timing lt_unsigned_3231_rtlopto_model_2626...
        Done timing lt_unsigned_3231_rtlopto_model_2626.
      Timing lt_unsigned_3229_rtlopto_model_2627...
        Done timing lt_unsigned_3229_rtlopto_model_2627.
      Timing lt_unsigned_3227_rtlopto_model_2628...
        Done timing lt_unsigned_3227_rtlopto_model_2628.
      Timing lt_unsigned_3225_rtlopto_model_2629...
        Done timing lt_unsigned_3225_rtlopto_model_2629.
      Timing lt_unsigned_3223_rtlopto_model_2630...
        Done timing lt_unsigned_3223_rtlopto_model_2630.
      Timing lt_unsigned_3221_rtlopto_model_2631...
        Done timing lt_unsigned_3221_rtlopto_model_2631.
      Timing lt_unsigned_3219_rtlopto_model_2632...
        Done timing lt_unsigned_3219_rtlopto_model_2632.
      Timing lt_unsigned_3217_rtlopto_model_2633...
        Done timing lt_unsigned_3217_rtlopto_model_2633.
      Timing lt_unsigned_3215_rtlopto_model_2634...
        Done timing lt_unsigned_3215_rtlopto_model_2634.
      Timing lt_unsigned_3213_rtlopto_model_2635...
        Done timing lt_unsigned_3213_rtlopto_model_2635.
      Timing lt_unsigned_3209_rtlopto_model_2636...
        Done timing lt_unsigned_3209_rtlopto_model_2636.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_1683_2703...
        Done timing increment_unsigned_1683_2703.
      Timing increment_unsigned_2155_2704...
        Done timing increment_unsigned_2155_2704.
      Timing lt_unsigned_3245_rtlopto_model_2705...
        Done timing lt_unsigned_3245_rtlopto_model_2705.
      Timing lt_unsigned_3243_rtlopto_model_2706...
        Done timing lt_unsigned_3243_rtlopto_model_2706.
      Timing lt_unsigned_3241_rtlopto_model_2707...
        Done timing lt_unsigned_3241_rtlopto_model_2707.
      Timing lt_unsigned_3239_rtlopto_model_2708...
        Done timing lt_unsigned_3239_rtlopto_model_2708.
      Timing lt_unsigned_3237_rtlopto_model_2709...
        Done timing lt_unsigned_3237_rtlopto_model_2709.
      Timing lt_unsigned_3235_rtlopto_model_2710...
        Done timing lt_unsigned_3235_rtlopto_model_2710.
      Timing lt_unsigned_3233_rtlopto_model_2711...
        Done timing lt_unsigned_3233_rtlopto_model_2711.
      Timing lt_unsigned_3231_rtlopto_model_2712...
        Done timing lt_unsigned_3231_rtlopto_model_2712.
      Timing lt_unsigned_3229_rtlopto_model_2713...
        Done timing lt_unsigned_3229_rtlopto_model_2713.
      Timing lt_unsigned_3227_rtlopto_model_2714...
        Done timing lt_unsigned_3227_rtlopto_model_2714.
      Timing lt_unsigned_3225_rtlopto_model_2715...
        Done timing lt_unsigned_3225_rtlopto_model_2715.
      Timing lt_unsigned_3223_rtlopto_model_2716...
        Done timing lt_unsigned_3223_rtlopto_model_2716.
      Timing lt_unsigned_3221_rtlopto_model_2717...
        Done timing lt_unsigned_3221_rtlopto_model_2717.
      Timing lt_unsigned_3219_rtlopto_model_2718...
        Done timing lt_unsigned_3219_rtlopto_model_2718.
      Timing lt_unsigned_3217_rtlopto_model_2719...
        Done timing lt_unsigned_3217_rtlopto_model_2719.
      Timing lt_unsigned_3215_rtlopto_model_2720...
        Done timing lt_unsigned_3215_rtlopto_model_2720.
      Timing lt_unsigned_3213_rtlopto_model_2721...
        Done timing lt_unsigned_3213_rtlopto_model_2721.
      Timing lt_unsigned_3209_rtlopto_model_2722...
        Done timing lt_unsigned_3209_rtlopto_model_2722.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_1_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_1683_2789...
        Done timing increment_unsigned_1683_2789.
      Timing increment_unsigned_2155_2790...
        Done timing increment_unsigned_2155_2790.
      Timing lt_unsigned_3245_rtlopto_model_2791...
        Done timing lt_unsigned_3245_rtlopto_model_2791.
      Timing lt_unsigned_3243_rtlopto_model_2792...
        Done timing lt_unsigned_3243_rtlopto_model_2792.
      Timing lt_unsigned_3241_rtlopto_model_2793...
        Done timing lt_unsigned_3241_rtlopto_model_2793.
      Timing lt_unsigned_3239_rtlopto_model_2794...
        Done timing lt_unsigned_3239_rtlopto_model_2794.
      Timing lt_unsigned_3237_rtlopto_model_2795...
        Done timing lt_unsigned_3237_rtlopto_model_2795.
      Timing lt_unsigned_3235_rtlopto_model_2796...
        Done timing lt_unsigned_3235_rtlopto_model_2796.
      Timing lt_unsigned_3233_rtlopto_model_2797...
        Done timing lt_unsigned_3233_rtlopto_model_2797.
      Timing lt_unsigned_3231_rtlopto_model_2798...
        Done timing lt_unsigned_3231_rtlopto_model_2798.
      Timing lt_unsigned_3229_rtlopto_model_2799...
        Done timing lt_unsigned_3229_rtlopto_model_2799.
      Timing lt_unsigned_3227_rtlopto_model_2800...
        Done timing lt_unsigned_3227_rtlopto_model_2800.
      Timing lt_unsigned_3225_rtlopto_model_2801...
        Done timing lt_unsigned_3225_rtlopto_model_2801.
      Timing lt_unsigned_3223_rtlopto_model_2802...
        Done timing lt_unsigned_3223_rtlopto_model_2802.
      Timing lt_unsigned_3221_rtlopto_model_2803...
        Done timing lt_unsigned_3221_rtlopto_model_2803.
      Timing lt_unsigned_3219_rtlopto_model_2804...
        Done timing lt_unsigned_3219_rtlopto_model_2804.
      Timing lt_unsigned_3217_rtlopto_model_2805...
        Done timing lt_unsigned_3217_rtlopto_model_2805.
      Timing lt_unsigned_3215_rtlopto_model_2806...
        Done timing lt_unsigned_3215_rtlopto_model_2806.
      Timing lt_unsigned_3213_rtlopto_model_2807...
        Done timing lt_unsigned_3213_rtlopto_model_2807.
      Timing lt_unsigned_3209_rtlopto_model_2808...
        Done timing lt_unsigned_3209_rtlopto_model_2808.
CDN_DP_region_2_1 level = 0 loads = 1 drivers = 0
CDN_DP_region_2_1_c0 in proj_top: area: 32687172756 ,dp = 32 mux = 425 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_1_c1 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c2 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c3 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c4 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c5 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c6 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c7 in proj_top: area: 30944169522 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_2_1_c6 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 30873824100.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      32687172756        30873824100        30873824100        30873824100        30873824100        30873824100        30873824100        30944169522  
##>            WNS         +6963.40           +6963.40           +6963.40           +6963.40           +6963.40           +6963.40           +6963.40           +6963.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                 41  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                 15  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1                 38  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            32687172756 (      )    107381145.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START            32687172756 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            32687172756 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32671540440 ( -0.05)    107381145.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            32671540440 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32671540440 ( +0.00)    107381145.80 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            32671540440 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END            32538665754 ( -0.41)    107381145.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)           0  
##>                                  END            32538665754 ( -0.45)    107381145.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            32538665754 ( +0.00)    214748364.70 (+107367218.90)             0 (       0)              
##>                                  END            32437055700 ( -0.31)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            32437055700 ( -0.77)    214748364.70 (+107367218.90)             0 (       0)           0  
##>canonicalize_by_names           START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( -0.99)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            32054063958 ( -0.19)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30873824100 ( -3.68)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            30873824100 ( +0.00)     6963.40 (-214741401.30)             0 (       0)              
##>                                  END            30873824100 ( +0.00)     6963.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_2_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 308 
MaxCSA: Successfully built Maximal CSA Expression Expr5
      Timing lt_unsigned_3209_rtlopto_model_3031...
        Done timing lt_unsigned_3209_rtlopto_model_3031.
      Timing lt_unsigned_3209_rtlopto_model_3033...
        Done timing lt_unsigned_3209_rtlopto_model_3033.
      Timing lt_unsigned_3209_rtlopto_model_3035...
        Done timing lt_unsigned_3209_rtlopto_model_3035.
      Timing lt_unsigned_3209_rtlopto_model_3037...
        Done timing lt_unsigned_3209_rtlopto_model_3037.
      Timing lt_unsigned_3209_rtlopto_model_3039...
        Done timing lt_unsigned_3209_rtlopto_model_3039.
      Timing lt_unsigned_3209_rtlopto_model_3041...
        Done timing lt_unsigned_3209_rtlopto_model_3041.
CDN_DP_region_2_2 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_2_1 
CDN_DP_region_2_2_c0 in proj_top: area: 1062997488 ,dp = 8 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_2_c1 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c2 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c3 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c4 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c5 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c6 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c7 in proj_top: area: 1766451708 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_2_2_c6 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 812880432.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_2_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1062997488          812880432          812880432          812880432          812880432          812880432          812880432         1766451708  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_2_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1062997488 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 (-23.53)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_2_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_2_2_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_4'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 6 
MaxCSA: Successfully built Maximal CSA Expression Expr6
      Timing increment_unsigned_3047...
        Done timing increment_unsigned_3047.
      Timing increment_unsigned_3049_3053...
        Done timing increment_unsigned_3049_3053.
      Timing increment_unsigned_3049_3060...
        Done timing increment_unsigned_3049_3060.
      Timing increment_unsigned_3049_3067...
        Done timing increment_unsigned_3049_3067.
      Timing increment_unsigned_3049_3074...
        Done timing increment_unsigned_3049_3074.
      Timing increment_unsigned_3049_3081...
        Done timing increment_unsigned_3049_3081.
      Timing increment_unsigned_3049_3088...
        Done timing increment_unsigned_3049_3088.
      Timing increment_unsigned_3049_3095...
        Done timing increment_unsigned_3049_3095.
CDN_DP_region_2_4 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_4_c0 in proj_top: area: 789431958 ,dp = 2 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_4_c1 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c2 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c3 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c4 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c5 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c6 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c7 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_4_c7 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 765983484.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_4_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        789431958          765983484          765983484          765983484          765983484          765983484          765983484          765983484  
##>            WNS         +4796.70           +4796.70           +4796.70           +4796.70           +4796.70           +4796.70           +4796.70           +4796.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_4_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              789431958 (      )     4796.70 (        )             0 (        )              
##> rewrite                        START              859777380 ( +8.91)     4783.80 (  -12.90)             0 (       0)              (a,ar) Expr6_from --> Expr6_to
##>                                  END             1016100540 (+18.18)     4783.80 (   +0.00)             0 (       0)           0  
##>                                  END              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +1.98)     4796.70 (   +0.00)             0 (       0)           0  
##>                                  END              805064274 ( +1.98)     4796.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              773799642 ( -3.88)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              765983484 ( -1.01)     4796.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_4_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_4_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_29_12 -> mul_33_23.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_27_13 -> mul_29_12.A
    MaxCSA: weighted_instance_count is 5000 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=17 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=17 Z=19) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=19 B=19 Z=38) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr7
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=31 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=15 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=30 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=15 Z=19) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=19 B=17 Z=38) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=4 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_signed_const_4048...
        Done timing mult_signed_const_4048.
      Timing mult_signed_const_4182_4184...
        Done timing mult_signed_const_4182_4184.
      Timing mult_signed_const_4232_4234...
        Done timing mult_signed_const_4232_4234.
      Timing mult_signed_const_4420_4422...
        Done timing mult_signed_const_4420_4422.
      Timing mult_signed_const_4506_4508...
        Done timing mult_signed_const_4506_4508.
      Timing csa_tree_4509...
        Done timing csa_tree_4509.
      Timing add_signed_carry_4540...
        Done timing add_signed_carry_4540.
      Timing csa_tree_4542...
        Done timing csa_tree_4542.
      Timing mult_unsigned_const_4951...
        Done timing mult_unsigned_const_4951.
      Timing mult_unsigned_const_5136_5138...
        Done timing mult_unsigned_const_5136_5138.
      Timing csa_tree_5139...
        Done timing csa_tree_5139.
      Timing add_unsigned_carry_5170...
        Done timing add_unsigned_carry_5170.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32: area: 46123148358 ,dp = 4 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32: area: 45161760924 ,dp = 3 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32: area: 45044518554 ,dp = 3 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32: area: 45044518554 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32: area: 45044518554 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32: area: 45044518554 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32: area: 45044518554 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32: area: 80803441404 ,dp = 9 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32: area: 45044518554 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 45044518554.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      46123148358        45161760924        45044518554        45044518554        45044518554        45044518554        45044518554        80803441404  
##>            WNS         +4768.30           +4732.50           +4732.50           +4732.50           +4732.50           +4732.50           +4732.50           +4590.80  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  0                  0                  0                  0                 15  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            46123148358 (      )    107378950.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START            46123148358 ( +0.00)    107378950.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            46123148358 ( +0.00)    107378950.70 (   +0.00)             0 (       0)              
##>                                  END            46123148358 ( +0.00)    107378950.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            46123148358 ( +0.00)    107378950.70 (   +0.00)             0 (       0)              
##>                                  END            46123148358 ( +0.00)    107378950.70 (   +0.00)             0 (       0)           0  
##>                                  END            46123148358 ( +0.00)    107378950.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            46123148358 ( +0.00)    107378950.70 (   +0.00)             0 (       0)              
##>                                  END            46123148358 ( +0.00)    107378950.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            46123148358 ( +0.00)    214748364.70 (+107369414.00)             0 (       0)              
##>                                  END            45435326454 ( -1.49)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            45435326454 ( -1.49)    214748364.70 (+107369414.00)             0 (       0)           0  
##>canonicalize_by_names           START            45435326454 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45435326454 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            45435326454 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            45435326454 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END            45044518554 ( -0.86)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            45044518554 ( -0.86)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            45044518554 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            45044518554 ( +0.00)     4732.50 (-214743632.20)             0 (       0)              
##>                                  END            45044518554 ( +0.00)     4732.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_counter_mux_out_index_46_32' in design 'CDN_DP_region_2_3'.
	The following set of instances are flattened ( u_counter_mux_out_index_46_32 u_counter_mux_27_38 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_3'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr8
      Timing increment_unsigned_2155_7273...
        Done timing increment_unsigned_2155_7273.
      Timing increment_unsigned_2155_7279...
        Done timing increment_unsigned_2155_7279.
      Timing increment_unsigned_2155_7285...
        Done timing increment_unsigned_2155_7285.
      Timing increment_unsigned_2155_7291...
        Done timing increment_unsigned_2155_7291.
      Timing increment_unsigned_2155_7297...
        Done timing increment_unsigned_2155_7297.
      Timing increment_unsigned_2155_7303...
        Done timing increment_unsigned_2155_7303.
      Timing increment_unsigned_2155_7309...
        Done timing increment_unsigned_2155_7309.
CDN_DP_region_2_3 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_1_0 
CDN_DP_region_2_3_c0 in proj_top: area: 953571276 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_3_c1 in proj_top: area: 820696590 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c2 in proj_top: area: 820696590 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c3 in proj_top: area: 820696590 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c4 in proj_top: area: 820696590 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c5 in proj_top: area: 820696590 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c6 in proj_top: area: 820696590 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c7 in proj_top: area: 820696590 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_3_c7 in proj_top: area: 820696590 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 820696590.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_3_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        953571276          820696590          820696590          820696590          820696590          820696590          820696590          820696590  
##>            WNS         +7114.30           +7114.30           +7114.30           +7114.30           +7114.30           +7114.30           +7114.30           +7114.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_3_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              953571276 (      )     7114.30 (        )             0 (        )              
##> rewrite                        START             1289666070 (+35.25)     7082.90 (  -31.40)             0 (       0)              (a,ar) Expr8_from --> Expr8_to
##>                                  END             2086914186 (+61.82)     7082.90 (   +0.00)             0 (       0)           0  
##>                                  END              953571276 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              953571276 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              953571276 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              953571276 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              953571276 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( -4.10)     7114.30 (   +0.00)             0 (       0)           0  
##>                                  END              914490486 ( -4.10)     7114.30 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>                                  END              914490486 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              883225854 ( -3.42)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              820696590 ( -7.08)     7114.30 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              820696590 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              820696590 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              820696590 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              820696590 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>create_score                    START              820696590 ( +0.00)     7114.30 (   +0.00)             0 (       0)              
##>                                  END              820696590 ( +0.00)     7114.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_3_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_3_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 8 
MaxCSA: Successfully built Maximal CSA Expression Expr9
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_7317...
        Done timing increment_unsigned_7317.
      Timing increment_unsigned_7317_7321...
        Done timing increment_unsigned_7317_7321.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_7317_7328...
        Done timing increment_unsigned_7317_7328.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_7317_7335...
        Done timing increment_unsigned_7317_7335.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'RTLOPT-40'.
      Timing increment_unsigned_7317_7342...
        Done timing increment_unsigned_7317_7342.
      Timing increment_unsigned_7317_7349...
        Done timing increment_unsigned_7317_7349.
      Timing increment_unsigned_7317_7356...
        Done timing increment_unsigned_7317_7356.
      Timing increment_unsigned_7317_7363...
        Done timing increment_unsigned_7317_7363.
CDN_DP_region_1_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_1_0_c0 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 328278636 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_0_c7 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 187587792.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        328278636          187587792          187587792          187587792          187587792          187587792          187587792          187587792  
##>            WNS         +8729.10           +8745.40           +8745.40           +8745.40           +8745.40           +8745.40           +8745.40           +8745.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              328278636 (      )     8729.10 (        )             0 (        )              
##> rewrite                        START              445521006 (+35.71)     8654.40 (  -74.70)             0 (       0)              (a,ar) Expr9_from --> Expr9_to
##>                                  END              656557272 (+47.37)     8654.40 (   +0.00)             0 (       0)           0  
##>                                  END              328278636 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              328278636 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              328278636 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>  rewrite                       START              328278636 ( +0.00)     8729.10 (   +0.00)             0 (       0)              (a,csaa) inc_with_select_version3 --> inc_inv_ci
##>                                  END              234484740 (-28.57)     8731.20 (   +2.10)             0 (       0)           0  
##>                                  END              234484740 (-28.57)     8731.20 (   +2.10)             0 (       0)           0  
##> speculate_in_gdef              START              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)              
##>                                  END              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)           0  
##>                                  END              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)              
##>                                  END              211036266 (-10.00)     8745.40 (  +14.20)             0 (       0)           0  
##>                                  END              211036266 (-35.71)     8745.40 (  +16.30)             0 (       0)           0  
##>canonicalize_by_names           START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 (-11.11)     8745.40 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>create_score                    START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_top'.
      Removing temporary intermediate hierarchies under proj_top
Number of big hc bmuxes after = 19
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_top, recur: true)
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I3]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I5]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I7]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I9]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I11]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][raddr]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I3]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I5]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I7]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I9]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I11]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][raddr]_72_63
Completed mux data reorder optimization (accepts: 16, rejects: 0, runtime: 14.826s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         2.00 | 
| hlo_mux_reorder     |      16 |       0 |     14826.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_top'.
              Optimizing muxes in design 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
              Post blast muxes in design 'proj_top'.
              Post blast muxes in design 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 1.410s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |      1410.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                               Message Text                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372    |Info    |    6 |Bitwidth mismatch in assignment.                                                                                                                                                                           |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool.   |
|             |        |      | For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit   |
|             |        |      | assignment.                                                                                                                                                                                               |
| CDFG-464    |Warning |    1 |Connected signal is wider than module port.                                                                                                                                                                |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                         |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                                                      |
| CDFG-479    |Info    |   16 |Constant relational expression.                                                                                                                                                                            |
|             |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.                                                                     |
| CDFG-500    |Info    |    2 |Unused module input port.                                                                                                                                                                                  |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                         |
| CDFG-738    |Info    | 1890 |Common subexpression eliminated.                                                                                                                                                                           |
| CDFG-739    |Info    | 1890 |Common subexpression kept.                                                                                                                                                                                 |
| CDFG-893    |Info    |   33 |Optimized the MUX created for array read / write or variable shifter.                                                                                                                                      |
| CDFG2G-615  |Warning |    2 |Generated logic differs from the expected logic.                                                                                                                                                           |
|             |        |      |The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.                                                                           |
| CDFG2G-616  |Info    |    2 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                                           |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                                                  |
|             |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                                           |
|             |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                                                     |
| CDFG2G-622  |Warning |   64 |Signal or variable has multiple drivers.                                                                                                                                                                   |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                         |
| CDFG2G-623  |Warning |    1 |Signal or variable has multiple drivers, including a constant driver.                                                                                                                                      |
|             |        |      |Some tools may not accept this HDL.                                                                                                                                                                        |
| CWD-21      |Info    |   16 |Skipping an invalid binding for a subprogram call.                                                                                                                                                         |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                 |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                            |
| DPOPT-3     |Info    |    7 |Implementing datapath configurations.                                                                                                                                                                      |
| DPOPT-4     |Info    |    7 |Done implementing datapath configurations.                                                                                                                                                                 |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                              |
| DPOPT-10    |Info    |    2 |Optimized a mux chain.                                                                                                                                                                                     |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                        |
| ELAB-2      |Info    |    6 |Elaborating Subdesign.                                                                                                                                                                                     |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                   |
| ELABUTL-123 |Warning |    1 |Undriven module output port.                                                                                                                                                                               |
| ELABUTL-125 |Warning |   17 |Undriven signal detected.                                                                                                                                                                                  |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.                                                                                |
| ELABUTL-128 |Info    |    1 |Undriven module output port.                                                                                                                                                                               |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven output port.                                                                                                                          |
| ELABUTL-130 |Info    |   16 |Undriven signal detected.                                                                                                                                                                                  |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                                                                                               |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'.                 |
| GB-6        |Info    |   32 |A datapath component has been ungrouped.                                                                                                                                                                   |
| GLO-12      |Info    |   16 |Replacing a flip-flop with a logic constant 0.                                                                                                                                                             |
|             |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted      |
|             |        |      | sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                                                                             |
| GLO-32      |Info    |    1 |Deleting sequential instances not driving any primary outputs.                                                                                                                                             |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the    |
|             |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                                                          |
| GLO-34      |Info    |   51 |Deleting instances not driving any primary outputs.                                                                                                                                                        |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted            |
|             |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this          |
|             |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                             |
| GLO-51      |Info    |    4 |Hierarchical instance automatically ungrouped.                                                                                                                                                             |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also        |
|             |        |      | prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                    |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                 |
| LBR-412     |Info    |    3 |Created nominal operating condition.                                                                                                                                                                       |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                            |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                             |
| MESG-6      |Warning |   20 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                                                |
|             |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may  |
|             |        |      | dramatically increase the size of the log file.                                                                                                                                                           |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                                                                                                                                                                            |
|             |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                               |
| PHYS-106    |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                              |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                               |
| RTLOPT-30   |Info    |   15 |Accepted resource sharing opportunity.                                                                                                                                                                     |
| RTLOPT-40   |Info    |   24 |Transformed datapath macro.                                                                                                                                                                                |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                              |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_top'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_1683_2789'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_u_counter_add_27_67' of datapath component 'increment_unsigned_2155_7273'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_u_extender_add_49_77' of datapath component 'increment_unsigned_3049_3053'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_extender_sub_72_43' of datapath component 'sub_unsigned_rtlopto_model_6'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I1' of datapath component 'lt_unsigned_3245_rtlopto_model_2791'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I2' of datapath component 'lt_unsigned_3243_rtlopto_model_2792'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I3' of datapath component 'lt_unsigned_3241_rtlopto_model_2793'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I4' of datapath component 'lt_unsigned_3239_rtlopto_model_2794'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I5' of datapath component 'lt_unsigned_3237_rtlopto_model_2795'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I6' of datapath component 'lt_unsigned_3235_rtlopto_model_2796'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I7' of datapath component 'lt_unsigned_3233_rtlopto_model_2797'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I8' of datapath component 'lt_unsigned_3231_rtlopto_model_2798'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I9' of datapath component 'lt_unsigned_3229_rtlopto_model_2799'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I10' of datapath component 'lt_unsigned_3227_rtlopto_model_2800'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I11' of datapath component 'lt_unsigned_3225_rtlopto_model_2801'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I12' of datapath component 'lt_unsigned_3223_rtlopto_model_2802'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I13' of datapath component 'lt_unsigned_3221_rtlopto_model_2803'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I14' of datapath component 'lt_unsigned_3219_rtlopto_model_2804'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I15' of datapath component 'lt_unsigned_3217_rtlopto_model_2805'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I16' of datapath component 'lt_unsigned_3215_rtlopto_model_2806'.
Inserting clock-gating logic .....
Info    : A potential clock gating enable was not considered due to the presence of timing exceptions. [POPT-92]
        : Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute.
      Timing exceptions are present on potential clock gate enable function: !g949/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g947/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40373/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40338/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40339/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40340/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40341/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40342/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40343/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40344/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40345/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40346/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40347/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40348/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40349/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40350/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40351/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40352/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40353/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40354/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40355/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40356/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40357/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40358/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40359/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40360/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40361/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40362/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40363/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g40364/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g857/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   2       18
        256 to 1023               1       289
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        307		  8%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             105		  3%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      1271		 34%
  Register bank width too small         2055		 55%
Total flip-flops                        3738		100%
Total CG Modules                        3
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 6 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_top...
          Done structuring (delay-based) proj_top
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Mapping logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Structuring (delay-based) cb_part...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) mult_unsigned_const_4951...
          Done structuring (delay-based) mult_unsigned_const_4951
        Mapping component mult_unsigned_const_4951...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4012...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4012
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4012...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4017...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4017
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4017...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4022...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4022
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4022...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4027...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4027
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4027...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4031...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4031
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4031...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4007...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4007
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4007...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026...
        Rebalancing component 'const_mul_29_12'...
          Structuring (delay-based) cb_part_4813...
          Done structuring (delay-based) cb_part_4813
        Mapping component cb_part_4813...
          Structuring (delay-based) mult_unsigned_const_5136_5138...
          Done structuring (delay-based) mult_unsigned_const_5136_5138
        Mapping component mult_unsigned_const_5136_5138...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5640...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5640
        Mapping component WALLACE_CSA_DUMMY_OP_group_5640...
          Structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Mapping logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Structuring (delay-based) cb_seq_4811...
          Done structuring (delay-based) cb_seq_4811
        Mapping component cb_seq_4811...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                 Message Text                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------
| GB-6    |Info    |   69 |A datapath component has been ungrouped.                                                                       |
| POPT-12 |Info    |    1 |Could not find any user created clock-gating module.                                                           |
|         |        |      |Looking for Integrated clock-gating cell in library.                                                           |
| POPT-92 |Info    |    1 |A potential clock gating enable was not considered due to the presence of timing exceptions.                   |
|         |        |      |Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute. |
| POPT-96 |Info    |    1 |One or more cost groups were automatically created for clock gate enable paths.                                |
|         |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                |
| ST-136  |Warning |    1 |Not obtained requested number of super thread servers.                                                         |
|         |        |      |The requested number of cpus are not available on machine.                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_top/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  u_fm_waddr_reg[7]/clk                                               
  u_fm_waddr_reg[7]/q   (u)  unmapped_d_flop        44 26.6           
cb_seqi/g38100_in_0 
cb_parti42248/cb_seqi_g38100_in_0 
  g61965/in_3                                                         
  g61965/z              (u)  unmapped_nand4          1  3.7           
  g59586/in_0                                                         
  g59586/z              (u)  unmapped_complex6      10 37.0           
  g55984/in_1                                                         
  g55984/z              (u)  unmapped_complex2       6 21.9           
cb_parti42248/RC_CG_HIER_INST1_enable 
g42249/in_0                                                           
g42249/z                (u)  unmapped_not            1  4.9           
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_33_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/u_fm_waddr_reg[7]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6324ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: u_sorter_smallest_idx_curr_reg[2][signature][31]/d)

                         Pin                                     Type          Fanout Load Arrival   
                                                                                      (fF)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clk)                                            <<<  launch                               0 R 
cb_seqi
  u_sorter_smallest_idx_curr_reg[1][signature][0]/clk                                                
  u_sorter_smallest_idx_curr_reg[1][signature][0]/q    (u)  unmapped_d_flop         4 15.2           
cb_seqi/u_sorter_lt_40_71_I2_B[0] 
u_sorter_lt_40_71_I2/B[0] 
  g837/in_2                                                                                          
  g837/z                                               (u)  unmapped_complex3       1  3.7           
  g830/in_0                                                                                          
  g830/z                                               (u)  unmapped_complex2       1  3.8           
  g831/in_1                                                                                          
  g831/z                                               (u)  unmapped_nand2          1  3.7           
  g792/in_0                                                                                          
  g792/z                                               (u)  unmapped_nand3          1  3.8           
  g777/in_0                                                                                          
  g777/z                                               (u)  unmapped_nand3          1  3.7           
  g767/in_1                                                                                          
  g767/z                                               (u)  unmapped_complex4       1  3.8           
  g768/in_1                                                                                          
  g768/z                                               (u)  unmapped_complex2       1  3.7           
  g764/in_0                                                                                          
  g764/z                                               (u)  unmapped_complex5       1  3.8           
  g761/in_0                                                                                          
  g761/z                                               (u)  unmapped_complex3       1  3.7           
  g759/in_0                                                                                          
  g759/z                                               (u)  unmapped_complex4       1  3.8           
  g852/in_1                                                                                          
  g852/z                                               (u)  unmapped_complex4       8 30.4           
u_sorter_lt_40_71_I2/Z 
cb_parti42248/u_sorter_lt_40_71_I2_Z 
  g62691/in_1                                                                                        
  g62691/z                                             (u)  unmapped_complex2       1  3.7           
  g62692/in_1                                                                                        
  g62692/z                                             (u)  unmapped_nand2          6 22.8           
  g60006/in_1                                                                                        
  g60006/z                                             (u)  unmapped_complex2       1  3.7           
  g60007/in_1                                                                                        
  g60007/z                                             (u)  unmapped_nand2          3 11.4           
  g56062/in_0                                                                                        
  g56062/z                                             (u)  unmapped_complex2       1  3.8           
  g56063/in_1                                                                                        
  g56063/z                                             (u)  unmapped_nand2          4 14.8           
  g41544/in_0                                                                                        
  g41544/z                                             (u)  unmapped_nand2          3 11.4           
  g54680/in_1                                                                                        
  g54680/z                                             (u)  unmapped_complex2       3 11.4           
  g54426/in_1                                                                                        
  g54426/z                                             (u)  unmapped_complex2       3 11.4           
  g54328/in_1                                                                                        
  g54328/z                                             (u)  unmapped_complex2       1  3.7           
  g54329/in_1                                                                                        
  g54329/z                                             (u)  unmapped_nand2          4 15.2           
  g64043/in_1                                                                                        
  g64043/z                                             (u)  unmapped_complex2       3 11.1           
  g54270/in_0                                                                                        
  g54270/z                                             (u)  unmapped_complex2       1  3.7           
  g54271/in_1                                                                                        
  g54271/z                                             (u)  unmapped_nand2          4 15.2           
  g54210/in_1                                                                                        
  g54210/z                                             (u)  unmapped_or2            1  3.8           
  g54211/in_1                                                                                        
  g54211/z                                             (u)  unmapped_nand2          4 14.8           
  g54198/in_1                                                                                        
  g54198/z                                             (u)  unmapped_or2            1  3.7           
  g54199/in_1                                                                                        
  g54199/z                                             (u)  unmapped_nand2          4 15.2           
  g54165/in_1                                                                                        
  g54165/z                                             (u)  unmapped_or2            1  3.8           
  g54166/in_1                                                                                        
  g54166/z                                             (u)  unmapped_nand2          4 14.8           
  g54159/in_1                                                                                        
  g54159/z                                             (u)  unmapped_or2            1  3.7           
  g54160/in_1                                                                                        
  g54160/z                                             (u)  unmapped_nand2          4 15.2           
  g54138/in_1                                                                                        
  g54138/z                                             (u)  unmapped_or2            1  3.8           
  g54139/in_1                                                                                        
  g54139/z                                             (u)  unmapped_nand2          4 14.8           
  g54102/in_1                                                                                        
  g54102/z                                             (u)  unmapped_or2            1  3.7           
  g54103/in_1                                                                                        
  g54103/z                                             (u)  unmapped_nand2          4 15.2           
  g54077/in_1                                                                                        
  g54077/z                                             (u)  unmapped_or2            1  3.8           
  g54078/in_1                                                                                        
  g54078/z                                             (u)  unmapped_nand2          4 14.8           
  g54065/in_1                                                                                        
  g54065/z                                             (u)  unmapped_or2            1  3.7           
  g54066/in_1                                                                                        
  g54066/z                                             (u)  unmapped_nand2          4 15.2           
  g54046/in_1                                                                                        
  g54046/z                                             (u)  unmapped_or2            1  3.8           
  g54047/in_1                                                                                        
  g54047/z                                             (u)  unmapped_nand2          4 14.8           
  g54004/in_1                                                                                        
  g54004/z                                             (u)  unmapped_or2            1  3.7           
  g54005/in_1                                                                                        
  g54005/z                                             (u)  unmapped_nand2          4 15.2           
  g54001/in_1                                                                                        
  g54001/z                                             (u)  unmapped_or2            1  3.8           
  g54002/in_1                                                                                        
  g54002/z                                             (u)  unmapped_nand2          4 14.8           
  g53971/in_1                                                                                        
  g53971/z                                             (u)  unmapped_or2            1  3.7           
  g53972/in_1                                                                                        
  g53972/z                                             (u)  unmapped_nand2          4 15.2           
  g53949/in_1                                                                                        
  g53949/z                                             (u)  unmapped_or2            1  3.8           
  g53950/in_1                                                                                        
  g53950/z                                             (u)  unmapped_nand2          4 14.8           
  g53918/in_1                                                                                        
  g53918/z                                             (u)  unmapped_or2            1  3.7           
  g53919/in_1                                                                                        
  g53919/z                                             (u)  unmapped_nand2          4 15.2           
  g53894/in_1                                                                                        
  g53894/z                                             (u)  unmapped_or2            1  3.8           
  g53895/in_1                                                                                        
  g53895/z                                             (u)  unmapped_nand2          4 14.8           
  g53877/in_1                                                                                        
  g53877/z                                             (u)  unmapped_or2            1  3.7           
  g53878/in_1                                                                                        
  g53878/z                                             (u)  unmapped_nand2          4 15.2           
  g53848/in_1                                                                                        
  g53848/z                                             (u)  unmapped_or2            1  3.8           
  g53849/in_1                                                                                        
  g53849/z                                             (u)  unmapped_nand2          4 14.8           
  g53831/in_1                                                                                        
  g53831/z                                             (u)  unmapped_or2            1  3.7           
  g53832/in_1                                                                                        
  g53832/z                                             (u)  unmapped_nand2          4 15.2           
  g53805/in_1                                                                                        
  g53805/z                                             (u)  unmapped_or2            1  3.8           
  g53806/in_1                                                                                        
  g53806/z                                             (u)  unmapped_nand2          4 14.8           
  g53781/in_1                                                                                        
  g53781/z                                             (u)  unmapped_or2            1  3.7           
  g53782/in_1                                                                                        
  g53782/z                                             (u)  unmapped_nand2          4 15.2           
  g53770/in_1                                                                                        
  g53770/z                                             (u)  unmapped_or2            1  3.8           
  g53771/in_1                                                                                        
  g53771/z                                             (u)  unmapped_nand2          4 14.8           
  g53737/in_1                                                                                        
  g53737/z                                             (u)  unmapped_or2            1  3.7           
  g53738/in_1                                                                                        
  g53738/z                                             (u)  unmapped_nand2          4 15.2           
  g53722/in_1                                                                                        
  g53722/z                                             (u)  unmapped_or2            1  3.8           
  g53723/in_1                                                                                        
  g53723/z                                             (u)  unmapped_nand2          4 14.8           
  g53697/in_1                                                                                        
  g53697/z                                             (u)  unmapped_or2            1  3.7           
  g53698/in_1                                                                                        
  g53698/z                                             (u)  unmapped_nand2          4 15.2           
  g53685/in_1                                                                                        
  g53685/z                                             (u)  unmapped_complex2       2  7.4           
  g53681/in_1                                                                                        
  g53681/z                                             (u)  unmapped_nand2          1  3.8           
  g53682/in_3                                                                                        
  g53682/z                                             (u)  unmapped_complex4       1  3.7           
  g53672/in_0                                                                                        
  g53672/z                                             (u)  unmapped_or4           46 25.9           
  g53662/in_0                                                                                        
  g53662/z                                             (u)  unmapped_complex3      10 38.0           
  g53505/in_0                                                                                        
  g53505/z                                             (u)  unmapped_or2           42 26.6           
  g64015/in_1                                                                                        
  g64015/z                                             (u)  unmapped_complex2      41 25.9           
  g48566/in_0                                                                                        
  g48566/z                                             (u)  unmapped_complex2       1  3.7           
  g48568/in_1                                                                                        
  g48568/z                                             (u)  unmapped_nand3          1  3.8           
cb_parti42248/cb_seqi_u_sorter_mux_smallest_idx_curr[2][signature]_78_41_g32399_z 
cb_seqi/u_sorter_mux_smallest_idx_curr[2][signature]_78_41_g32399_z 
  g42249/data0                                                                                       
  g42249/z                                             (u)  unmapped_bmux3          1  3.8           
  u_sorter_smallest_idx_curr_reg[2][signature][31]/d   <<<  unmapped_d_flop                          
  u_sorter_smallest_idx_curr_reg[2][signature][31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                                 capture                          10000 R 
                                                            uncertainty                              
-----------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/u_sorter_smallest_idx_curr_reg[1][signature][0]/clk
End-point    : cb_seqi/u_sorter_smallest_idx_curr_reg[2][signature][31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2044ps.
 
Cost Group 'in2reg' target slack:   234 ps
Target path end-point (Pin: u_fm_FMbuffers_reg[1][511][1]/d)

               Pin                           Type         Fanout Load Arrival   
                                                                 (fF)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                         <<<  launch                             0 R 
(proj.sdc_line_15_1_1)                   ext delay                              
in_data[1]                          (u)  in port               2  7.6           
cb_parti42248/in_data[1] 
  g54221/in_1                                                                   
  g54221/z                          (u)  unmapped_nand2        1  3.7           
  g54224/in_0                                                                   
  g54224/z                          (u)  unmapped_nand3     1024 41.8           
cb_parti42248/cb_seqi_u_fm_mux_41_20_g32112_z 
cb_seqi/u_fm_mux_41_20_g32112_z 
  g42250/data1                                                                  
  g42250/z                          (u)  unmapped_bmux3        1  3.8           
  u_fm_FMbuffers_reg[1][511][1]/d   <<<  unmapped_d_flop                        
  u_fm_FMbuffers_reg[1][511][1]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                        10000 R 
                                         uncertainty                            
--------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_data[1]
End-point    : cb_seqi/u_fm_FMbuffers_reg[1][511][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7477ps.
 
Cost Group 'cg_enable_group_clk' target slack:   232 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

       Pin                       Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)          <<<    launch                               0 R 
(proj.sdc_line_15)          ext delay                                
rst_n              (i) (u)  in port              1027  0.0           
cb_parti42248/rst_n (i)
  g55547/in_1                                                        
  g55547/z           (u)    unmapped_nand2         12 77.7           
  g55014/in_1                                                        
  g55014/z           (u)    unmapped_or2            1  3.4           
cb_parti42248/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                          10000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 7618ps.
 

Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  3738       41        100.0
Excluded from State Retention    3738       41        100.0
    - Will not convert           3738       41        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    3738       41        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 1139, CPU_Time 1137.2945459999996
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) | 100.0(100.0) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 5, CPU_Time 5.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) |  99.6( 99.6) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:55(00:22:09) |  00:00:05(00:00:05) |   0.4(  0.4) |   10:59:07 (Aug13) |   1.75 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            4         -         -     28741    237656      1143
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         5         -         -     70009    331913      1751
##>G:Misc                            1139
##>----------------------------------------------------------------------------------------
##>Total Elapsed                     1148
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_top' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 13/08/2024 10:59
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_top' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) |  98.5( 98.5) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:55(00:22:09) |  00:00:05(00:00:05) |   0.4(  0.4) |   10:59:07 (Aug13) |   1.75 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:07(00:22:21) |  00:00:12(00:00:12) |   1.0(  1.0) |   10:59:19 (Aug13) |   1.75 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) |  98.3( 98.3) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:55(00:22:09) |  00:00:05(00:00:05) |   0.4(  0.4) |   10:59:07 (Aug13) |   1.75 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:07(00:22:21) |  00:00:12(00:00:12) |   1.0(  1.0) |   10:59:19 (Aug13) |   1.75 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:10(00:22:24) |  00:00:03(00:00:03) |   0.3(  0.3) |   10:59:22 (Aug13) |   1.75 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_top'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 2.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '17704' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
                  Distributing load-lib jobs for hosts : localhost_1_0
                  Sent load lib to server 'localhost_1_0'.
                  Library loading done successfully on server 'localhost_1_0'.
                  Forking 'localhost_1_0' to obtain other background server.
Info    : Super thread servers are launched successfully. [ST-128]
        : 2 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_top...
          Done structuring (delay-based) proj_top
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_part mult_unsigned_const_4951
          Sending 'cb_part' to server 'localhost_1_0'...
            Sent 'cb_part' to server 'localhost_1_0'.
          Sending 'mult_unsigned_const_4951' to server 'localhost_1_1'...
            Sent 'mult_unsigned_const_4951' to server 'localhost_1_1'.
          Received 'mult_unsigned_const_4951' from server 'localhost_1_1'. (4798 ms elapsed)
          Received 'cb_part' from server 'localhost_1_0'. (86510 ms elapsed)
          Structuring (delay-based) cb_part...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) mult_unsigned_const_4951...
          Done structuring (delay-based) mult_unsigned_const_4951
        Mapping component mult_unsigned_const_4951...
        Rebalancing component 'const_mul_29_12'...
        Distributing super-thread jobs: mult_unsigned_const_5136_5138
          Sending 'mult_unsigned_const_5136_5138' to server 'localhost_1_0'...
            Sent 'mult_unsigned_const_5136_5138' to server 'localhost_1_0'.
          Received 'mult_unsigned_const_5136_5138' from server 'localhost_1_0'. (4092 ms elapsed)
          Structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Mapping logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4031...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4031
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4031...
          Structuring (delay-based) mult_unsigned_const_5136_5138...
          Done structuring (delay-based) mult_unsigned_const_5136_5138
        Mapping component mult_unsigned_const_5136_5138...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
        Distributing super-thread jobs: WALLACE_CSA_DUMMY_OP_group_5640
          Sending 'WALLACE_CSA_DUMMY_OP_group_5640' to server 'localhost_1_0'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_5640' to server 'localhost_1_0'.
          Received 'WALLACE_CSA_DUMMY_OP_group_5640' from server 'localhost_1_0'. (964 ms elapsed)
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4022...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4022
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4022...
          Structuring (delay-based) logic partition in proj_top...
          Done structuring (delay-based) logic partition in proj_top
        Mapping logic partition in proj_top...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4007...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4007
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4007...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4017...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4017
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4017...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4012...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4012
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4012...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4027...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4027
        Mapping component lt_unsigned_1840_31_rtlopto_model_1026_4027...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5640...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5640
        Mapping component WALLACE_CSA_DUMMY_OP_group_5640...
        Distributing super-thread jobs: cb_seq_4997
          Sending 'cb_seq_4997' to server 'localhost_1_0'...
            Sent 'cb_seq_4997' to server 'localhost_1_0'.
          Received 'cb_seq_4997' from server 'localhost_1_0'. (49641 ms elapsed)
          Structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Mapping logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Structuring (delay-based) cb_seq_4997...
          Done structuring (delay-based) cb_seq_4997
        Mapping component cb_seq_4997...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                             Message Text                                                                              |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                           |
| ST-120   |Info    |    1 |Attempting to launch a super-threading server.                                                                                                                         |
|          |        |      |The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'. |
| ST-128   |Info    |    2 |Super thread servers are launched successfully.                                                                                                                        |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                 |
|          |        |      |The requested number of cpus are not available on machine.                                                                                                             |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                                     |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                               |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_top/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  u_fm_waddr_reg[7]/clk                                               
  u_fm_waddr_reg[7]/q   (u)  unmapped_d_flop        44 26.6           
cb_seqi/g61965_in_3 
cb_parti125448/cb_seqi_g61965_in_3 
  g125531/in_3                                                        
  g125531/z             (u)  unmapped_nand4          1  3.7           
  g125522/in_0                                                        
  g125522/z             (u)  unmapped_complex6       9 33.3           
  g55984/in_0                                                         
  g55984/z              (u)  unmapped_complex2       6 21.9           
cb_parti125448/RC_CG_HIER_INST1_enable 
g125449/in_0                                                          
g125449/z               (u)  unmapped_not            1  4.9           
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_33_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/u_fm_waddr_reg[7]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6341ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: u_sorter_smallest_idx_curr_reg[3][index][8]/d)

                        Pin                                     Type          Fanout Load Arrival   
                                                                                     (fF)   (ps)    
----------------------------------------------------------------------------------------------------
(clock clk)                                           <<<  launch                               0 R 
cb_seqi
  u_sorter_smallest_idx_curr_reg[1][signature][0]/clk                                               
  u_sorter_smallest_idx_curr_reg[1][signature][0]/q   (u)  unmapped_d_flop         4 14.8           
cb_seqi/u_sorter_lt_40_71_I2_B[0] 
u_sorter_lt_40_71_I2/B[0] 
  g1036/in_2                                                                                        
  g1036/z                                             (u)  unmapped_complex3       1  3.8           
  g1032/in_0                                                                                        
  g1032/z                                             (u)  unmapped_complex2       1  3.7           
  g1033/in_1                                                                                        
  g1033/z                                             (u)  unmapped_nand2          1  3.8           
  g990/in_0                                                                                         
  g990/z                                              (u)  unmapped_nand3          1  3.7           
  g977/in_0                                                                                         
  g977/z                                              (u)  unmapped_nand3          1  3.8           
  g959/in_1                                                                                         
  g959/z                                              (u)  unmapped_complex4       1  3.7           
  g960/in_1                                                                                         
  g960/z                                              (u)  unmapped_complex2       1  3.8           
  g958/in_0                                                                                         
  g958/z                                              (u)  unmapped_complex5       1  3.7           
  g954/in_0                                                                                         
  g954/z                                              (u)  unmapped_complex3       1  3.8           
  g952/in_0                                                                                         
  g952/z                                              (u)  unmapped_complex4       1  3.7           
  g1037/in_1                                                                                        
  g1037/z                                             (u)  unmapped_complex4       8 29.6           
u_sorter_lt_40_71_I2/Z 
cb_seqi/u_sorter_lt_40_71_I2_Z 
  g148542/in_1                                                                                      
  g148542/z                                           (u)  unmapped_complex2       1  3.8           
  g148543/in_1                                                                                      
  g148543/z                                           (u)  unmapped_nand2          5 18.5           
  g145926/in_0                                                                                      
  g145926/z                                           (u)  unmapped_complex2       1  3.7           
  g145927/in_1                                                                                      
  g145927/z                                           (u)  unmapped_nand2          3 11.4           
  g41537/in_0                                                                                       
  g41537/z                                            (u)  unmapped_nand2          3 11.1           
  g142234/in_0                                                                                      
  g142234/z                                           (u)  unmapped_or2            1  3.7           
  g142235/in_1                                                                                      
  g142235/z                                           (u)  unmapped_nand2          4 15.2           
  g141801/in_1                                                                                      
  g141801/z                                           (u)  unmapped_or2            1  3.8           
  g141802/in_1                                                                                      
  g141802/z                                           (u)  unmapped_nand2          4 14.8           
  g141671/in_1                                                                                      
  g141671/z                                           (u)  unmapped_or2            1  3.7           
  g141672/in_1                                                                                      
  g141672/z                                           (u)  unmapped_nand2          4 15.2           
  g141474/in_1                                                                                      
  g141474/z                                           (u)  unmapped_or2            1  3.8           
  g141475/in_1                                                                                      
  g141475/z                                           (u)  unmapped_nand2          4 14.8           
  g141327/in_1                                                                                      
  g141327/z                                           (u)  unmapped_or2            1  3.7           
  g141328/in_1                                                                                      
  g141328/z                                           (u)  unmapped_nand2          4 15.2           
  g141314/in_1                                                                                      
  g141314/z                                           (u)  unmapped_or2            1  3.8           
  g141315/in_1                                                                                      
  g141315/z                                           (u)  unmapped_nand2          4 14.8           
  g141223/in_1                                                                                      
  g141223/z                                           (u)  unmapped_or2            1  3.7           
  g141224/in_1                                                                                      
  g141224/z                                           (u)  unmapped_nand2          4 15.2           
  g141184/in_1                                                                                      
  g141184/z                                           (u)  unmapped_or2            1  3.8           
  g141185/in_1                                                                                      
  g141185/z                                           (u)  unmapped_nand2          4 14.8           
  g141167/in_1                                                                                      
  g141167/z                                           (u)  unmapped_or2            1  3.7           
  g141168/in_1                                                                                      
  g141168/z                                           (u)  unmapped_nand2          4 15.2           
  g141125/in_1                                                                                      
  g141125/z                                           (u)  unmapped_or2            1  3.8           
  g141126/in_1                                                                                      
  g141126/z                                           (u)  unmapped_nand2          4 14.8           
  g141096/in_1                                                                                      
  g141096/z                                           (u)  unmapped_or2            1  3.7           
  g141097/in_1                                                                                      
  g141097/z                                           (u)  unmapped_nand2          4 15.2           
  g141087/in_1                                                                                      
  g141087/z                                           (u)  unmapped_or2            1  3.8           
  g141088/in_1                                                                                      
  g141088/z                                           (u)  unmapped_nand2          4 14.8           
  g141055/in_1                                                                                      
  g141055/z                                           (u)  unmapped_or2            1  3.7           
  g141056/in_1                                                                                      
  g141056/z                                           (u)  unmapped_nand2          4 15.2           
  g141039/in_1                                                                                      
  g141039/z                                           (u)  unmapped_or2            1  3.8           
  g141040/in_1                                                                                      
  g141040/z                                           (u)  unmapped_nand2          4 14.8           
  g141023/in_1                                                                                      
  g141023/z                                           (u)  unmapped_or2            1  3.7           
  g141024/in_1                                                                                      
  g141024/z                                           (u)  unmapped_nand2          4 15.2           
  g141011/in_1                                                                                      
  g141011/z                                           (u)  unmapped_or2            1  3.8           
  g141012/in_1                                                                                      
  g141012/z                                           (u)  unmapped_nand2          4 14.8           
  g140982/in_1                                                                                      
  g140982/z                                           (u)  unmapped_or2            1  3.7           
  g140983/in_1                                                                                      
  g140983/z                                           (u)  unmapped_nand2          4 15.2           
  g140966/in_1                                                                                      
  g140966/z                                           (u)  unmapped_or2            1  3.8           
  g140967/in_1                                                                                      
  g140967/z                                           (u)  unmapped_nand2          4 14.8           
  g140951/in_1                                                                                      
  g140951/z                                           (u)  unmapped_or2            1  3.7           
  g140952/in_1                                                                                      
  g140952/z                                           (u)  unmapped_nand2          4 15.2           
  g140919/in_1                                                                                      
  g140919/z                                           (u)  unmapped_or2            1  3.8           
  g140920/in_1                                                                                      
  g140920/z                                           (u)  unmapped_nand2          4 14.8           
  g140909/in_1                                                                                      
  g140909/z                                           (u)  unmapped_or2            1  3.7           
  g140910/in_1                                                                                      
  g140910/z                                           (u)  unmapped_nand2          4 15.2           
  g140887/in_1                                                                                      
  g140887/z                                           (u)  unmapped_or2            1  3.8           
  g140888/in_1                                                                                      
  g140888/z                                           (u)  unmapped_nand2          4 14.8           
  g140865/in_1                                                                                      
  g140865/z                                           (u)  unmapped_or2            1  3.7           
  g140866/in_1                                                                                      
  g140866/z                                           (u)  unmapped_nand2          4 15.2           
  g140855/in_1                                                                                      
  g140855/z                                           (u)  unmapped_or2            1  3.8           
  g140856/in_1                                                                                      
  g140856/z                                           (u)  unmapped_nand2          4 14.8           
  g140834/in_1                                                                                      
  g140834/z                                           (u)  unmapped_or2            1  3.7           
  g140835/in_1                                                                                      
  g140835/z                                           (u)  unmapped_nand2          4 15.2           
  g140815/in_1                                                                                      
  g140815/z                                           (u)  unmapped_or2            1  3.8           
  g140816/in_1                                                                                      
  g140816/z                                           (u)  unmapped_nand2          4 14.8           
  g140790/in_1                                                                                      
  g140790/z                                           (u)  unmapped_or2            1  3.7           
  g140791/in_1                                                                                      
  g140791/z                                           (u)  unmapped_nand2          4 15.2           
  g53749/in_1                                                                                       
  g53749/z                                            (u)  unmapped_complex2       3 11.1           
  g53724/in_1                                                                                       
  g53724/z                                            (u)  unmapped_complex2       3 11.1           
  g64017/in_1                                                                                       
  g64017/z                                            (u)  unmapped_complex2       3 11.1           
  g53685/in_1                                                                                       
  g53685/z                                            (u)  unmapped_complex2       2  7.4           
  g140725/in_1                                                                                      
  g140725/z                                           (u)  unmapped_nand2          1  3.8           
  g140726/in_3                                                                                      
  g140726/z                                           (u)  unmapped_complex4       1  3.7           
  g140717/in_0                                                                                      
  g140717/z                                           (u)  unmapped_or4           46 25.9           
  g140711/in_0                                                                                      
  g140711/z                                           (u)  unmapped_complex3       9 34.2           
  g53516/in_0                                                                                       
  g53516/z                                            (u)  unmapped_or2           43 26.6           
  g53302/in_0                                                                                       
  g53302/z                                            (u)  unmapped_nand2         41 25.9           
  g137953/in_0                                                                                      
  g137953/z                                           (u)  unmapped_complex2       1  3.7           
  g137954/in_2                                                                                      
  g137954/z                                           (u)  unmapped_nand3          1  3.8           
  g149584/data0                                                                                     
  g149584/z                                           (u)  unmapped_bmux3          1  3.8           
  u_sorter_smallest_idx_curr_reg[3][index][8]/d       <<<  unmapped_d_flop                          
  u_sorter_smallest_idx_curr_reg[3][index][8]/clk          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                                capture                          10000 R 
                                                           uncertainty                              
----------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/u_sorter_smallest_idx_curr_reg[1][signature][0]/clk
End-point    : cb_seqi/u_sorter_smallest_idx_curr_reg[3][index][8]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2046ps.
 
Cost Group 'in2reg' target slack:   234 ps
Target path end-point (Pin: u_fm_FMbuffers_reg[1][511][0]/d)

               Pin                           Type         Fanout Load Arrival   
                                                                 (fF)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                         <<<  launch                             0 R 
(proj.sdc_line_15_2_1)                   ext delay                              
in_data[0]                          (u)  in port               2  7.6           
cb_seqi/in_data[0] 
  g141092/in_1                                                                  
  g141092/z                         (u)  unmapped_nand2        1  3.7           
  g141094/in_1                                                                  
  g141094/z                         (u)  unmapped_nand3     1024 41.8           
  g149585/data1                                                                 
  g149585/z                         (u)  unmapped_bmux3        1  3.8           
  u_fm_FMbuffers_reg[1][511][0]/d   <<<  unmapped_d_flop                        
  u_fm_FMbuffers_reg[1][511][0]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                        10000 R 
                                         uncertainty                            
--------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_data[0]
End-point    : cb_seqi/u_fm_FMbuffers_reg[1][511][0]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7337ps.
 
Cost Group 'cg_enable_group_clk' target slack:   232 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

       Pin                       Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)          <<<    launch                               0 R 
(proj.sdc_line_15)          ext delay                                
rst_n              (i) (u)  in port              1027  0.0           
cb_parti125448/rst_n (i)
  g55547/in_1                                                        
  g55547/z           (u)    unmapped_nand2         12 77.7           
  g55014/in_1                                                        
  g55014/z           (u)    unmapped_or2            1  3.4           
cb_parti125448/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                          10000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 7635ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_seq_4997
          Sending 'cb_seq_4997' to server 'localhost_1_0'...
            Sent 'cb_seq_4997' to server 'localhost_1_0'.
          Received 'cb_seq_4997' from server 'localhost_1_0'. (211999 ms elapsed)
          Restructuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Optimizing logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Restructuring (delay-based) cb_seq_4997...
          Done restructuring (delay-based) cb_seq_4997
        Optimizing component cb_seq_4997...
        Distributing super-thread jobs: WALLACE_CSA_DUMMY_OP_group_5640
          Sending 'WALLACE_CSA_DUMMY_OP_group_5640' to server 'localhost_1_0'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_5640' to server 'localhost_1_0'.
          Received 'WALLACE_CSA_DUMMY_OP_group_5640' from server 'localhost_1_0'. (7352 ms elapsed)
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4012...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4012
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4012...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4012 'very_fast' (slack=3188, area=201)...
                  			o_slack=3188,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4022...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4022
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4022...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4022 'very_fast' (slack=1415, area=201)...
                  			o_slack=1415,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) logic partition in proj_top...
          Done restructuring (delay-based) logic partition in proj_top
        Optimizing logic partition in proj_top...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4027...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4027
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4027...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4027 'very_fast' (slack=592, area=202)...
                  			o_slack=592,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026 'very_fast' (slack=164, area=256)...
                  			o_slack=164,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4017...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4017
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4017...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4017 'very_fast' (slack=2246, area=203)...
                  			o_slack=2246,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4007...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4007
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4007...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4007 'very_fast' (slack=4025, area=201)...
                  			o_slack=4025,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4008...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4008
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4008...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4008 'very_fast' (slack=3866, area=201)...
                  			o_slack=3866,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4019...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4019
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4019...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4019 'very_fast' (slack=1874, area=207)...
                  			o_slack=1874,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4024...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4024
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4024...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4024 'very_fast' (slack=1100, area=201)...
                  			o_slack=1100,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4028...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4028
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4028...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4028 'very_fast' (slack=352, area=203)...
                  			o_slack=352,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4014...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4014
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4014...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4014 'very_fast' (slack=2835, area=201)...
                  			o_slack=2835,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4004...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4004
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4004...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4004 'very_fast' (slack=4540, area=201)...
                  			o_slack=4540,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5640...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_5640
        Optimizing component WALLACE_CSA_DUMMY_OP_group_5640...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_5640 'very_fast' (slack=2465, area=589)...
                  			o_slack=2465,  bc_slack=0
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
        Distributing super-thread jobs: mult_unsigned_const_5136_5138
          Sending 'mult_unsigned_const_5136_5138' to server 'localhost_1_0'...
            Sent 'mult_unsigned_const_5136_5138' to server 'localhost_1_0'.
          Received 'mult_unsigned_const_5136_5138' from server 'localhost_1_0'. (26949 ms elapsed)
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4031...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_1026_4031
        Optimizing component lt_unsigned_1840_31_rtlopto_model_1026_4031...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_1026_4031 'very_fast' (slack=199, area=221)...
                  			o_slack=199,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Optimizing logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Restructuring (delay-based) mult_unsigned_const_5136_5138...
          Done restructuring (delay-based) mult_unsigned_const_5136_5138
        Optimizing component mult_unsigned_const_5136_5138...
        Early Area Reclamation for mult_unsigned_const_5136_5138 'very_fast' (slack=425, area=2121)...
                  			o_slack=425,  bc_slack=0
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
        Distributing super-thread jobs: cb_part mult_unsigned_const_4951
          Sending 'cb_part' to server 'localhost_1_0'...
            Sent 'cb_part' to server 'localhost_1_0'.
          Sending 'mult_unsigned_const_4951' to server 'localhost_1_1'...
            Sent 'mult_unsigned_const_4951' to server 'localhost_1_1'.
          Received 'mult_unsigned_const_4951' from server 'localhost_1_1'. (39908 ms elapsed)
          Received 'cb_part' from server 'localhost_1_0'. (174282 ms elapsed)
          Restructuring (delay-based) cb_part...
          Done restructuring (delay-based) cb_part
        Optimizing component cb_part...
          Restructuring (delay-based) mult_unsigned_const_4951...
          Done restructuring (delay-based) mult_unsigned_const_4951
        Optimizing component mult_unsigned_const_4951...
        Early Area Reclamation for mult_unsigned_const_4951 'very_fast' (slack=34, area=2259)...
                  			o_slack=34,  bc_slack=0
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                       Type          Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                 launch                                          0 R 
(proj.sdc_line_15)          ext delay                           +2000    2000 R 
rst_n                (i)    in port              2348  0.0    0    +0    2000 R 
cb_parti125448/rst_n (i)
  g125609/A                                                        +0    2000   
  g125609/Y                 NAND2_X2A_A9TL         11 30.9  276  +159    2159 F 
  g125606/B                                                        +0    2159   
  g125606/Y                 OR2_X0P5M_A9TL          1  3.4   92  +228    2387 F 
cb_parti125448/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                      +0    2387   
  RC_CGIC_INST/CK           setup                             0  +229    2616 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                     10000 R 
                            uncertainty                           -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    7334ps 
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(i) : Net is ideal.

              Pin                         Type        Fanout  Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)                           launch                                        0 R 
(proj.sdc_line_15_1_1)                ext delay                         +2000    2000 R 
in_data[1]                            in port              2  10.7   61   +21    2021 R 
cb_seqi/in_data[1] 
  g187504/A0                                                               +0    2021   
  g187504/Y                           AO21_X6M_A9TL       17 142.3  333  +272    2293 R 
  g187479/A                                                                +0    2293   
  g187479/Y                           BUF_X16M_A9TL       64 160.1  156  +228    2521 R 
  u_fm_FMbuffers_reg[0][4][1]/D  <<<  EDFFQ_X2M_A9TL                       +0    2521   
  u_fm_FMbuffers_reg[0][4][1]/CK      setup                           0  +168    2689 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                   10000 R 
                                      uncertainty                         -50    9950 R 
----------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7261ps 
Start-point  : in_data[1]
End-point    : cb_seqi/u_fm_FMbuffers_reg[0][4][1]/D

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                  launch                                        0 R 
cb_seqi
  u_fm_waddr_reg[7]/CK                                       0    +0       0 R 
  u_fm_waddr_reg[7]/Q        DFFRPQ_X1M_A9TL       2  9.8  155  +350     350 R 
cb_seqi/g61965_in_3 
cb_parti125448/cb_seqi_g61965_in_3 
  g125643/D                                                       +0     350   
  g125643/Y                  AND4_X0P5M_A9TL       1  3.5  122  +214     564 R 
  g125627/D                                                       +0     564   
  g125627/Y                  AND4_X0P5M_A9TL       1  4.3  141  +218     781 R 
  g125617/A                                                       +0     781   
  g125617/Y                  NAND3_X2M_A9TL        9 20.9  258  +193     974 F 
  g125608/AN                                                      +0     974   
  g125608/Y                  NAND2B_X2M_A9TL       6 29.0  242  +301    1275 F 
cb_parti125448/RC_CG_HIER_INST1_enable 
g125451/A                                                         +0    1275   
g125451/Y                    INV_X4M_A9TL          1  4.9   72   +78    1353 R 
out_wait                <<<  interconnect                   72    +0    1353 R 
                             out port                             +0    1353 R 
(proj.sdc_line_17_33_1)      ext delay                         +2000    3353 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                   10000 R 
                             uncertainty                         -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6597ps 
Start-point  : cb_seqi/u_fm_waddr_reg[7]/CK
End-point    : out_wait

                        Pin                                      Type          Fanout  Load Slew Delay Arrival   
                                                                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------------------
(clock clk)                                                launch                                            0 R 
cb_seqi
  u_sorter_new_pack_r_reg[signature][1]/CK                                                     0    +0       0 R 
  u_sorter_new_pack_r_reg[signature][1]/Q                  A2DFFQ_X0P5M_A9TL        2  20.4  540  +562     562 R 
cb_seqi/u_sorter_lt_40_71_I1_A[1] 
g125689/A                                                                                           +0     562   
g125689/Y                                                  BUFH_X13M_A9TL          15  50.8   80  +170     732 R 
u_sorter_lt_40_71_I3/A[1] 
  g848/A                                                                                            +0     732   
  g848/Y                                                   INV_X2M_A9TL             1   3.7   35   +41     772 F 
  g821/A                                                                                            +0     772   
  g821/Y                                                   NAND2_X1A_A9TL           1   4.6   87   +64     837 R 
  g797/A                                                                                            +0     837   
  g797/Y                                                   NOR2XB_X2M_A9TL          1   3.7   62   +58     895 F 
  g768/A1                                                                                           +0     895   
  g768/Y                                                   OAI21_X1M_A9TL           1   4.5  195  +147    1042 R 
  g761/C0                                                                                           +0    1042   
  g761/Y                                                   OAI211_X2M_A9TL          1   4.4  116  +112    1154 F 
  g753/B0                                                                                           +0    1154   
  g753/Y                                                   OAI2XB1_X2M_A9TL         1   4.3  124   +90    1244 R 
  g750/A0                                                                                           +0    1244   
  g750/Y                                                   OAI2XB1_X1P4M_A9TL       1   4.4   94   +97    1341 F 
  g748/A0                                                                                           +0    1341   
  g748/Y                                                   OAI31_X2M_A9TL           1   3.5  151  +130    1471 R 
  g747/C0                                                                                           +0    1471   
  g747/Y                                                   OAI211_X1M_A9TL          1   4.4  234  +134    1604 F 
  g746/A0                                                                                           +0    1604   
  g746/Y                                                   OAI31_X2M_A9TL           1   6.4  222  +210    1814 R 
  g745/A1                                                                                           +0    1814   
  g745/Y                                                   OAI211_X3M_A9TL          1   9.5  140  +150    1965 F 
  g744/C0                                                                                           +0    1965   
  g744/Y                                                   OA211_X6M_A9TL           7  26.0   70  +163    2127 F 
u_sorter_lt_40_71_I3/Z 
cb_seqi/u_sorter_lt_40_71_I3_Z 
  g191896/A                                                                                         +0    2127   
  g191896/Y                                                INV_X4M_A9TL             3  12.9   58   +61    2188 R 
  g189454/C                                                                                         +0    2188   
  g189454/Y                                                XNOR3_X3M_A9TL           2  11.2   91  +271    2459 F 
  g188160/B                                                                                         +0    2459   
  g188160/Y                                                AND2_X3M_A9TL            2  10.3   55  +133    2592 F 
  g187835/A                                                                                         +0    2592   
  g187835/Y                                                AND2_X2M_A9TL            2   9.0   66  +126    2718 F 
  g187646/A                                                                                         +0    2718   
  g187646/Y                                                XNOR2_X2M_A9TL           3  11.5  269  +129    2847 R 
  g187602/A                                                                                         +0    2847   
  g187602/Y                                                AND2_X2M_A9TL            2   9.3   90  +189    3036 R 
  g187547/A                                                                                         +0    3036   
  g187547/Y                                                XOR2_X2M_A9TL            3  10.1  248  +126    3162 R 
  g187526/B                                                                                         +0    3162   
  g187526/Y                                                XOR2_X2M_A9TL            3  11.7  271  +214    3376 R 
  g187516/B                                                                                         +0    3376   
  g187516/Y                                                AND2_X2M_A9TL            2   8.9   86  +189    3565 R 
  g187462/A                                                                                         +0    3565   
  g187462/Y                                                XOR2_X2M_A9TL            3  11.6  268  +134    3699 R 
  g185404/B                                                                                         +0    3699   
  g185404/Y                                                XOR2_X3M_A9TL            3  11.1  215  +191    3890 R 
  g185391/B                                                                                         +0    3890   
  g185391/Y                                                XOR2_X3M_A9TL            3  11.2  212  +178    4068 R 
  g185381/A                                                                                         +0    4068   
  g185381/Y                                                AND2_X1M_A9TL            1   5.3  104  +183    4251 R 
  g185357/B                                                                                         +0    4251   
  g185357/Y                                                XOR2_X2M_A9TL            2   8.7  225  +160    4411 R 
  g185343/B                                                                                         +0    4411   
  g185343/Y                                                XOR2_X2M_A9TL            2   8.6  234  +190    4601 R 
  g185328/B                                                                                         +0    4601   
  g185328/Y                                                XOR2_X2M_A9TL            2   9.9  249  +200    4801 R 
  g185314/A                                                                                         +0    4801   
  g185314/Y                                                XOR2_X2M_A9TL            2   9.9  240  +174    4975 R 
  g185304/A                                                                                         +0    4975   
  g185304/Y                                                XOR2_X2M_A9TL            2  10.0  241  +172    5146 R 
  g185288/A                                                                                         +0    5146   
  g185288/Y                                                XOR2_X2M_A9TL            2   8.6  222  +163    5310 R 
  g185273/B                                                                                         +0    5310   
  g185273/Y                                                XOR2_X2M_A9TL            2  10.0  250  +198    5507 R 
  g185257/A                                                                                         +0    5507   
  g185257/Y                                                XOR2_X2M_A9TL            2   8.7  225  +167    5674 R 
  g185248/B                                                                                         +0    5674   
  g185248/Y                                                XOR2_X2M_A9TL            2   9.9  250  +198    5871 R 
  g185230/A                                                                                         +0    5871   
  g185230/Y                                                XOR2_X2M_A9TL            2   9.9  240  +174    6045 R 
  g185219/A                                                                                         +0    6045   
  g185219/Y                                                XOR2_X2M_A9TL            2  10.0  242  +172    6217 R 
  g185205/A                                                                                         +0    6217   
  g185205/Y                                                XOR2_X2M_A9TL            2   9.9  240  +171    6388 R 
  g185193/A                                                                                         +0    6388   
  g185193/Y                                                XOR2_X2M_A9TL            2  10.0  240  +172    6560 R 
  g185180/A                                                                                         +0    6560   
  g185180/Y                                                XOR2_X2M_A9TL            2  10.0  240  +172    6732 R 
  g185168/A                                                                                         +0    6732   
  g185168/Y                                                XOR2_X2M_A9TL            2   9.9  239  +171    6903 R 
  g185153/A                                                                                         +0    6903   
  g185153/Y                                                XOR2_X2M_A9TL            2  11.2  256  +179    7081 R 
  g185138/A                                                                                         +0    7081   
  g185138/Y                                                XOR2_X3M_A9TL            2  11.6  203  +158    7239 R 
  g185127/A                                                                                         +0    7239   
  g185127/Y                                                XNOR2_X3M_A9TL           2  12.5  219  +144    7383 R 
  g185114/A                                                                                         +0    7383   
  g185114/Y                                                XNOR2_X4M_A9TL           2  12.5  196  +144    7527 R 
  g185100/A                                                                                         +0    7527   
  g185100/Y                                                XNOR2_X4M_A9TL           2  12.4  190  +136    7664 R 
  g185088/A                                                                                         +0    7664   
  g185088/Y                                                XNOR2_X4M_A9TL           2  11.2  181  +131    7795 R 
  g185082/A                                                                                         +0    7795   
  g185082/Y                                                XOR2_X3M_A9TL            1   8.3  175  +123    7918 R 
  g185067/C                                                                                         +0    7918   
  g185067/Y                                                OR4_X8M_A9TL             6  54.2  168  +203    8121 R 
  g185062/C                                                                                         +0    8121   
  g185062/Y                                                AND3_X8M_A9TL            4  48.7  105  +171    8292 R 
  g185035/A                                                                                         +0    8292   
  g185035/Y                                                NAND2XB_X8M_A9TL        13  72.8  152  +120    8412 F 
  g184677/B                                                                                         +0    8412   
  g184677/Y                                                NAND2_X8M_A9TL          16  74.1  214  +182    8595 R 
  g184423/A                                                                                         +0    8595   
  g184423/Y                                                INV_X16M_A9TL           26 124.9  109  +111    8706 F 
  g183108/B                                                                                         +0    8706   
  g183108/Y                                                NAND2_X2M_A9TL           1   4.4   96   +89    8795 R 
  g181988/A                                                                                         +0    8795   
  g181988/Y                                                AND3_X2M_A9TL            1   3.7   52  +111    8906 R 
  g180543/B                                                                                         +0    8906   
  g180543/Y                                                NAND2_X1M_A9TL           1   3.1   66   +64    8970 F 
  u_sorter_smallest_idx_curr_reg[19][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                        +0    8970   
  u_sorter_smallest_idx_curr_reg[19][signature][1]/CK      setup                               0  +148    9118 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                                capture                                       10000 R 
                                                           uncertainty                             -50    9950 R 
-----------------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :     832ps 
Start-point  : cb_seqi/u_sorter_new_pack_r_reg[signature][1]/CK
End-point    : cb_seqi/u_sorter_smallest_idx_curr_reg[19][signature][1]/B

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               211705        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                reg2reg               236      832             10000 
                reg2out               238     6597             10000 
                 in2reg               234     7261             10000 
    cg_enable_group_clk               232     7334             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   159 ps
Target path end-point (Port: proj_top/out_wait)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
cb_seqi
  u_fm_waddr_reg[7]/CK                                              
  u_fm_waddr_reg[7]/Q        DFFRPQ_X1M_A9TL       2  9.8           
cb_seqi/g61965_in_3 
cb_parti125448/cb_seqi_g61965_in_3 
  g125643/D                                                         
  g125643/Y                  AND4_X0P5M_A9TL       1  3.5           
  g125627/D                                                         
  g125627/Y                  AND4_X0P5M_A9TL       1  4.3           
  g125617/A                                                         
  g125617/Y                  NAND3_X2M_A9TL        9 20.9           
  g125608/AN                                                        
  g125608/Y                  NAND2B_X2M_A9TL       6 29.0           
cb_parti125448/RC_CG_HIER_INST1_enable 
g125451/A                                                           
g125451/Y                    INV_X4M_A9TL          1  4.9           
out_wait                <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_33_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                        10000 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/u_fm_waddr_reg[7]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 5595ps.
 
Cost Group 'reg2reg' target slack:   156 ps
Target path end-point (Pin: u_sorter_smallest_idx_curr_reg[7][signature][1]/B (A2DFFQ_X0P5M_A9TL/B))

                        Pin                                     Type          Fanout  Load Arrival   
                                                                                      (fF)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clk)                                          <<<  launch                                 0 R 
cb_seqi
  u_sorter_new_pack_r_reg[signature][1]/CK                                                           
  u_sorter_new_pack_r_reg[signature][1]/Q                 A2DFFQ_X0P5M_A9TL        2  20.4           
cb_seqi/u_sorter_lt_40_71_I1_A[1] 
g125689/A                                                                                            
g125689/Y                                                 BUFH_X13M_A9TL          15  50.8           
u_sorter_lt_40_71_I3/A[1] 
  g848/A                                                                                             
  g848/Y                                                  INV_X2M_A9TL             1   3.7           
  g821/A                                                                                             
  g821/Y                                                  NAND2_X1A_A9TL           1   4.6           
  g797/A                                                                                             
  g797/Y                                                  NOR2XB_X2M_A9TL          1   3.7           
  g768/A1                                                                                            
  g768/Y                                                  OAI21_X1M_A9TL           1   4.5           
  g761/C0                                                                                            
  g761/Y                                                  OAI211_X2M_A9TL          1   4.4           
  g753/B0                                                                                            
  g753/Y                                                  OAI2XB1_X2M_A9TL         1   4.3           
  g750/A0                                                                                            
  g750/Y                                                  OAI2XB1_X1P4M_A9TL       1   4.4           
  g748/A0                                                                                            
  g748/Y                                                  OAI31_X2M_A9TL           1   3.5           
  g747/C0                                                                                            
  g747/Y                                                  OAI211_X1M_A9TL          1   4.4           
  g746/A0                                                                                            
  g746/Y                                                  OAI31_X2M_A9TL           1   6.4           
  g745/A1                                                                                            
  g745/Y                                                  OAI211_X3M_A9TL          1   9.5           
  g744/C0                                                                                            
  g744/Y                                                  OA211_X6M_A9TL           7  26.0           
u_sorter_lt_40_71_I3/Z 
cb_seqi/u_sorter_lt_40_71_I3_Z 
  g191896/A                                                                                          
  g191896/Y                                               INV_X4M_A9TL             3  12.9           
  g189454/C                                                                                          
  g189454/Y                                               XNOR3_X3M_A9TL           2  11.2           
  g188160/B                                                                                          
  g188160/Y                                               AND2_X3M_A9TL            2  10.3           
  g187835/A                                                                                          
  g187835/Y                                               AND2_X2M_A9TL            2   9.0           
  g187646/A                                                                                          
  g187646/Y                                               XNOR2_X2M_A9TL           3  11.5           
  g187602/A                                                                                          
  g187602/Y                                               AND2_X2M_A9TL            2   9.3           
  g187547/A                                                                                          
  g187547/Y                                               XOR2_X2M_A9TL            3  10.1           
  g187526/B                                                                                          
  g187526/Y                                               XOR2_X2M_A9TL            3  11.7           
  g187516/B                                                                                          
  g187516/Y                                               AND2_X2M_A9TL            2   8.9           
  g187462/A                                                                                          
  g187462/Y                                               XOR2_X2M_A9TL            3  11.6           
  g185404/B                                                                                          
  g185404/Y                                               XOR2_X3M_A9TL            3  11.1           
  g185391/B                                                                                          
  g185391/Y                                               XOR2_X3M_A9TL            3  11.2           
  g185381/A                                                                                          
  g185381/Y                                               AND2_X1M_A9TL            1   5.3           
  g185357/B                                                                                          
  g185357/Y                                               XOR2_X2M_A9TL            2   8.7           
  g185343/B                                                                                          
  g185343/Y                                               XOR2_X2M_A9TL            2   8.6           
  g185328/B                                                                                          
  g185328/Y                                               XOR2_X2M_A9TL            2   9.9           
  g185314/A                                                                                          
  g185314/Y                                               XOR2_X2M_A9TL            2   9.9           
  g185304/A                                                                                          
  g185304/Y                                               XOR2_X2M_A9TL            2  10.0           
  g185288/A                                                                                          
  g185288/Y                                               XOR2_X2M_A9TL            2   8.6           
  g185273/B                                                                                          
  g185273/Y                                               XOR2_X2M_A9TL            2  10.0           
  g185257/A                                                                                          
  g185257/Y                                               XOR2_X2M_A9TL            2   8.7           
  g185248/B                                                                                          
  g185248/Y                                               XOR2_X2M_A9TL            2   9.9           
  g185230/A                                                                                          
  g185230/Y                                               XOR2_X2M_A9TL            2   9.9           
  g185219/A                                                                                          
  g185219/Y                                               XOR2_X2M_A9TL            2  10.0           
  g185205/A                                                                                          
  g185205/Y                                               XOR2_X2M_A9TL            2   9.9           
  g185193/A                                                                                          
  g185193/Y                                               XOR2_X2M_A9TL            2  10.0           
  g185180/A                                                                                          
  g185180/Y                                               XOR2_X2M_A9TL            2  10.0           
  g185168/A                                                                                          
  g185168/Y                                               XOR2_X2M_A9TL            2   9.9           
  g185153/A                                                                                          
  g185153/Y                                               XOR2_X2M_A9TL            2  11.2           
  g185138/A                                                                                          
  g185138/Y                                               XOR2_X3M_A9TL            2  11.6           
  g185127/A                                                                                          
  g185127/Y                                               XNOR2_X3M_A9TL           2  12.5           
  g185114/A                                                                                          
  g185114/Y                                               XNOR2_X4M_A9TL           2  12.5           
  g185100/A                                                                                          
  g185100/Y                                               XNOR2_X4M_A9TL           2  12.4           
  g185088/A                                                                                          
  g185088/Y                                               XNOR2_X4M_A9TL           2  11.2           
  g185082/A                                                                                          
  g185082/Y                                               XOR2_X3M_A9TL            1   8.3           
  g185067/C                                                                                          
  g185067/Y                                               OR4_X8M_A9TL             6  54.2           
  g185062/C                                                                                          
  g185062/Y                                               AND3_X8M_A9TL            4  48.7           
  g185056/A                                                                                          
  g185056/Y                                               INV_X16M_A9TL            5  40.4           
  g184964/B                                                                                          
  g184964/Y                                               OR2_X8M_A9TL            12  68.5           
  g184653/A                                                                                          
  g184653/Y                                               NAND2XB_X6M_A9TL         1  23.3           
  g184376/A                                                                                          
  g184376/Y                                               INV_X16M_A9TL           41 213.1           
  g183658/B                                                                                          
  g183658/Y                                               NAND2_X2M_A9TL           1   4.4           
  g181148/A                                                                                          
  g181148/Y                                               AND3_X2M_A9TL            1   3.7           
  g180118/B                                                                                          
  g180118/Y                                               NAND2_X1M_A9TL           1   3.1           
  u_sorter_smallest_idx_curr_reg[7][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                          
  u_sorter_smallest_idx_curr_reg[7][signature][1]/CK      setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                               capture                            10000 R 
                                                          uncertainty                                
-----------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/u_sorter_new_pack_r_reg[signature][1]/CK
End-point    : cb_seqi/u_sorter_smallest_idx_curr_reg[7][signature][1]/B

The global mapper estimates a slack for this path of 583ps.
 
Cost Group 'in2reg' target slack:   156 ps
Target path end-point (Pin: u_fm_FMbuffers_reg[1][504][1]/D (EDFFQ_X2M_A9TL/D))

               Pin                          Type        Fanout  Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                        <<<  launch                             0 R 
(proj.sdc_line_15_1_1)                  ext delay                              
in_data[1]                              in port              2  10.7           
cb_seqi/in_data[1] 
  g187504/A0                                                                   
  g187504/Y                             AO21_X6M_A9TL       17 142.3           
  g187474/A                                                                    
  g187474/Y                             BUF_X16M_A9TL       64 160.1           
  u_fm_FMbuffers_reg[1][504][1]/D  <<<  EDFFQ_X2M_A9TL                         
  u_fm_FMbuffers_reg[1][504][1]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                        10000 R 
                                        uncertainty                            
-------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_data[1]
End-point    : cb_seqi/u_fm_FMbuffers_reg[1][504][1]/D

The global mapper estimates a slack for this path of 7247ps.
 
Cost Group 'cg_enable_group_clk' target slack:   154 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

       Pin                       Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)          <<<    launch                               0 R 
(proj.sdc_line_15)          ext delay                                
rst_n                (i)    in port              2348  0.0           
cb_parti125448/rst_n (i)
  g125609/A                                                          
  g125609/Y                 NAND2_X2A_A9TL         11 30.9           
  g125606/B                                                          
  g125606/Y                 OR2_X0P5M_A9TL          1  3.4           
cb_parti125448/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                          10000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(i) : Net is ideal.

The global mapper estimates a slack for this path of 7297ps.
 
              Distributing super-thread jobs: cb_seq_4997
                Sending 'cb_seq_4997' to server 'localhost_1_0'...
                  Sent 'cb_seq_4997' to server 'localhost_1_0'.
                Received 'cb_seq_4997' from server 'localhost_1_0'. (89009 ms elapsed)
              Distributing super-thread jobs: mult_unsigned_const_5136_5138
                Sending 'mult_unsigned_const_5136_5138' to server 'localhost_1_0'...
                  Sent 'mult_unsigned_const_5136_5138' to server 'localhost_1_0'.
                Received 'mult_unsigned_const_5136_5138' from server 'localhost_1_0'. (1383 ms elapsed)
              Distributing super-thread jobs: cb_part mult_unsigned_const_4951
                Sending 'cb_part' to server 'localhost_1_0'...
                  Sent 'cb_part' to server 'localhost_1_0'.
                Sending 'mult_unsigned_const_4951' to server 'localhost_1_1'...
                  Sent 'mult_unsigned_const_4951' to server 'localhost_1_1'.
                Received 'mult_unsigned_const_4951' from server 'localhost_1_1'. (3314 ms elapsed)
                Received 'cb_part' from server 'localhost_1_0'. (152682 ms elapsed)
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                       Type          Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                 launch                                          0 R 
(proj.sdc_line_15)          ext delay                           +2000    2000 R 
rst_n                (i)    in port              2348  0.0    0    +0    2000 R 
cb_parti125448/rst_n (i)
  g125609/A                                                        +0    2000   
  g125609/Y                 NAND2_X2A_A9TL         11 28.5  258  +148    2148 F 
  g125606/B                                                        +0    2148   
  g125606/Y                 OR2_X0P5M_A9TL          1  3.4   92  +222    2370 F 
cb_parti125448/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                      +0    2370   
  RC_CGIC_INST/CK           setup                             0  +229    2599 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                     10000 R 
                            uncertainty                           -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    7351ps 
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(i) : Net is ideal.

              Pin                         Type        Fanout Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)                           launch                                       0 R 
(proj.sdc_line_15_2_1)                ext delay                        +2000    2000 R 
in_data[0]                            in port              2  8.1   54   +16    2016 R 
cb_seqi/in_data[0] 
  g187505/A0                                                              +0    2016   
  g187505/Y                           AO21_X3M_A9TL       15 44.6  219  +208    2225 R 
  drc_bufs193771/A                                                        +0    2225   
  drc_bufs193771/Y                    INV_X3B_A9TL        16 60.2  320  +269    2494 F 
  drc_bufs193770/A                                                        +0    2494   
  drc_bufs193770/Y                    INV_X2M_A9TL        16 41.0  295  +292    2786 R 
  u_fm_FMbuffers_reg[0][5][0]/D  <<<  EDFFQ_X1M_A9TL                      +0    2786   
  u_fm_FMbuffers_reg[0][5][0]/CK      setup                          0  +200    2986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                  10000 R 
                                      uncertainty                        -50    9950 R 
---------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6964ps 
Start-point  : in_data[0]
End-point    : cb_seqi/u_fm_FMbuffers_reg[0][5][0]/D

         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                  launch                                         0 R 
cb_seqi
  u_fm_waddr_reg[6]/CK                                        0    +0       0 R 
  u_fm_waddr_reg[6]/QN       DFFRPQN_X2M_A9TL       7 25.6  191  +347     347 F 
  g192255/A                                                        +0     347   
  g192255/Y                  INV_X6M_A9TL          14 41.9  130  +134     481 R 
cb_seqi/g61965_in_2 
cb_parti125448/cb_seqi_g61965_in_2 
  g125643/C                                                        +0     481   
  g125643/Y                  AND4_X0P5M_A9TL        1  3.5  123  +203     684 R 
  g125627/D                                                        +0     684   
  g125627/Y                  AND4_X0P5M_A9TL        1  4.3  141  +218     902 R 
  g125617/A                                                        +0     902   
  g125617/Y                  NAND3_X2M_A9TL         9 20.9  258  +193    1095 F 
  g125608/AN                                                       +0    1095   
  g125608/Y                  NAND2B_X2M_A9TL        6 19.8  183  +263    1358 F 
cb_parti125448/RC_CG_HIER_INST1_enable 
g125451/A                                                          +0    1358   
g125451/Y                    INV_X1M_A9TL           1  4.9  110  +119    1477 R 
out_wait                <<<  interconnect                   110    +0    1477 R 
                             out port                              +0    1477 R 
(proj.sdc_line_17_33_1)      ext delay                          +2000    3477 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                    10000 R 
                             uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6473ps 
Start-point  : cb_seqi/u_fm_waddr_reg[6]/CK
End-point    : out_wait

                   Pin                                 Type          Fanout Load Slew Delay Arrival   
                                                                            (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                           0 R 
u_kmer_buffer
  cb_seqi
    kmer_buffer_reg[14]/CK                                                          0    +0       0 R 
    kmer_buffer_reg[14]/Q                        DFFRPQ_X2M_A9TL          8 28.6  208  +373     373 R 
  cb_seqi/out_kmer[7][0] 
u_kmer_buffer/out_kmer[7][0] 
u_hasher/kmer[14] 
  const_mul_27_13/A[14] 
    g7523/A                                                                              +0     373   
    g7523/Y                                      INV_X4M_A9TL             5 17.2   84   +90     463 F 
    g7499/A                                                                              +0     463   
    g7499/Y                                      NOR2_X2A_A9TL            2  7.9  145  +115     578 R 
    g7566/B0                                                                             +0     578   
    g7566/Y                                      AO21_X1M_A9TL            2  8.2  137  +180     758 R 
    g7361/A                                                                              +0     758   
    g7361/Y                                      XOR2_X1M_A9TL            1  5.7  242  +144     902 R 
    g7261/CI                                                                             +0     902   
    g7261/S                                      ADDF_X1P4M_A9TL          2 12.4  132  +368    1270 F 
    g7258/A                                                                              +0    1270   
    g7258/Y                                      INV_X3M_A9TL             1  7.9   68   +74    1344 R 
    g7222/A                                                                              +0    1344   
    g7222/Y                                      XOR2_X3M_A9TL            3  9.6  201   +96    1440 R 
    g7183/AN                                                                             +0    1440   
    g7183/Y                                      NOR2B_X4M_A9TL           2  8.3   93  +165    1604 R 
    g7167/A                                                                              +0    1604   
    g7167/Y                                      NOR2_X3M_A9TL            2  9.4   73   +74    1679 F 
    g7133/B                                                                              +0    1679   
    g7133/Y                                      NAND2_X3M_A9TL           2  9.9   94   +88    1767 R 
    g7099/B                                                                              +0    1767   
    g7099/Y                                      NOR2_X3B_A9TL            1  6.8   89   +92    1859 F 
    g7080/A                                                                              +0    1859   
    g7080/Y                                      OR4_X6M_A9TL             4 17.3   71  +136    1995 F 
    g2/A1                                                                                +0    1995   
    g2/Y                                         AO21_X2M_A9TL            2 10.2   72  +169    2164 F 
    g7053/B1                                                                             +0    2164   
    g7053/Y                                      AO1B2_X2M_A9TL           1  6.7   93  +140    2304 F 
    g7044/S0                                                                             +0    2304   
    g7044/Y                                      MXT2_X3M_A9TL           11 44.0  216  +244    2547 R 
  const_mul_27_13/Z[19] 
  const_mul_29_12/A[2] 
    g9423/A                                                                              +0    2547   
    g9423/Y                                      INV_X2M_A9TL             9 27.0  151  +153    2700 F 
    g9263/A1                                                                             +0    2700   
    g9263/Y                                      OAI211_X1M_A9TL          1  6.8  287  +243    2943 R 
    g9185/A                                                                              +0    2943   
    g9185/S                                      ADDF_X1M_A9TL            1  5.5  108  +368    3311 F 
    g9134/CI                                                                             +0    3311   
    g9134/S                                      ADDF_X1P4M_A9TR          2  6.1  129  +449    3761 R 
    g9125/B                                                                              +0    3761   
    g9125/Y                                      OR2_X0P5M_A9TL           3  8.7  240  +233    3994 R 
    g9106/B                                                                              +0    3994   
    g9106/Y                                      NAND2_X1A_A9TL           2  6.0  145  +154    4148 F 
    g9082/A1                                                                             +0    4148   
    g9082/Y                                      OA211_X0P7M_A9TL         3  8.7  146  +271    4418 F 
    g9019/A0                                                                             +0    4418   
    g9019/Y                                      OA211_X0P7M_A9TL         1  3.6   85  +226    4644 F 
    g9010/B0                                                                             +0    4644   
    g9010/Y                                      OA21_X1M_A9TL            5 13.6  152  +195    4840 F 
    g8976/B                                                                              +0    4840   
    g8976/Y                                      NOR2_X1P4A_A9TL          2  6.2  166  +152    4991 R 
    g8971/A                                                                              +0    4991   
    g8971/Y                                      INV_X1M_A9TL             1  3.7   73   +81    5072 F 
    g8968/A                                                                              +0    5072   
    g8968/Y                                      NAND2_X1B_A9TL           3  9.4  171  +113    5185 R 
    g8957/A1N                                                                            +0    5185   
    g8957/Y                                      OAI2XB1_X0P5M_A9TL       1  3.5  265  +267    5452 R 
    g8944/B                                                                              +0    5452   
    g8944/Y                                      XOR2_X0P7M_A9TL          1  3.8  249  +216    5669 R 
  const_mul_29_12/Z[22] 
  g83/A                                                                                  +0    5669   
  g83/Y                                          INV_X1M_A9TL             3  9.5  135  +146    5815 F 
  WALLACE_CSA_DUMMY_OP_groupi/in_0[3] 
    g1309/B                                                                              +0    5815   
    g1309/Y                                      NOR2_X1B_A9TL            3  8.5  274  +214    6029 R 
    g1287/B0                                                                             +0    6029   
    g1287/Y                                      AO21_X1M_A9TL            2  6.0  109  +207    6236 R 
    g1251/B                                                                              +0    6236   
    g1251/Y                                      OR2_X0P5M_A9TL           3  7.9  221  +216    6452 R 
    g1189/A1N                                                                            +0    6452   
    g1189/Y                                      OAI2XB1_X1M_A9TL         2  5.9  233  +270    6722 R 
    g1172/A1                                                                             +0    6722   
    g1172/Y                                      AOI22_X1M_A9TL           1  3.5  148  +150    6872 F 
    g1148/B0                                                                             +0    6872   
    g1148/Y                                      OA211_X0P7M_A9TL         4 11.7  182  +254    7126 F 
    g1144/A                                                                              +0    7126   
    g1144/Y                                      NOR3_X1M_A9TL            2  5.8  313  +246    7372 R 
    g1138/A1                                                                             +0    7372   
    g1138/Y                                      AO21B_X1M_A9TL           5 14.3  228  +295    7667 R 
    g1129/A1                                                                             +0    7667   
    g1129/Y                                      AO21_X1M_A9TL            4 11.8  184  +248    7915 R 
    g1122/B                                                                              +0    7915   
    g1122/Y                                      NAND2_X1M_A9TL           1  3.7  109  +105    8020 F 
    g1104/A1                                                                             +0    8020   
    g1104/Y                                      OA211_X0P7M_A9TL         2  7.1  127  +246    8266 F 
    g1313/A1                                                                             +0    8266   
    g1313/Y                                      OAI21_X1M_A9TL           2  6.8  248  +206    8473 R 
    g1097/A1N                                                                            +0    8473   
    g1097/Y                                      OAI2XB1_X1M_A9TL         1  6.8  256  +294    8767 R 
    g1096/A                                                                              +0    8767   
    g1096/CO                                     ADDF_X1M_A9TL            1  4.1   93  +238    9005 R 
    g1095/A                                                                              +0    9005   
    g1095/Y                                      XNOR3_X0P5M_A9TL         1  3.5  133  +193    9198 F 
  WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
u_hasher/signature[31] 
cb_seqi/u_hasher_signature[31] 
  g191607/B                                                                              +0    9198   
  g191607/Y                                      OR2_X0P5M_A9TL           1  3.4   90  +182    9380 F 
  u_sorter_new_pack_r_reg[signature][31]/B  <<<  A2DFFQ_X3M_A9TL                         +0    9380   
  u_sorter_new_pack_r_reg[signature][31]/CK      setup                              0  +146    9526 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                                      10000 R 
                                                 uncertainty                            -50    9950 R 
------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :     424ps 
Start-point  : u_kmer_buffer/cb_seqi/kmer_buffer_reg[14]/CK
End-point    : cb_seqi/u_sorter_new_pack_r_reg[signature][31]/B

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   38 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              198643        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                reg2reg               156      424             10000 
                reg2out               159     6473             10000 
                 in2reg               156     6964             10000 
    cg_enable_group_clk               154     7351             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 941.63 sec
          foreground process active time          : 128.44 sec
          background processes total active time  : 852.88 sec
          approximate speedup                     : 1.04X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  2  |        2743.1        |          2785.4           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |      1059.9 [1]      |        1102.4 [1]         |
| localhost_1_1 |      355.4 [2]       |          [2] [3]          |
+---------------+----------------------+---------------------------+
[1] Memory of child process is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.


Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  3738       41        100.0
Excluded from State Retention    3738       41        100.0
    - Will not convert           3738       41        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    3738       41        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 961, CPU_Time 922.5503079999994
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) |  54.7( 53.7) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:55(00:22:09) |  00:00:05(00:00:05) |   0.2(  0.2) |   10:59:07 (Aug13) |   1.75 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:07(00:22:21) |  00:00:12(00:00:12) |   0.6(  0.6) |   10:59:19 (Aug13) |   1.75 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:10(00:22:24) |  00:00:03(00:00:03) |   0.1(  0.1) |   10:59:22 (Aug13) |   1.75 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:33(00:38:25) |  00:15:22(00:16:01) |  44.4( 45.3) |   11:15:23 (Aug13) |   2.70 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_top/fv_map.fv.json' for netlist 'fv/proj_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 13, CPU_Time 11.705192999999781
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) |  54.4( 53.4) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:55(00:22:09) |  00:00:05(00:00:05) |   0.2(  0.2) |   10:59:07 (Aug13) |   1.75 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:07(00:22:21) |  00:00:12(00:00:12) |   0.6(  0.6) |   10:59:19 (Aug13) |   1.75 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:10(00:22:24) |  00:00:03(00:00:03) |   0.1(  0.1) |   10:59:22 (Aug13) |   1.75 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:33(00:38:25) |  00:15:22(00:16:01) |  44.1( 45.1) |   11:15:23 (Aug13) |   2.70 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:45(00:38:38) |  00:00:11(00:00:13) |   0.6(  0.6) |   11:15:36 (Aug13) |   2.70 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 2, CPU_Time 1.6809510000002774
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) |  54.3( 53.3) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:55(00:22:09) |  00:00:05(00:00:05) |   0.2(  0.2) |   10:59:07 (Aug13) |   1.75 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:07(00:22:21) |  00:00:12(00:00:12) |   0.6(  0.6) |   10:59:19 (Aug13) |   1.75 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:10(00:22:24) |  00:00:03(00:00:03) |   0.1(  0.1) |   10:59:22 (Aug13) |   1.75 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:33(00:38:25) |  00:15:22(00:16:01) |  44.1( 45.0) |   11:15:23 (Aug13) |   2.70 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:45(00:38:38) |  00:00:11(00:00:13) |   0.6(  0.6) |   11:15:36 (Aug13) |   2.70 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:46(00:38:40) |  00:00:01(00:00:02) |   0.1(  0.1) |   11:15:38 (Aug13) |   2.70 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_top ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 6 clock gate paths.

Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:proj_top
Clock-gating declone status
===========================
Total number of clock-gating instances before: 3
Total number of clock-gating instances after : 3
Time taken by ConstProp Step: 00:00:23
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 23, CPU_Time 24.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) |  53.7( 52.8) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:55(00:22:09) |  00:00:05(00:00:05) |   0.2(  0.2) |   10:59:07 (Aug13) |   1.75 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:07(00:22:21) |  00:00:12(00:00:12) |   0.6(  0.6) |   10:59:19 (Aug13) |   1.75 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:10(00:22:24) |  00:00:03(00:00:03) |   0.1(  0.1) |   10:59:22 (Aug13) |   1.75 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:33(00:38:25) |  00:15:22(00:16:01) |  43.6( 44.5) |   11:15:23 (Aug13) |   2.70 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:45(00:38:38) |  00:00:11(00:00:13) |   0.6(  0.6) |   11:15:36 (Aug13) |   2.70 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:46(00:38:40) |  00:00:01(00:00:02) |   0.1(  0.1) |   11:15:38 (Aug13) |   2.70 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:38:10(00:39:03) |  00:00:24(00:00:23) |   1.1(  1.1) |   11:16:01 (Aug13) |   2.74 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                195590        0         0     15933        0      234

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay               195590        0         0     15933        0      234

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                 195590        0         0     15933        0      234

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 10, CPU_Time 8.680449999999837
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) |  53.5( 52.5) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:55(00:22:09) |  00:00:05(00:00:05) |   0.2(  0.2) |   10:59:07 (Aug13) |   1.75 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:07(00:22:21) |  00:00:12(00:00:12) |   0.6(  0.6) |   10:59:19 (Aug13) |   1.75 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:10(00:22:24) |  00:00:03(00:00:03) |   0.1(  0.1) |   10:59:22 (Aug13) |   1.75 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:33(00:38:25) |  00:15:22(00:16:01) |  43.4( 44.3) |   11:15:23 (Aug13) |   2.70 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:45(00:38:38) |  00:00:11(00:00:13) |   0.6(  0.6) |   11:15:36 (Aug13) |   2.70 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:46(00:38:40) |  00:00:01(00:00:02) |   0.1(  0.1) |   11:15:38 (Aug13) |   2.70 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:38:10(00:39:03) |  00:00:24(00:00:23) |   1.1(  1.1) |   11:16:01 (Aug13) |   2.74 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:38:19(00:39:13) |  00:00:08(00:00:10) |   0.4(  0.5) |   11:16:11 (Aug13) |   2.74 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:53(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:40:03 (Aug13) |   1.14 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:50(00:22:04) |  00:18:57(00:18:59) |  53.5( 52.5) |   10:59:02 (Aug13) |   1.80 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:55(00:22:09) |  00:00:05(00:00:05) |   0.2(  0.2) |   10:59:07 (Aug13) |   1.75 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:07(00:22:21) |  00:00:12(00:00:12) |   0.6(  0.6) |   10:59:19 (Aug13) |   1.75 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:22:10(00:22:24) |  00:00:03(00:00:03) |   0.1(  0.1) |   10:59:22 (Aug13) |   1.75 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:33(00:38:25) |  00:15:22(00:16:01) |  43.4( 44.3) |   11:15:23 (Aug13) |   2.70 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:45(00:38:38) |  00:00:11(00:00:13) |   0.6(  0.6) |   11:15:36 (Aug13) |   2.70 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:46(00:38:40) |  00:00:01(00:00:02) |   0.1(  0.1) |   11:15:38 (Aug13) |   2.70 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:38:10(00:39:03) |  00:00:24(00:00:23) |   1.1(  1.1) |   11:16:01 (Aug13) |   2.74 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:38:19(00:39:13) |  00:00:08(00:00:10) |   0.4(  0.5) |   11:16:11 (Aug13) |   2.74 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:38:20(00:39:13) |  00:00:01(00:00:00) |   0.0(  0.0) |   11:16:11 (Aug13) |   2.74 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            2         -         -     70009    331913      1750
##>M:Pre Cleanup                        1         -         -     70009    331913      1750
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                     13         -         -     40156    125789      2699
##>M:Const Prop                         0       424         0     40156    125789      2699
##>M:Cleanup                           10       424         0     39746    124616      2738
##>M:MBCI                               0         -         -     39746    124616      2738
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             987
##>----------------------------------------------------------------------------------------
##>Total Elapsed                     1013
##>========================================================================================

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  1  |        2738.0        |          2785.4           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        1005.4        |          1102.4           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 13/08/2024 11:16
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_top' using 'low' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 6 clock gate paths.

Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:proj_top
Forcing hierarchical CG on for clock_gating declone -hier
Clock-gating declone status
===========================
Total number of clock-gating instances before: 3
Total number of clock-gating instances after : 3
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                195590        0         0     15933        0      234
-------------------------------------------------------------------------------
 const_prop               195590        0         0        95        0      234
 simp_cc_inputs           195510        0         0        95        0      234
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay               195510        0         0        95        0      234

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                         Message Text                                           |
----------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                   |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                          |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                               |
|         |        |      |All computed switching activities are removed.                                                  |
| POPT-96 |Info    |    2 |One or more cost groups were automatically created for clock gate enable paths.                 |
|         |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false. |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                   |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                       |
----------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_top.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_top.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_top.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:16:52 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

    Instance                          Module                        Cell Count  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------------------------------------------------------
proj_top                                                                 39711 124588.080 70922.092   195510.172 
  u_hasher      proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS        1261   4487.760  1996.886     6484.646 
  u_kmer_buffer proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32           51    237.960    46.271      284.231 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:16:54 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                          
       Gate         Instances     Area                         Library                      
--------------------------------------------------------------------------------------------
A2DFFQ_X0P5M_A9TL         607    4370.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X1M_A9TL             1       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X2M_A9TL            12      99.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X3M_A9TL            15     129.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X4M_A9TL            14     126.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDFH_X1M_A9TL              2      22.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDFH_X1P4M_A9TL            1      11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDFH_X2M_A9TL              3      35.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1M_A9TL             105     831.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1P4M_A9TL             6      56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1P4M_A9TR             1       9.360    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
ADDF_X2M_A9TL               1       9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TH               3      14.040    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL              58     271.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TR               6      28.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
ADDH_X1P4M_A9TL             6      34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X2M_A9TL               9      51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TL             1       1.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TR           220     396.000    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL             182     327.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1P4M_A9TL             2       5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1P4M_A9TR             1       2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL              64     161.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL              12      47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL              13      56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X6M_A9TL               8      48.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X8M_A9TL               1       7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X0P5M_A9TL             6      15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL            1045    2633.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TL               2       8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X3M_A9TL               1       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X4M_A9TL               1       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X6M_A9TL               3      30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TL             2       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TR             7      20.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND4_X1P4M_A9TL             1       6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X2M_A9TL               1       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL              7      17.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X2M_A9TL            294    1058.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X3M_A9TL              1       5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X4M_A9TL              2      12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X0P5M_A9TL            3       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL             22      55.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X2M_A9TL              2       7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X0P7M_A9TR             5      14.400    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL              32      92.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TR               1       2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AO21_X2M_A9TL               2       9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X3M_A9TL               2      13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO22_X0P7M_A9TR            80     259.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AO22_X1M_A9TL               3       9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X0P7M_A9TL        1826    4601.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL            52     131.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1P4M_A9TL           7      27.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X0P7M_A9TR          20      57.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21B_X1M_A9TL             2       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X2M_A9TL             1       4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TL            3       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TR          131     282.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL             91     196.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL              3      10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X4M_A9TL              1       6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TL         102     330.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TR        1899    6152.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL            25      81.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X2M_A9TL           503    2897.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X0P7M_A9TL          29     114.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X1M_A9TL            31     122.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X2M_A9TL             1       6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X0P5M_A9TL          336     846.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X0P7M_A9TL            2       5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL            245     617.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X0P7M_A9TR          1       2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL           78     224.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X0P7M_A9TL          138     347.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X1M_A9TL            197     496.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X0P5M_A9TL          350    1008.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X1M_A9TL            217     624.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL            48      69.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR             3       4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL              40      57.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1P2M_A9TL             1       2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2M_A9TL               5      12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2P5M_A9TL             1       2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X3M_A9TL               7      20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X4M_A9TL              11      43.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X5M_A9TL               2       9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X5M_A9TR               2       9.360    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X7P5M_A9TL             3      20.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1M_A9TH                1       1.440    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
BUF_X1P2B_A9TL              5       9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2M_A9TL               45      97.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X3M_A9TL               31      78.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X5M_A9TL                2       7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X6M_A9TL                2       8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X7P5M_A9TL              3      17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X9M_A9TL                2      12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X1M_A9TL            9      64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL            197     567.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL              4      21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL              59     212.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TR               1       3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
CGEN_X2M_A9TL               2       7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQ_X1M_A9TL             992    7499.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X2M_A9TL            1       8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X3M_A9TL            3      29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X1M_A9TL            25     216.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X2M_A9TL            12     108.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X3M_A9TL             6      56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X4M_A9TL             1      10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
EDFFQ_X1M_A9TL           2004   22364.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH              3       3.240    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TR              1       1.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL              1       1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL             34      36.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11B_A9TL               1       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL             106     610.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL               21      22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL             1298    1401.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL              151     217.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL             2482    3574.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TL               77     166.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL               50     108.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL               47     118.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL               77     221.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                5      18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL             80     345.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9M_A9TL                1       4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
LATNQ_X1M_A9TL             41     177.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X3M_A9TL                2      16.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL          239     774.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TR         4480   14515.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TL              5      18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X2M_A9TL              4      25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X3M_A9TL              2      15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TH            43     154.800    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL           367    1321.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1M_A9TL               6      25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1P4M_A9TL            15      75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1P4M_A9TR             2      10.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXT2_X2M_A9TL               1       6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X3M_A9TL               6      49.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X4M_A9TL               4      38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X6M_A9TL               1      10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X0P7M_A9TR           7      15.120    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL            54     116.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1P4M_A9TR           1       2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TL             7      20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X3M_A9TL             1       3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL          116     250.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TL            6      17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X3M_A9TL           14      55.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X4M_A9TL           16      74.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TL            9      61.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X0P7B_A9TL         4318    6217.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL           1561    2247.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL             89     128.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL           1286    1851.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TR              4       5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL            8      17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL             13      32.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2B_A9TL              2       5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TL              2       5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL              3      10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3M_A9TL              2       7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL              6      25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL              7      27.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X1M_A9TL             1       2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X1P4M_A9TL           2       7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X3M_A9TL             1       5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL          41     103.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X3M_A9TL           1       5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X4M_A9TL           1       6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X0P5A_A9TL          109     235.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X0P7M_A9TL            1       2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL            114     246.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL             41      88.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1P4M_A9TL            1       3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2A_A9TL              1       3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2M_A9TL              1       3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X3A_A9TL              1       4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X3M_A9TL              2       9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6A_A9TL              2      15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4B_X1M_A9TL             2       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL         19      54.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X0P5M_A9TL           36      90.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X0P7A_A9TL            1       2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL              4      10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1P4A_A9TL            1       3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X2A_A9TL              1       3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X2M_A9TL              1       3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X3A_A9TL              2      11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X3M_A9TL              1       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL             43      92.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X2M_A9TL             10      28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X3M_A9TL              4      14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X4M_A9TL              2       8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X6M_A9TL              4      27.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X0P5M_A9TL         791    1708.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL            35      75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL             3       8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL             3      10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X4M_A9TL             4      17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X6M_A9TL             2      12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X8M_A9TL             1       8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P5B_A9TL             2       2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P7B_A9TL            50      72.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL              59      84.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL              53      76.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL              34      48.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4A_A9TL            12      25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4M_A9TL             1       2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2A_A9TL             293     738.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2M_A9TL              10      25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TL               5      16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3B_A9TL               3       9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3M_A9TL               3       9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4A_A9TL               2       7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4B_A9TL               2       7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4M_A9TL               1       3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P7A_A9TL            33      71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P7M_A9TL             1       2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL             519    1121.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1P4M_A9TL             3       9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2A_A9TL              25      81.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TL               8      25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TH            1       3.240    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL          220     712.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TR            2       6.480    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA211_X1M_A9TL             14      65.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X2M_A9TL              8      46.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X3M_A9TL              2      15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X4M_A9TL              4      41.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X0P7M_A9TR             1       2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL               9      25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL              24      77.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X0P5M_A9TL          48     120.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X0P7M_A9TL           1       2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL           192     483.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1P4M_A9TL          30     118.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X2M_A9TL             7      30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X3M_A9TL             1       6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X0P7M_A9TL           1       2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X0P7M_A9TR           2       5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI21B_X1M_A9TL             5      14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X1P4M_A9TL           1       3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X0P5M_A9TL          222     479.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL             86     185.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X2M_A9TL              1       3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X3M_A9TL              3      14.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X0P5M_A9TL         200     648.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X0P7M_A9TL          13      42.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TL           161     521.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X2M_A9TL             1       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X0P7M_A9TL          12      47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X1M_A9TL           308    1219.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X0P5M_A9TL         4025   10143.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1M_A9TL             85     214.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X3M_A9TL              1       6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL         80     201.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TR          6      15.120    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P7M_A9TL          1       2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL          151     434.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1P4M_A9TL          6      21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X2M_A9TL            4      17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X4M_A9TL            1       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X0P5M_A9TL           89     224.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X0P7M_A9TL          560    1411.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1M_A9TL             28      70.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1P4M_A9TL            1       3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X2M_A9TL              8      34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL            187     336.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P7M_A9TL              2       4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                2       4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL              4      10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                3       9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X4M_A9TL                7      35.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X8M_A9TL                2      18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X0P5M_A9TL             23      57.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X1P4M_A9TL              2       7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X2M_A9TL                8      43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X3M_A9TL                1       6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TL                2       7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X2M_A9TL               10      57.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X3M_A9TL                1       6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X4M_A9TL                1       9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X6M_A9TL                1      13.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X8M_A9TL                1      16.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X0P7M_A9TL             35     163.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X1P4M_A9TL              8      54.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
PREICG_X0P5B_A9TR           3      19.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
SDFFQ_X1M_A9TL             44     427.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQ_X1M_A9TL            1      10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P5M_A9TL            7      22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL           44     142.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TR            4      12.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL             13      46.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X2M_A9TL             15      91.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X3M_A9TL              9      71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X4M_A9TL              4      40.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X0P5M_A9TL           24     146.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1M_A9TL             10      64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1P4M_A9TL            4      40.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X3M_A9TL              4      56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P5M_A9TL            11      35.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL            89     288.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TR             5      16.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL              27      97.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X2M_A9TL              52     318.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X3M_A9TL              89     704.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X4M_A9TL               8      80.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X0P5M_A9TL             7      42.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X1M_A9TL               9      58.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X1P4M_A9TL             1      10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X2M_A9TL               1      12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X3M_A9TL               6      84.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
--------------------------------------------------------------------------------------------
total                   39711  124588.080                                                   


                    Library                    Instances    Area    Instances % 
--------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c        51    176.760         0.1 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c     32764 102536.280        82.5 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c      6896  21875.040        17.4 

                                                         
            Type             Instances    Area    Area % 
---------------------------------------------------------
sequential                        3779  35640.360   28.6 
inverter                          4435   6857.280    5.5 
buffer                             214    483.480    0.4 
clock_gating_integrated_cell         3     19.440    0.0 
logic                            31280  81587.520   65.5 
physical_cells                       0      0.000    0.0 
---------------------------------------------------------
total                            39711 124588.080  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:16:56 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_top
  1 RC_CG_HIER_INST0 ( RC_CG_MOD ) 
  1 RC_CG_HIER_INST1 ( RC_CG_MOD_1 ) 
  1 RC_CG_HIER_INST2 ( RC_CG_MOD_2 ) 
  1 u_hasher ( proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32 ) 
  1 u_kmer_buffer ( proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32 ) 

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:16:58 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : proj_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
-----------------------------------------------------------------------------
             Category              Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------
 Total Clock Gating Instances           3  100.00                         -  
-----------------------------------------------------------------------------
 RC Clock Gating Instances              3  100.00                     47.66  
 Non-RC Clock Gating Instances          0    0.00                      0.00  
-----------------------------------------------------------------------------
 RC Gated Flip-flops                  307    8.21                     95.35  
 Non-RC Gated Flip-flops                0    0.00                      0.00  
-----------------------------------------------------------------------------
 Total Gated Flip-flops               307    8.21                         -  
 Total Ungated Flip-flops            3431   91.79                         -  
 Timing exception in enable logic    1271   37.04                         -  
 Enable signal is constant            105    3.06                         -  
 Register bank width too small       2055   59.90                         -  
-----------------------------------------------------------------------------
 Total Flip-flops                    3738  100.00                         -  
-----------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     3738       3738     307 (8.21%)  3431 (91.79%) 
---------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:17:19 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule (violation total = 95)
Pin                                                Slew           Max     Violation
-------------------------------------------------------------------------------------
u_hasher/const_mul_29_12_g9207__1666/C              375           350            25
  --> Other violations on net                               50
u_hasher/const_mul_29_12_g9226__1881/A              375           350            25
  --> Other violations on net                               50
u_hasher/const_mul_29_12_g9288/Y                    375           350            25
  --> Other violations on net                               50
u_hasher/const_mul_29_12_g9171__9315/B              360           350            10
  --> Other violations on net                               10
u_hasher/const_mul_29_12_g9303/Y                    360           350            10
  --> Other violations on net                               10


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 234.000)
Pin                                                Fanout           Max     Violation
---------------------------------------------------------------------------------------
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
g309593/Y                                          83.000        16.000        67.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
drc_bufs193879/Y                                   30.000        16.000        14.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][25]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][10]/Q           26.000        16.000        10.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][20]/Q           24.000        16.000         8.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][24]/Q           23.000        16.000         7.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][8]/Q            22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][11]/Q           22.000        16.000         6.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][12]/Q           21.000        16.000         5.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
u_sorter_new_pack_r_reg[signature][16]/Q           20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g125614/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g184358/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125550/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125572/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125563/Y                                          20.000        16.000         4.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125505/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125544/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125564/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125551/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125597/Y                                          19.000        16.000         3.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125640/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125511/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125504/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125497/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125483/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125476/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125468/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125660/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125652/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125522/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125628/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125613/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125604/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125588/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
g125580/Y                                          18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
u_sorter_new_pack_r_reg[signature][21]/Q           18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125526/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125540/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125533/Y                                          18.000        16.000         2.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125554/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125536/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125532/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125517/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125492/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
g125462/Y                                          17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][17]/Q           17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125589/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125581/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
g125539/Y                                          17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][22]/Q           17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125527/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125523/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125512/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125498/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125484/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125477/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125469/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
g125653/Y                                          17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][14]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][13]/Q           17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][9]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][7]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000
u_sorter_new_pack_r_reg[signature][2]/Q            17.000        16.000         1.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:17:19 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type        CellArea Percentage 
--------------------------------------
datapath modules      0.00       0.00 
external muxes        0.00       0.00 
others           124588.08     100.00 
--------------------------------------
total            124588.08     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:17:19 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


        Cost          Critical         Violating 
       Group         Path Slack  TNS     Paths   
-------------------------------------------------
cg_enable_group_clk      7351.6   0.0          0 
clk                    No paths   0.0            
default                No paths   0.0            
in2out                 No paths   0.0            
in2reg                   6964.4   0.0          0 
reg2out                  6517.6   0.0          0 
reg2reg                   253.6   0.0          0 
-------------------------------------------------
Total                             0.0          0 

Instance Count
--------------
Leaf Instance Count             39711 
Physical Instance count             0 
Sequential Instance Count        3782 
Combinational Instance Count    35929 
Hierarchical Instance Count         5 

Area
----
Cell Area                          124588.080
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    124588.080
Net Area                           70922.092
Total Area (Cell+Physical+Net)     195510.172

Max Fanout                         3434 (clk)
Min Fanout                         0 (n_31240)
Average Fanout                     2.9
Terms to net ratio                 3.9050
Terms to instance ratio            3.9076
Runtime                            2371.425299999998 seconds
Elapsed Runtime                    2435 seconds
Genus peak memory usage            6887.32 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_top.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_top.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 13/08/2024 11:17
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.db' for 'proj_top' (command execution time mm:ss cpu = 00:04, real = 00:05).
@file(genus_top.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_top' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top...
%# Begin write_design (08/13 11:17:31, mem=5370.86M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.mmmc.tcl has been written.
No loop breaker instances found (cdn_loop_breaker).
Finished SDC export (command execution time mm:ss (real) = 00:06).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_top' (command execution time mm:ss cpu = 00:07, real = 00:25).
.
%# End write_design (08/13 11:17:56, total cpu=08:00:07, real=08:00:25, peak res=2942.00M, current mem=5372.86M)
@file(genus_top.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_top.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317363.
        : The timing arc of the instance does not exist or is disabled by disable_timing or constant value. The delay information will not be generated for the instance. The instance could be a loop breaker or its inputs could be driven by constant
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317364.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317365.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317366.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317370.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317371.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317372.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317373.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317411.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317412.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317413.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g317414.
#@ End verbose source ../scripts/genus_top.tcl
@genus:root: 2> 

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 6161s, ST: 2562s, FG: 2152s, CPU: 5.8%}, MEM {curr: 5.2G, peak: 6.7G, phys curr: 2.7G, phys peak: 2.9G}, SYS {load: 0.3, cpu: 2, total: 7.5G, free: 2.1G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 6162s, ST: 2562s, FG: 2152s, CPU: 5.8%}, MEM {curr: 5.2G, peak: 6.7G, phys curr: 2.7G, phys peak: 2.9G}, SYS {load: 0.3, cpu: 2, total: 7.5G, free: 2.1G}
Abnormal exit.

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  1  |        1790.2        |          2942.0           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |                      |                           |
+---------------+----------------------+---------------------------+

