0.7
2020.2
Oct 14 2022
05:20:55
D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.sim/sim_1/synth/func/xsim/project_tb_func_synth.v,1676838551,verilog,,,,datapath;glbl;project_reti_logiche;serial_to_parallel_16;serial_to_parallel_2,,,,,,,,
D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sim_1/new/tb_example23.vhd,1676836948,vhdl,,,,project_tb,,,,,,,,
