Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3ff0935030a64c16856107269683ed6b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_2a_behav xil_defaultlib.sim_2a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache2a
Compiling module xil_defaultlib.main_memory
Compiling module xil_defaultlib.hierarchy_mem
Compiling module xil_defaultlib.sim_2a
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_2a_behav
