#RISC-V CPU CORE IN FOS
This Document introduced a RISC-V CPU family, whitch is used in FOS project.

#Contents

- [Over view](#user-cotent-0)

#Over view

<p  id="0">

By using open-source CPU ISA, and consult UCB's project rocket, we build a CPU family.

| **Name** |	**Description**		 	| **Develop Status** |
|----------|----------------------------|--------------------|
| SPORE    | 8-Bit RISC-V processor  	|not started         |
| SEED     | 32-Bit RISC-V processor 	|not started         |
| BEAN     | 64-Bit RISC-V processor 	|prepareing         |
| NUT      |128-Bit RISC-V processor 	|not started         |
| GRANADA  |multi-Core RISC-V processor |not started         |