From bb9e9dee8216672fcf711664467ee52c5ee317aa Mon Sep 17 00:00:00 2001
From: Dmitry Ilyin <dima@doty.ru>
Date: Sat, 4 Jul 2020 18:01:00 +0300
Subject: [PATCH 1/2] Add support for XM_XT25F64B-S flash

---
 drivers/mtd/spi-nor/spi-nor.c | 12 +++++++++---
 1 file changed, 9 insertions(+), 3 deletions(-)

diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index 638c9ca..f23441e 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -1041,8 +1041,9 @@ static const struct spi_nor_basic_flash_parameter micron_4k_params = {
 	.erase_types[1]		= SNOR_OP_ERASE_4K(SPINOR_OP_BE_4K),
 };
 
+
 static const struct spi_nor_basic_flash_parameter xtx_params = {
-	.rd_modes		= SNOR_RD_MODES,
+	.rd_modes		= SNOR_EON_RD_MODES,
 	.reads[SNOR_MIDX_SLOW]	= SNOR_OP_READ(0, 0, SPINOR_OP_READ),
 	.reads[SNOR_MIDX_1_1_1]	= SNOR_OP_READ(0, 8, SPINOR_OP_READ_FAST),
 	.reads[SNOR_MIDX_1_1_2]	= SNOR_OP_READ(0, 8, SPINOR_OP_READ_1_1_2),
@@ -1050,7 +1051,7 @@ static const struct spi_nor_basic_flash_parameter xtx_params = {
 	.reads[SNOR_MIDX_1_1_4]	= SNOR_OP_READ(0, 8, SPINOR_OP_READ_1_1_4),
 	.reads[SNOR_MIDX_1_4_4]	= SNOR_OP_READ(0, 24, SPINOR_OP_READ_1_4_4),
 
-	.wr_modes		= SNOR_WR_MODES,
+	.wr_modes		= SNOR_EON_WR_MODES,
 	.page_programs[SNOR_MIDX_1_1_1]	= SPINOR_OP_PP,
 	.page_programs[SNOR_MIDX_1_1_4]	= SPINOR_OP_PP_1_1_4,
 
@@ -2046,6 +2047,7 @@ static void hisi_get_spi_lock_info(struct spi_nor *nor, const struct flash_info
 		nor->level = hisi_bp_to_level(nor, info, BP_NUM_3);
 		break;
 	case SNOR_MFR_WINBOND:
+	case SNOR_MFR_XTX:
 		/* BP bit convert to lock level */
 		if (chipsize <= _16M)
 			nor->level = hisi_bp_to_level(nor, info, BP_NUM_3);
@@ -2442,8 +2444,10 @@ int spi_nor_scan(struct spi_nor *nor, const char *name,
 		/* If we were instantiated by DT, use it */
 		if (of_property_read_bool(np, "m25p,fast-read"))
 			modes->rd_modes |= SNOR_MODE_1_1_1;
-		else
+		else {
+			printk("@spi_nor_scan(), no \"m25p,fast-read\".\n");
 			modes->rd_modes &= ~SNOR_MODE_1_1_1;
+		}
 	} else {
 		/* If we weren't instantiated by DT, default to fast-read */
 		modes->rd_modes |= SNOR_MODE_1_1_1;
@@ -2453,6 +2457,8 @@ int spi_nor_scan(struct spi_nor *nor, const char *name,
 	if (info->flags & SPI_NOR_NO_FR)
 		modes->rd_modes &= ~SNOR_MODE_1_1_1;
 
+	printk("@spi_nor_scan(), modes->rd_modes:0x%x.\n", modes->rd_modes);
+
 	nor->program_opcode = SPINOR_OP_PP;
 
 	/*
-- 
2.27.0


From 9abe0b5031dd68fdff142a620a379ee74e4bf212 Mon Sep 17 00:00:00 2001
From: Dmitry Ilyin <dima@doty.ru>
Date: Sat, 4 Jul 2020 18:23:22 +0300
Subject: [PATCH 2/2] Add more XM-like debug

---
 drivers/mtd/spi-nor/spi-nor.c | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index f23441e..39d4545 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -1462,7 +1462,7 @@ static const struct flash_info spi_nor_ids[] = {
 	{ "xt25f128b", INFO(0x0b4018, 0, 64 * 1024,  256,
 		SPI_NOR_QUAD_READ), PARAMS(xtx), CLK_MHZ_2X(70) },
 
-	{ "xt25f64b", INFO(0x0b4017, 0, 64 * 1024,  128,
+	{ "xm_xt25f64b-s", INFO(0x0b4017, 0, 64 * 1024,  128,
 		SPI_NOR_QUAD_READ), PARAMS(xtx), CLK_MHZ_2X(70) },
 	{ },
 };
@@ -2208,7 +2208,7 @@ static int spi_nor_setup(struct spi_nor *nor, const struct flash_info *info,
 	 */
 	nor->erase_proto = SNOR_PROTO_1_1_1;
 
-	dev_dbg(nor->dev,
+	dev_info(nor->dev,
 		"(Fast) Read:  opcode=%02Xh, protocol=%03x, mode=%u, wait=%u\n",
 		nor->read_opcode, nor->read_proto,
 		read->num_mode_clocks, read->num_wait_states);
@@ -2500,6 +2500,8 @@ int spi_nor_scan(struct spi_nor *nor, const char *name,
 		return -EINVAL;
 	}
 
+	dev_info(dev, "nor->read_opcode[3: Read; 0B: Fast Read; 3B: Dual; BB: Dual IO"
+		"; 6B: Quad; EB: Quad IO]: 0x%x.\n", nor->read_opcode);
 	dev_info(dev, "%s (Chipsize %lld Mbytes, Blocksize %uKiB)\n",
 		info->name, (long long)mtd->size >> 20, mtd->erasesize / 1024);
 
-- 
2.27.0

