5 stage pipeline RISC CPU design in verilog. Runs on tiny fpga
