LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY VHDL IS 

	PORT(					
			a,b,c,d : IN STD_LOGIC;
			s: OUT STD_LOGIC
			);
			
 END VHDL;
 
 
 ARCHITECTURE func OF VHDL IS 
 
 
 BEGIN 
	s <= (a AND b) OR (c AND d);

 
 END func;
	