

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_11_2'
================================================================
* Date:           Wed Dec 20 21:42:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.132 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_2  |       37|       37|        36|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      87|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      13|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     524|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     524|     227|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_64_1_1_U231  |mux_32_64_1_1  |        0|   0|  0|  13|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  13|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_171_p2   |         +|   0|  0|  10|           2|           1|
    |ap_condition_665     |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_165_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln12_fu_193_p2   |       xor|   0|  0|  65|          64|          65|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  87|          70|          71|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_17    |   9|          2|    2|          4|
    |i_fu_54                  |   9|          2|    2|          4|
    |net_outputs_1_1_fu_62    |   9|          2|   64|        128|
    |net_outputs_1_2_fu_66    |   9|          2|   64|        128|
    |net_outputs_1_fu_58      |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  198|        396|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_17_reg_268                       |   2|   0|    2|          0|
    |i_fu_54                            |   2|   0|    2|          0|
    |icmp_ln11_reg_272                  |   1|   0|    1|          0|
    |net_outputs_1_1_fu_62              |  64|   0|   64|          0|
    |net_outputs_1_2_fu_66              |  64|   0|   64|          0|
    |net_outputs_1_fu_58                |  64|   0|   64|          0|
    |tmp_4_reg_286                      |  64|   0|   64|          0|
    |xor_ln12_reg_276                   |  64|   0|   64|          0|
    |i_17_reg_268                       |  64|  32|    2|          0|
    |icmp_ln11_reg_272                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 524|  64|  399|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_6784_p_din0          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_6784_p_din1          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_6784_p_dout0         |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_6784_p_ce            |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_6788_p_din0          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_6788_p_din1          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_6788_p_dout0         |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_6788_p_ce            |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_11_2|  return value|
|net_outputs_2_09            |   in|   64|     ap_none|                   net_outputs_2_09|        scalar|
|net_outputs_1_08            |   in|   64|     ap_none|                   net_outputs_1_08|        scalar|
|net_outputs_0_07            |   in|   64|     ap_none|                   net_outputs_0_07|        scalar|
|activations3_0_8_reload     |   in|   64|     ap_none|            activations3_0_8_reload|        scalar|
|activations3_1_8_reload     |   in|   64|     ap_none|            activations3_1_8_reload|        scalar|
|activations3_2_8_reload     |   in|   64|     ap_none|            activations3_2_8_reload|        scalar|
|sum_reload                  |   in|   64|     ap_none|                         sum_reload|        scalar|
|net_outputs_2_1_out         |  out|   64|      ap_vld|                net_outputs_2_1_out|       pointer|
|net_outputs_2_1_out_ap_vld  |  out|    1|      ap_vld|                net_outputs_2_1_out|       pointer|
|net_outputs_1_1_out         |  out|   64|      ap_vld|                net_outputs_1_1_out|       pointer|
|net_outputs_1_1_out_ap_vld  |  out|    1|      ap_vld|                net_outputs_1_1_out|       pointer|
|net_outputs_0_1_out         |  out|   64|      ap_vld|                net_outputs_0_1_out|       pointer|
|net_outputs_0_1_out_ap_vld  |  out|    1|      ap_vld|                net_outputs_0_1_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------+--------------+

