0.7
2020.2
Oct 14 2022
05:07:14
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/gates_sim/new/and_tb.vhd,1675610437,vhdl,,,,and_tb,,,,,,,,
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/gates_sim/new/nand_tb.vhd,1675611229,vhdl,,,,nand_tb,,,,,,,,
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/and_gate.vhd,1675605575,vhdl,/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/gates_sim/new/and_tb.vhd,,,and_gate,,,,,,,,
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/nand_gate.vhd,1675606153,vhdl,,,,nand_gate,,,,,,,,
