{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608625895740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608625895749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:31:35 2020 " "Processing started: Tue Dec 22 16:31:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608625895749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608625895749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off schmit -c schmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off schmit -c schmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608625895749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608625895971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608625895971 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 schmit.v(6) " "Verilog HDL Expression warning at schmit.v(6): truncated literal to match 1 bits" {  } { { "schmit.v" "" { Text "D:/verilog/schmit/schmit.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1608625904139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schmit.v 1 1 " "Found 1 design units, including 1 entities, in source file schmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 schmit " "Found entity 1: schmit" {  } { { "schmit.v" "" { Text "D:/verilog/schmit/schmit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608625904140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608625904140 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "high_level schmit.v(6) " "Verilog HDL error at schmit.v(6): value cannot be assigned to input \"high_level\"" {  } { { "schmit.v" "" { Text "D:/verilog/schmit/schmit.v" 6 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608625904141 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "low_level schmit.v(7) " "Verilog HDL error at schmit.v(7): value cannot be assigned to input \"low_level\"" {  } { { "schmit.v" "" { Text "D:/verilog/schmit/schmit.v" 7 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608625904141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "schmit " "Elaborating entity \"schmit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608625904166 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "high_level high_level schmit.v(6) " "Net \"high_level\" at schmit.v(6) is already driven by input port \"high_level\", and cannot be driven by another signal" {  } { { "schmit.v" "" { Text "D:/verilog/schmit/schmit.v" 6 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1608625904167 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "high_level schmit.v(2) " "\"high_level\" was declared at schmit.v(2)" {  } { { "schmit.v" "" { Text "D:/verilog/schmit/schmit.v" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608625904167 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "low_level low_level schmit.v(7) " "Net \"low_level\" at schmit.v(7) is already driven by input port \"low_level\", and cannot be driven by another signal" {  } { { "schmit.v" "" { Text "D:/verilog/schmit/schmit.v" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1608625904167 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "low_level schmit.v(2) " "\"low_level\" was declared at schmit.v(2)" {  } { { "schmit.v" "" { Text "D:/verilog/schmit/schmit.v" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608625904167 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608625904167 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608625904185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 22 16:31:44 2020 " "Processing ended: Tue Dec 22 16:31:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608625904185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608625904185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608625904185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608625904185 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608625904789 ""}
