// Seed: 732077741
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output wire id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    input supply0 id_9
);
  wire  id_11;
  logic id_12;
  ;
  wire id_13, id_14;
  wire id_15;
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_17 = 32'd2
) (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3,
    output wor id_4,
    input wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    input tri0 id_11,
    input wor id_12,
    output tri id_13,
    input tri id_14,
    input uwire id_15,
    output tri1 id_16,
    input wor _id_17,
    input wand id_18,
    inout tri0 id_19,
    output tri0 id_20,
    output wand id_21
);
  wire id_23;
  logic [-1 : id_17] id_24;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_13,
      id_21,
      id_11,
      id_20,
      id_14,
      id_2,
      id_2,
      id_9
  );
  assign modCall_1.id_7 = 0;
endmodule
