#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008c7710 .scope module, "transmit_testBench" "transmit_testBench" 2 7;
 .timescale 0 0;
v008d0d00_0 .net "clk", 0 0, v011db630_0;  1 drivers
v008d0f10_0 .net "data_in", 7 0, v008c6498_0;  1 drivers
v008d1018_0 .net "data_out", 0 0, L_00909a00;  1 drivers
v008d0bf8_0 .net "enable", 0 0, v008d6460_0;  1 drivers
v008d0c50_0 .net "finish", 0 0, v008d03e8_0;  1 drivers
v008d0d58_0 .net "load", 0 0, v008d6510_0;  1 drivers
v008d1070_0 .net "reset", 0 0, v008d6568_0;  1 drivers
S_008c77e0 .scope module, "aTester" "transmit_Tester" 2 17, 2 29 0, S_008c7710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_in"
    .port_info 1 /OUTPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "load"
    .port_info 5 /INPUT 1 "data_out"
    .port_info 6 /INPUT 1 "finish"
P_008c7388 .param/l "stimDelay" 0 2 34, +C4<00000000000000000000000000010100>;
v011db630_0 .var "clk", 0 0;
v008c6498_0 .var "data_in", 7 0;
v008dbcc0_0 .net "data_out", 0 0, L_00909a00;  alias, 1 drivers
v008d6460_0 .var "enable", 0 0;
v008d64b8_0 .net "finish", 0 0, v008d03e8_0;  alias, 1 drivers
v008d6510_0 .var "load", 0 0;
v008d6568_0 .var "reset", 0 0;
E_008c7108 .event posedge, v011db630_0;
S_008d7c68 .scope module, "tx" "transmit" 2 14, 3 1 0, S_008c7710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /OUTPUT 1 "data_out"
    .port_info 6 /OUTPUT 1 "finish"
v008cffc8_0 .net "clk", 0 0, v011db630_0;  alias, 1 drivers
v008d0020_0 .net "data", 0 0, L_008d4078;  1 drivers
v008d09e8_0 .net "data_in", 7 0, v008c6498_0;  alias, 1 drivers
v008d08e0_0 .net "data_out", 0 0, L_00909a00;  alias, 1 drivers
v008d0eb8_0 .net "enable", 0 0, v008d6460_0;  alias, 1 drivers
v008d0780_0 .net "finish", 0 0, v008d03e8_0;  alias, 1 drivers
v008d0db0_0 .net "load", 0 0, v008d6510_0;  alias, 1 drivers
v008d10c8_0 .net "reset", 0 0, v008d6568_0;  alias, 1 drivers
v008d07d8_0 .net "sr_clk", 0 0, v008d0440_0;  1 drivers
v008d0a40_0 .net "state", 3 0, v008d0338_0;  1 drivers
S_008d7d38 .scope module, "b" "buffer" 3 15, 4 1 0, S_008d7c68;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data_in"
    .port_info 3 /OUTPUT 1 "data_out"
L_00909a00 .functor BUFZ 1, v011dec98_0, C4<0>, C4<0>, C4<0>;
v011deb90_0 .net "clk", 0 0, v011db630_0;  alias, 1 drivers
v011debe8_0 .net "data_in", 0 0, L_008d4078;  alias, 1 drivers
v011dec40_0 .net "data_out", 0 0, L_00909a00;  alias, 1 drivers
v011dec98_0 .var "q", 0 0;
v008d00d0_0 .net "reset", 0 0, v008d6568_0;  alias, 1 drivers
S_008d37e8 .scope module, "bic" "BIC" 3 13, 5 1 0, S_008d7c68;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sr_clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "finish"
    .port_info 5 /OUTPUT 4 "state"
v008d0548_0 .net "clk", 0 0, v011db630_0;  alias, 1 drivers
v008d0128_0 .net "enable", 0 0, v008d6460_0;  alias, 1 drivers
v008d03e8_0 .var "finish", 0 0;
v008d01d8_0 .net "reset", 0 0, v008d6568_0;  alias, 1 drivers
v008d05f8_0 .net "sr_clk", 0 0, v008d0440_0;  alias, 1 drivers
v008d0338_0 .var "state", 3 0;
S_008d38b8 .scope module, "bsc" "BSC" 3 12, 6 1 0, S_008d7c68;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "sr_clk"
v008d0078_0 .net "clk", 0 0, v011db630_0;  alias, 1 drivers
v008d0230_0 .net "enable", 0 0, v008d6460_0;  alias, 1 drivers
v008d0390_0 .net "reset", 0 0, v008d6568_0;  alias, 1 drivers
v008d0440_0 .var "sr_clk", 0 0;
v008d0180_0 .var "state", 3 0;
S_011dbe68 .scope module, "piso" "PISO" 3 14, 7 1 0, S_008d7c68;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sr_clk"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 8 "data_in"
    .port_info 4 /OUTPUT 1 "data_out"
    .port_info 5 /INPUT 1 "load"
L_008d4078 .functor BUFZ 1, v008d02e0_0, C4<0>, C4<0>, C4<0>;
v008cff18_0 .var "Q_out", 9 0;
v008d02e0_0 .var "bitStream", 0 0;
v008d0288_0 .net "clk", 0 0, v011db630_0;  alias, 1 drivers
v008d05a0_0 .net "data_in", 7 0, v008c6498_0;  alias, 1 drivers
v008d0498_0 .net "data_out", 0 0, L_008d4078;  alias, 1 drivers
v008d04f0_0 .net "load", 0 0, v008d6510_0;  alias, 1 drivers
v008cfec0_0 .net "reset", 0 0, v008d6568_0;  alias, 1 drivers
v008cff70_0 .net "sr_clk", 0 0, v008d0440_0;  alias, 1 drivers
    .scope S_008d38b8;
T_0 ;
    %wait E_008c7108;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008d0440_0, 0;
    %load/vec4 v008d0390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v008d0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008d0440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v008d0230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v008d0180_0;
    %addi 1, 0, 4;
    %assign/vec4 v008d0180_0, 0;
    %load/vec4 v008d0180_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008d0440_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_008d37e8;
T_1 ;
    %wait E_008c7108;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008d03e8_0, 0;
    %load/vec4 v008d01d8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v008d0338_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008d03e8_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v008d0128_0;
    %load/vec4 v008d05f8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v008d0338_0;
    %addi 1, 0, 4;
    %assign/vec4 v008d0338_0, 0;
    %load/vec4 v008d0338_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008d03e8_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_011dbe68;
T_2 ;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v008cff18_0, 0, 10;
    %end;
    .thread T_2;
    .scope S_011dbe68;
T_3 ;
    %wait E_008c7108;
    %load/vec4 v008cfec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 512, 0, 10;
    %assign/vec4 v008cff18_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v008cff70_0;
    %load/vec4 v008d04f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v008d05a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v008cff18_0, 4, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v008cff70_0;
    %load/vec4 v008d04f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v008cff18_0;
    %parti/s 1, 9, 5;
    %store/vec4 v008d02e0_0, 0, 1;
    %load/vec4 v008cff18_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
    %load/vec4 v008cff18_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
    %load/vec4 v008cff18_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
    %load/vec4 v008cff18_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
    %load/vec4 v008cff18_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
    %load/vec4 v008cff18_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
    %load/vec4 v008cff18_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
    %load/vec4 v008cff18_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
    %load/vec4 v008cff18_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v008cff18_0, 4, 5;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_008d7d38;
T_4 ;
    %wait E_008c7108;
    %load/vec4 v008d00d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v011dec98_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v011debe8_0;
    %assign/vec4 v011dec98_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_008c77e0;
T_5 ;
    %delay 10, 0;
    %load/vec4 v011db630_0;
    %inv;
    %store/vec4 v011db630_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_008c77e0;
T_6 ;
    %vpi_call 2 42 "$monitor", "\011 %b ", v008dbcc0_0, v008d64b8_0, $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v011db630_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_008c77e0;
T_7 ;
    %wait E_008c7108;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008d6568_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008d6568_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008d6460_0, 0;
    %pushi/vec4 42, 0, 8;
    %assign/vec4 v008c6498_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008d6568_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008d6460_0, 0;
    %pushi/vec4 42, 0, 8;
    %assign/vec4 v008c6498_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d6510_0, 0, 1;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d6510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d6510_0, 0, 1;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %delay 640, 0;
    %vpi_call 2 80 "$stop" {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_008c7710;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "transmit.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001, S_008d7c68 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "transmit_testBench.v";
    "./transmit.v";
    "./buffer.v";
    "./BIC.v";
    "./BSC.v";
    "./PISO.v";
