route {
  driver {
    cell: "pt_input_flop_34"
    port: "Q"
  }
  sink {
    cell: "hbram_RWDS_IN_LO[1]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_33"
    port: "Q"
  }
  sink {
    cell: "hbram_RWDS_IN_HI[0]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_31"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[0]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_30"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[1]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_29"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[2]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_24"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[7]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_8"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[7]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_18"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[13]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_11"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[4]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_14"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[1]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_32"
    port: "Q"
  }
  sink {
    cell: "hbram_RWDS_IN_HI[1]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_22"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[9]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_7"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[8]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_13"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[2]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_10"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[5]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_35"
    port: "Q"
  }
  sink {
    cell: "hbram_RWDS_IN_LO[0]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_9"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[6]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_26"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[5]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_3"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[12]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_4"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[11]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_2"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[13]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_1"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[14]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_6"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[9]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_0"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[15]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_28"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[3]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_17"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[14]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_5"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[10]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_25"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[6]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_15"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[0]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_16"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[15]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_12"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_HI[3]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_19"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[12]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_20"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[11]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_21"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[10]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_23"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[8]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "pt_input_flop_27"
    port: "Q"
  }
  sink {
    cell: "hbram_DQ_IN_LO[4]"
    port: "IN"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~158~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_191"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~158~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_207"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~158~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_223"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~151~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_190"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~151~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_206"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~151~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_222"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~59~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_184"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~59~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_200"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~59~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_216"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~58~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_183"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~58~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_199"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~58~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_215"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~50~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_181"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~50~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_197"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~50~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_213"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~167~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_194"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~167~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_210"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~167~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_226"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~27~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_180"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~27~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_196"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~27~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_212"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~26~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_179"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~26~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_195"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~26~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_211"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~122~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_178"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~159~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_192"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~159~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_208"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~159~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_224"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk90~CLKOUT~83~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_176"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk90~CLKOUT~83~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_177"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_129"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_133"
    port: "CLK"
  }
  delay: -720
  delay_min: -125
  delay_max: -720
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_164"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_165"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_166"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_167"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_168"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_169"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_170"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_171"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_172"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~152"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_173"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_128"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_132"
    port: "CLK"
  }
  delay: -720
  delay_min: -125
  delay_max: -720
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_154"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_155"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_156"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_157"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_158"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_159"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_160"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_161"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_162"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~135"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_163"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_127"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_131"
    port: "CLK"
  }
  delay: -720
  delay_min: -125
  delay_max: -720
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_144"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_145"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_146"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_147"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_148"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_149"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_150"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_151"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_152"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~102"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_153"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~140~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_24"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~140~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_8"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~66~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_185"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~66~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_201"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~66~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_217"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~65~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_23"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~65~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_7"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~148~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_10"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~148~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_26"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~64~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_22"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~64~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_6"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk90~CLKOUT~75~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_174"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk90~CLKOUT~75~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_175"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~114"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_81"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~114"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_82"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~114"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_83"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~114"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_84"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~114"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_85"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~114"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_86"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~114"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_87"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~114"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_88"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~114"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_89"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~156~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_12"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~156~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_28"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~131~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_228"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~131~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_230"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~131~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_232"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~49~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_19"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~49~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_3"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~48~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_18"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~48~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_2"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~131"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_108"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~131"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_109"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~131"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_110"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~131"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_111"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~131"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_112"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~131"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_113"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~131"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_114"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~131"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_115"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~131"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_116"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~25~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_1"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~25~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_17"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~149~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_11"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~149~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_27"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~74~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_227"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~74~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_229"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~74~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_231"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~166~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_193"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~166~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_209"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~166~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_225"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~157~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_13"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~157~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_29"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~142~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_187"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~142~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_203"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~142~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_219"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~141~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_25"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~141~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_9"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~57~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_21"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~57~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_5"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~129~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_33"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~129~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_35"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~143"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_100"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~143"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_101"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~143"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_102"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~143"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_103"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~143"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_104"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~143"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_105"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~143"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_106"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~143"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_107"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~143"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_99"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~24~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_0"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~24~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_16"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~164~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_14"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~164~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_30"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~165~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_15"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~165~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_31"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~51~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_182"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~51~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_198"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~51~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_214"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~72~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_32"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~72~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_34"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~143~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_188"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~143~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_204"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~143~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_220"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~228"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_45"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~228"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_46"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~228"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_47"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~228"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_48"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~228"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_49"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~228"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_50"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~228"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_51"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~228"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_52"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~228"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_53"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~211"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_36"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~211"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_37"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~211"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_38"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~211"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_39"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~211"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_40"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~211"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_41"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~211"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_42"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~211"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_43"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~211"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_44"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~185"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_63"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~185"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_64"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~185"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_65"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~185"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_66"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~185"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_67"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~185"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_68"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~185"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_69"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~185"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_70"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~185"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_71"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~56~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_20"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk_Cal~CLKOUT~56~322"
    port: "OUT"
  }
  sink {
    cell: "pt_input_flop_4"
    port: "CLK"
  }
  delay: 714
  delay_min: 576
  delay_max: 714
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~175"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_54"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~175"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_55"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~175"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_56"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~175"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_57"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~175"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_58"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~175"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_59"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~175"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_60"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~175"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_61"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~175"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_62"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~199"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_72"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~199"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_73"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~199"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_74"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~199"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_75"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~199"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_76"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~199"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_77"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~199"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_78"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~199"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_79"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~1~199"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_80"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~99"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_117"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~99"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_118"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~99"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_119"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~99"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_120"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~99"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_121"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~99"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_122"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~99"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_123"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~99"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_124"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~99"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_125"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~150~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_189"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~150~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_205"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~150~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_221"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~67~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_186"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~67~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_202"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbramClk~CLKOUT~67~322"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_218"
    port: "CLK"
  }
  delay: -563
  delay_min: -160
  delay_max: -563
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~154"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_90"
    port: "CLK"
  }
  delay: -615
  delay_min: -160
  delay_max: -615
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~154"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_91"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~154"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_92"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~154"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_93"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~154"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_94"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~154"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_95"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~154"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_96"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~154"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_97"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_byteclk_i~CLKOUT~218~154"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_98"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_126"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_130"
    port: "CLK"
  }
  delay: -720
  delay_min: -125
  delay_max: -720
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_134"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_135"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_136"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_137"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_138"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_139"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_140"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_141"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_142"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_pixel~CLKOUT~1~119"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_143"
    port: "CLK"
  }
  delay: -678
  delay_min: -160
  delay_max: -678
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_RWDS_OE[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_231"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_RWDS_OUT_LO[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_230"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_RWDS_OUT_LO[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_229"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_RWDS_OUT_HI[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_227"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_226"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_224"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_223"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[8]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_218"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[10]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_216"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[12]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_214"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[13]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_213"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[14]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_212"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_210"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_208"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_206"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_204"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[9]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_201"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[13]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_197"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_192"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_191"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_188"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_187"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[9]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_185"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[10]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_184"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_220"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[11]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_183"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_RWDS_OE[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_232"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[12]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_182"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_225"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_CS_N"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_178"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_CK_N_LO"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_177"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_CK_N_HI"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_176"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_169"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_167"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_166"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[8]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_165"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[10]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_200"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_190"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_163"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd0_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_92"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txc_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_83"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[8]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_135"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[8]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_155"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd0_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_90"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[15]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_195"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_148"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[14]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_196"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txc_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_87"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd3_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_125"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txc_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_85"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd2_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_111"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txc_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_82"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_171"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd3_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_78"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[11]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_215"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_139"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[9]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_164"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd0_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_91"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_221"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd3_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_77"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txc_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_81"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txc_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_41"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[9]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_134"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txc_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_86"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[15]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_211"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd2_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_70"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd2_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_68"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd2_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_66"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd2_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_65"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[11]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_199"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd0_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_47"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[14]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_180"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd0_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_93"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_oe"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_126"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[8]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_186"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd0_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_53"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd1_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_105"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_oe"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_127"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd0_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_45"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_168"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd2_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_114"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_193"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd3_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_118"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txc_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_43"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd1_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_62"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_157"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_203"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txc_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_42"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd1_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_58"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txc_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_40"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_142"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd1_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_106"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txc_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_39"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txc_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_84"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txc_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_38"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd1_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_103"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd3_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_74"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_oe"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_128"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd2_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_71"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd0_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_94"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txc_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_36"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_209"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_CK_P_LO"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_175"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd0_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_49"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd3_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_76"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd2_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_63"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd0_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_52"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd3_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_72"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd1_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_57"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[13]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_181"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd1_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_54"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[15]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_179"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_143"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_207"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txc_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_88"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[8]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_202"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd1_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_59"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd3_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_79"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txc_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_44"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd1_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_60"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd1_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_56"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd1_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_99"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_170"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd0_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_48"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd1_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_61"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd2_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_116"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd3_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_122"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd3_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_80"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_205"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd3_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_75"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd0_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_95"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_156"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_150"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd0_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_97"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd0_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_96"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd0_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_98"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_172"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd2_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_115"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_147"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd1_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_100"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd3_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_123"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd1_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_101"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_138"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txc_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_37"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd1_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_102"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd1_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_104"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd1_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_107"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_136"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_159"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_LO[12]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_198"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_141"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd2_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_109"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_219"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd0_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_46"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd2_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_110"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd2_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_108"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd2_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_113"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_137"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd3_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_117"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd3_hs_o[6]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_119"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd3_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_121"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd3_hs_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_124"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_oe"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_129"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_130"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_131"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_194"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd3_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_73"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txc_hs_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_89"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[8]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_145"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_RWDS_OUT_HI[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_228"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_151"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_132"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_rst_o"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_133"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd2_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_67"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd2_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_69"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txc_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_140"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd0_hs_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_51"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd3_hs_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_120"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[9]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_144"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd1_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_55"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_146"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "csi_txd2_hs_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_112"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[9]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_154"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd0_hs_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_50"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_152"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_149"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd0_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_153"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[4]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_222"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_158"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OUT_HI[5]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_189"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[3]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_160"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[2]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_161"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_DQ_OE[9]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_217"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hbram_CK_P_HI"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_174"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd2_o[0]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_173"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "dsi_txd2_hs_o[7]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_64"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
route {
  driver {
    cell: "hdmi_txd1_o[1]"
    port: "OUT"
  }
  sink {
    cell: "pt_output_flop_162"
    port: "D"
  }
  delay: 0
  delay_min: 0
  delay_max: 0
  type: FIXED_NET_DELAY
}
