#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  8 19:56:51 2024
# Process ID: 16212
# Current directory: e:/Documents/xilinx_project/axi_10g_ethernet_0_ex
# Command line: vivado.exe -notrace -source e:/Documents/xilinx_project/XCKU060-2FFVA1156I/XCKU060-2FFVA1156I.srcs/sources_1/ip/axi_10g_ethernet_0/axi_10g_ethernet_0_ex.tcl
# Log file: e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/vivado.log
# Journal file: e:/Documents/xilinx_project/axi_10g_ethernet_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/Documents/xilinx_project/XCKU060-2FFVA1156I/XCKU060-2FFVA1156I.srcs/sources_1/ip/axi_10g_ethernet_0/axi_10g_ethernet_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/APPs/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 880.246 ; gain = 203.547
INFO: [open_example_project] Loading IP Catalog...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Documents/GitHub/Ethernet/ip_repo'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/configure_gt.tcl'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/bd_efdb_0_prtad_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/bd_efdb_0_dcm_locked_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xsim/bd_efdb_0_pma_pmd_type_driver_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/configure_gt.tcl'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/bd_efdb_0_prtad_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/bd_efdb_0_dcm_locked_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/modelsim/bd_efdb_0_pma_pmd_type_driver_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/configure_gt.tcl'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/bd_efdb_0_prtad_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/bd_efdb_0_dcm_locked_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/questa/bd_efdb_0_pma_pmd_type_driver_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/configure_gt.tcl'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/bd_efdb_0_prtad_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/bd_efdb_0_dcm_locked_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/ies/bd_efdb_0_pma_pmd_type_driver_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/configure_gt.tcl'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/bd_efdb_0_prtad_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/bd_efdb_0_dcm_locked_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/vcs/bd_efdb_0_pma_pmd_type_driver_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/configure_gt.tcl'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/bd_efdb_0_prtad_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/bd_efdb_0_dcm_locked_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/riviera/bd_efdb_0_pma_pmd_type_driver_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/configure_gt.tcl'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/bd_efdb_0_prtad_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/bd_efdb_0_dcm_locked_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/activehdl/bd_efdb_0_pma_pmd_type_driver_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xcelium/axi_10g_ethernet_0.sh'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xcelium/configure_gt.tcl'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xcelium/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xcelium/bd_efdb_0_prtad_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xcelium/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xcelium/bd_efdb_0_dcm_locked_driver_0.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xcelium/xlconstant_v1_1_6.h'
INFO: [SIM-utils-43] Exported 'E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.ip_user_files/sim_scripts/axi_10g_ethernet_0/xcelium/bd_efdb_0_pma_pmd_type_driver_0.h'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/APPs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_10g_ethernet_0_demo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj axi_10g_ethernet_0_demo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/ten_gig_eth_mac_v15_1_1/hdl/bd_efdb_0_xmac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_2/sim/bd_efdb_0_prtad_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_prtad_driver_0
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_3/sim/bd_efdb_0_dcm_locked_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_dcm_locked_driver_0
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_4/sim/bd_efdb_0_pma_pmd_type_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_pma_pmd_type_driver_0
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/sim/bd_efdb_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/sim/axi_10g_ethernet_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_address_swap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_address_swap
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_axi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_axi_lite_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_lite_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_axi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_axi_pat_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_pat_check
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_axi_pat_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_pat_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_clocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_clocking
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_example_design
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_fifo_block
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_fifo_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_fifo_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_gen_check_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_gen_check_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_sync_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_sync_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_xgmac_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_xgmac_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_typ_axi_10g_ethernet_0
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_demo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1103.199 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.sim/sim_1/behav/xsim'
"xelab -wto 2e6bea84743140ee8b6f6461b6dbf8f8 --incr --debug typical --relax --mt 2 -L ten_gig_eth_mac_v15_1_7 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L xlconstant_v1_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_10g_ethernet_0_demo_tb_behav xil_defaultlib.axi_10g_ethernet_0_demo_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/APPs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e6bea84743140ee8b6f6461b6dbf8f8 --incr --debug typical --relax --mt 2 -L ten_gig_eth_mac_v15_1_7 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L xlconstant_v1_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_10g_ethernet_0_demo_tb_behav xil_defaultlib.axi_10g_ethernet_0_demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v Line: 757 : Sensitivity on input argument "d1" of task "rx_stimulus_send_column" may never get triggered.
WARNING: [XSIM 43-4328] File: e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v Line: 758 : Sensitivity on input argument "c1" of task "rx_stimulus_send_column" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frame_typ_axi_10g_ethernet_0
Compiling module xil_defaultlib.axi_10g_ethernet_0_sync_block
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.bd_efdb_0_dcm_locked_driver_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.bd_efdb_0_pma_pmd_type_driver_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.bd_efdb_0_prtad_driver_0
Compiling module xil_defaultlib.bd_efdb_0_xmac_0_block
Compiling module xil_defaultlib.bd_efdb_0_xmac_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_common_wrapp...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_common(WRAPP...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_ff_synchronizer...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_ff_synchronizer...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_shared_clock_an...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_sim_speedup_con...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_ff_synchronizer...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_local_clock_and...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_cable_pull_logi...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_gthe3_channe...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_gtwizard_gth...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt_gtwizard_top...
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_gt
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_block
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0_support
Compiling module xil_defaultlib.bd_efdb_0_xpcs_0
Compiling module xil_defaultlib.bd_efdb_0
Compiling module xil_defaultlib.axi_10g_ethernet_0
Compiling module xil_defaultlib.axi_10g_ethernet_0_sync_reset
Compiling module xil_defaultlib.axi_10g_ethernet_0_fifo_ram(ADDR...
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_fifo(FIFO...
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_fifo(FIFO...
Compiling module xil_defaultlib.axi_10g_ethernet_0_xgmac_fifo(TX...
Compiling module xil_defaultlib.axi_10g_ethernet_0_fifo_block
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=3.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=3.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.axi_10g_ethernet_0_clocking
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_lite_sm
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_pat_gen
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_mux
Compiling module xil_defaultlib.axi_10g_ethernet_0_address_swap
Compiling module xil_defaultlib.axi_10g_ethernet_0_axi_pat_check
Compiling module xil_defaultlib.axi_10g_ethernet_0_gen_check_wra...
Compiling module xil_defaultlib.axi_10g_ethernet_0_example_desig...
Compiling module xil_defaultlib.axi_10g_ethernet_0_demo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_10g_ethernet_0_demo_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.sim/sim_1/behav/xsim/xsim.dir/axi_10g_ethernet_0_demo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  8 19:59:08 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1103.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi_10g_ethernet_0_demo_tb_behav -key {Behavioral:sim_1:Functional:axi_10g_ethernet_0_demo_tb} -tclbatch {axi_10g_ethernet_0_demo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source axi_10g_ethernet_0_demo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Resetting the core...
DUT frame stimulus is from the testbench
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi_10g_ethernet_0_demo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.035 ; gain = 70.836
run 100 us
** Note: Setting MDC Frequency to 10.4MHZ....
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Specified PCS control register address for 10GBASE-R
** Note: Set BASE-R control into PCS default
** Note: Read PCS control
** Note: Specified status register 1 address for 10GBASE-R
** Note: Reading status register 
** Note: MDIO_POLL_CHECK
            61325533 PCS MDIO REG32 Accessed After MDIO Address Operation
** Note: CONFIG_DONE, BASE-R is in lock
Receiver: frame inserted into Serial interface
Receiver: frame inserted into Serial interface
Receiver: frame inserted into Serial interface
Receiver: frame inserted into Serial interface
Transmitter: data and CRC check PASS for frame number           0
Transmitter: data and CRC check PASS for frame number           1
Transmitter: data and CRC check PASS for frame number           2
** Test completed successfully
$stop called at time : 69339364 ps : File "e:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v" Line 730
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1238.898 ; gain = 48.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  8 20:19:35 2024...
