/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_1z;
  wire [40:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  reg [4:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [23:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z[0] | in_data[153]);
  assign celloutsig_0_13z = ~((celloutsig_0_5z | celloutsig_0_4z) & (celloutsig_0_1z[8] | celloutsig_0_6z[1]));
  assign celloutsig_1_10z = in_data[97] ^ celloutsig_1_0z[14];
  assign celloutsig_1_12z = in_data[173] ^ celloutsig_1_2z;
  assign celloutsig_1_2z = ~(celloutsig_1_1z[1] ^ celloutsig_1_0z[17]);
  assign celloutsig_0_5z = celloutsig_0_2z[34:23] == celloutsig_0_0z[12:1];
  assign celloutsig_1_19z = { in_data[174:166], celloutsig_1_11z } > { celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_1_6z = celloutsig_1_5z[4:1] > { celloutsig_1_5z[0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[188:174] > { celloutsig_1_0z[17:7], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2:1], celloutsig_1_3z } || celloutsig_1_1z[4:2];
  assign celloutsig_1_16z = { in_data[116], celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_2z } < { celloutsig_1_8z[23:17], celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_1_0z = in_data[187:170] * in_data[185:168];
  assign celloutsig_1_5z = { celloutsig_1_0z[16:13], celloutsig_1_3z } * celloutsig_1_1z;
  assign celloutsig_0_12z = ~ { celloutsig_0_0z[13:4], celloutsig_0_5z };
  assign celloutsig_0_3z = celloutsig_0_2z[22:17] | celloutsig_0_0z[8:3];
  assign celloutsig_0_1z = celloutsig_0_0z[12:0] | celloutsig_0_0z[13:1];
  assign celloutsig_1_1z = in_data[185:181] | celloutsig_1_0z[16:12];
  assign celloutsig_1_11z = { celloutsig_1_1z[3:1], celloutsig_1_3z } | celloutsig_1_0z[15:12];
  assign celloutsig_0_6z = celloutsig_0_3z[4:1] - celloutsig_0_1z[3:0];
  assign celloutsig_1_8z = { in_data[120:100], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z } ~^ { in_data[146:135], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[55:15] ~^ { in_data[26:13], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_16z } ^ { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_5z[4:2], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_10z } ^ { celloutsig_1_0z[13:10], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z[4] & in_data[34]) | celloutsig_0_2z[11]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_0z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[91:78];
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_14z = { in_data[173:170], celloutsig_1_10z };
  assign { out_data[134:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
