// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "06/14/2022 14:27:35"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ExpWrapped (
	Done,
	clk,
	rst,
	Start,
	ReadSwitch,
	Cout,
	count,
	data,
	exp_result,
	ps);
output 	Done;
input 	clk;
input 	rst;
input 	Start;
input 	ReadSwitch;
output 	Cout;
output 	[7:0] count;
output 	[17:0] data;
output 	[17:0] exp_result;
output 	[2:0] ps;

// Design Ports Information
// Done	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cout	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[7]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[6]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[5]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[4]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[0]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[17]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[16]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[15]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[14]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[13]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[12]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[11]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[10]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[9]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[8]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[7]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[6]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[5]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[4]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[3]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[2]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[1]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exp_result[0]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps[2]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps[1]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps[0]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadSwitch	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Start	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ExpWrapped_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~dataout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~0 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~1 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~2 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~3 ;
wire \Done~output_o ;
wire \Cout~output_o ;
wire \count[7]~output_o ;
wire \count[6]~output_o ;
wire \count[5]~output_o ;
wire \count[4]~output_o ;
wire \count[3]~output_o ;
wire \count[2]~output_o ;
wire \count[1]~output_o ;
wire \count[0]~output_o ;
wire \data[17]~output_o ;
wire \data[16]~output_o ;
wire \data[15]~output_o ;
wire \data[14]~output_o ;
wire \data[13]~output_o ;
wire \data[12]~output_o ;
wire \data[11]~output_o ;
wire \data[10]~output_o ;
wire \data[9]~output_o ;
wire \data[8]~output_o ;
wire \data[7]~output_o ;
wire \data[6]~output_o ;
wire \data[5]~output_o ;
wire \data[4]~output_o ;
wire \data[3]~output_o ;
wire \data[2]~output_o ;
wire \data[1]~output_o ;
wire \data[0]~output_o ;
wire \exp_result[17]~output_o ;
wire \exp_result[16]~output_o ;
wire \exp_result[15]~output_o ;
wire \exp_result[14]~output_o ;
wire \exp_result[13]~output_o ;
wire \exp_result[12]~output_o ;
wire \exp_result[11]~output_o ;
wire \exp_result[10]~output_o ;
wire \exp_result[9]~output_o ;
wire \exp_result[8]~output_o ;
wire \exp_result[7]~output_o ;
wire \exp_result[6]~output_o ;
wire \exp_result[5]~output_o ;
wire \exp_result[4]~output_o ;
wire \exp_result[3]~output_o ;
wire \exp_result[2]~output_o ;
wire \exp_result[1]~output_o ;
wire \exp_result[0]~output_o ;
wire \ps[2]~output_o ;
wire \ps[1]~output_o ;
wire \ps[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst4|control|ps.Idle~0_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \inst4|control|ps.Idle~q ;
wire \inst4|dP|count|out~1_combout ;
wire \inst4|control|ps.Initialization~0_combout ;
wire \inst4|control|ps.Initialization~q ;
wire \inst4|control|ps.Begin~q ;
wire \inst4|control|Selector1~0_combout ;
wire \inst4|control|ps.Mult1~q ;
wire \inst4|control|ps.Mult2~q ;
wire \inst4|control|ps.Add~feeder_combout ;
wire \inst4|control|ps.Add~q ;
wire \inst4|dP|count|out[3]~0_combout ;
wire \inst4|dP|count|out~2_combout ;
wire \inst4|dP|count|Add0~1_combout ;
wire \inst4|dP|count|Add0~0_combout ;
wire \inst4|dP|count|out[3]~feeder_combout ;
wire \inst4|control|ns.setdone~0_combout ;
wire \inst4|control|ps.setdone~q ;
wire \Start~input_o ;
wire \inst|Mux2~0_combout ;
wire \inst|Mux1~0_combout ;
wire \ReadSwitch~input_o ;
wire \inst|Mux2~1_combout ;
wire \inst|Mux2~2_combout ;
wire \inst2|count[0]~3_combout ;
wire \inst|Mux1~4_combout ;
wire \inst2|count[2]~1_combout ;
wire \inst2|count~2_combout ;
wire \inst2|count~0_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst|Mux2~3_combout ;
wire \inst|Mux0~0_combout ;
wire \inst|Mux0~1_combout ;
wire \inst|Mux0~2_combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \inst|Mux1~1_combout ;
wire \inst|Mux1~2_combout ;
wire \inst|Mux1~3_combout ;
wire \inst|Decoder0~0_combout ;
wire \inst4|dP|rtemp|r_out[11]~1_combout ;
wire \inst4|dP|regx|r_out~0_combout ;
wire \inst4|dP|regx|r_out[14]~1_combout ;
wire \inst4|dP|lut|Mux9~0_combout ;
wire \inst4|dP|count|out[3]~clkctrl_outclk ;
wire \inst4|dP|mux|y[0]~0_combout ;
wire \inst4|dP|regx|r_out~2_combout ;
wire \inst4|dP|lut|Mux0~0_combout ;
wire \inst4|dP|mux|y[1]~1_combout ;
wire \inst4|dP|regx|r_out~3_combout ;
wire \inst4|dP|lut|Mux3~0_combout ;
wire \inst4|dP|mux|y[2]~2_combout ;
wire \inst4|dP|regx|r_out~4_combout ;
wire \inst4|dP|lut|Mux8~0_combout ;
wire \inst4|dP|mux|y[3]~3_combout ;
wire \inst4|dP|regx|r_out~5_combout ;
wire \inst4|dP|mux|y[4]~4_combout ;
wire \inst4|dP|regx|r_out~6_combout ;
wire \inst4|dP|lut|Mux6~0_combout ;
wire \inst4|dP|mux|y[5]~5_combout ;
wire \inst4|dP|regx|r_out~7_combout ;
wire \inst4|dP|mux|y[6]~6_combout ;
wire \inst4|dP|regx|r_out~8_combout ;
wire \inst4|dP|lut|Mux5~0_combout ;
wire \inst4|dP|mux|y[7]~7_combout ;
wire \inst4|dP|regx|r_out~9_combout ;
wire \inst4|dP|mux|y[8]~8_combout ;
wire \inst4|dP|regx|r_out~10_combout ;
wire \inst4|dP|mux|y[9]~9_combout ;
wire \inst4|dP|lut|Mux7~0_combout ;
wire \inst4|dP|regx|r_out~11_combout ;
wire \inst4|dP|mux|y[10]~10_combout ;
wire \inst4|dP|regx|r_out~12_combout ;
wire \inst4|dP|mux|y[11]~11_combout ;
wire \inst4|dP|regx|r_out~13_combout ;
wire \inst4|dP|mux|y[12]~12_combout ;
wire \inst4|dP|regx|r_out~14_combout ;
wire \inst4|dP|lut|Mux10~0_combout ;
wire \inst4|dP|mux|y[13]~13_combout ;
wire \inst4|dP|regx|r_out~15_combout ;
wire \inst4|dP|lut|Mux11~0_combout ;
wire \inst4|dP|mux|y[14]~14_combout ;
wire \inst4|dP|lut|Mux13~0_combout ;
wire \inst4|dP|regx|r_out~16_combout ;
wire \inst4|dP|mux|y[15]~15_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~0 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~1 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~2 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~3 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \inst4|dP|rtemp|r_out~2_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \inst4|dP|rtemp|r_out~3_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \inst4|dP|rtemp|r_out~4_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \inst4|dP|rtemp|r_out~5_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \inst4|dP|rtemp|r_out~6_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \inst4|dP|rtemp|r_out~7_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \inst4|dP|rtemp|r_out~8_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \inst4|dP|rtemp|r_out~9_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \inst4|dP|rtemp|r_out~10_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \inst4|dP|rtemp|r_out~11_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \inst4|dP|rtemp|r_out~12_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \inst4|dP|rtemp|r_out~13_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \inst4|dP|rtemp|r_out~14_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \inst4|dP|rtemp|r_out~15_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \inst4|dP|rtemp|r_out~16_combout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_mult1~dataout ;
wire \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \inst4|dP|rtemp|r_out~0_combout ;
wire \inst4|dP|rtemp|r_out[15]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[14]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[13]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[12]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[11]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[10]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[9]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[8]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[7]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[6]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[5]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[4]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[3]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[2]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[1]~_Duplicate_1_q ;
wire \inst4|dP|rtemp|r_out[0]~_Duplicate_1_q ;
wire \inst4|dP|rres|r_out[0]~18_combout ;
wire \inst4|dP|rres|r_out[12]~54_combout ;
wire \inst4|dP|rres|r_out[0]~19 ;
wire \inst4|dP|rres|r_out[1]~20_combout ;
wire \inst4|dP|rres|r_out[1]~21 ;
wire \inst4|dP|rres|r_out[2]~22_combout ;
wire \inst4|dP|rres|r_out[2]~23 ;
wire \inst4|dP|rres|r_out[3]~24_combout ;
wire \inst4|dP|rres|r_out[3]~25 ;
wire \inst4|dP|rres|r_out[4]~26_combout ;
wire \inst4|dP|rres|r_out[4]~27 ;
wire \inst4|dP|rres|r_out[5]~28_combout ;
wire \inst4|dP|rres|r_out[5]~29 ;
wire \inst4|dP|rres|r_out[6]~30_combout ;
wire \inst4|dP|rres|r_out[6]~31 ;
wire \inst4|dP|rres|r_out[7]~32_combout ;
wire \inst4|dP|rres|r_out[7]~33 ;
wire \inst4|dP|rres|r_out[8]~34_combout ;
wire \inst4|dP|rres|r_out[8]~35 ;
wire \inst4|dP|rres|r_out[9]~36_combout ;
wire \inst4|dP|rres|r_out[9]~37 ;
wire \inst4|dP|rres|r_out[10]~38_combout ;
wire \inst4|dP|rres|r_out[10]~39 ;
wire \inst4|dP|rres|r_out[11]~40_combout ;
wire \inst4|dP|rres|r_out[11]~41 ;
wire \inst4|dP|rres|r_out[12]~42_combout ;
wire \inst4|dP|rres|r_out[12]~43 ;
wire \inst4|dP|rres|r_out[13]~44_combout ;
wire \inst4|dP|rres|r_out[13]~45 ;
wire \inst4|dP|rres|r_out[14]~46_combout ;
wire \inst4|dP|rres|r_out[14]~47 ;
wire \inst4|dP|rres|r_out[15]~48_combout ;
wire \inst4|dP|rres|r_out[15]~49 ;
wire \inst4|dP|rres|r_out[16]~50_combout ;
wire \~GND~combout ;
wire \inst4|dP|rres|r_out[16]~51 ;
wire \inst4|dP|rres|r_out[17]~52_combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire [3:0] \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [3:0] \inst2|count ;
wire [17:0] \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [15:0] \inst4|dP|regx|r_out ;
wire [17:0] \inst4|dP|rres|r_out ;
wire [2:0] \inst|ps ;
wire [3:0] \inst4|dP|count|out ;
wire [15:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [3:0] \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [3:0] \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [15:0] \inst4|dP|lut|datat ;

wire [35:0] \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] = \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];

assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~0  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~1  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~2  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~3  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~dataout  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT1  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT2  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT3  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT4  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT5  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT6  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT7  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT8  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT9  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT10  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT11  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT12  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT13  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT14  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT15  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT16  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT17  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT18  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT19  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT20  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT21  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT22  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT23  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT24  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT25  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT26  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT27  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT28  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT29  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT30  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT31  = \inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~0  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~1  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~2  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~3  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~dataout  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT1  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT2  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT3  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT4  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT5  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT6  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT7  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT8  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT9  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT10  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT11  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT12  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT13  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT14  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT15  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT16  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT17  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT18  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT19  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT20  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT21  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT22  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT23  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT24  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT25  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT26  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT27  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT28  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT29  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT30  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT31  = \inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \Done~output (
	.i(\inst|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \Cout~output (
	.i(\inst2|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cout~output_o ),
	.obar());
// synopsys translate_off
defparam \Cout~output .bus_hold = "false";
defparam \Cout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \count[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[7]~output .bus_hold = "false";
defparam \count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \count[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[6]~output .bus_hold = "false";
defparam \count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \count[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[5]~output .bus_hold = "false";
defparam \count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \count[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[4]~output .bus_hold = "false";
defparam \count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \count[3]~output (
	.i(\inst2|count [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[3]~output .bus_hold = "false";
defparam \count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \count[2]~output (
	.i(\inst2|count [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[2]~output .bus_hold = "false";
defparam \count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \count[1]~output (
	.i(\inst2|count [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[1]~output .bus_hold = "false";
defparam \count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \count[0]~output (
	.i(\inst2|count [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[0]~output .bus_hold = "false";
defparam \count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \data[17]~output (
	.i(\inst4|dP|rres|r_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \data[16]~output (
	.i(\inst4|dP|rres|r_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \data[15]~output (
	.i(\inst4|dP|rres|r_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \data[14]~output (
	.i(\inst4|dP|rres|r_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \data[13]~output (
	.i(\inst4|dP|rres|r_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \data[12]~output (
	.i(\inst4|dP|rres|r_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \data[11]~output (
	.i(\inst4|dP|rres|r_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \data[10]~output (
	.i(\inst4|dP|rres|r_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \data[9]~output (
	.i(\inst4|dP|rres|r_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \data[8]~output (
	.i(\inst4|dP|rres|r_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \data[7]~output (
	.i(\inst4|dP|rres|r_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \data[6]~output (
	.i(\inst4|dP|rres|r_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \data[5]~output (
	.i(\inst4|dP|rres|r_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \data[4]~output (
	.i(\inst4|dP|rres|r_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \data[3]~output (
	.i(\inst4|dP|rres|r_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \data[2]~output (
	.i(\inst4|dP|rres|r_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \data[1]~output (
	.i(\inst4|dP|rres|r_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \data[0]~output (
	.i(\inst4|dP|rres|r_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \exp_result[17]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[17]~output .bus_hold = "false";
defparam \exp_result[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \exp_result[16]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[16]~output .bus_hold = "false";
defparam \exp_result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \exp_result[15]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[15]~output .bus_hold = "false";
defparam \exp_result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \exp_result[14]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[14]~output .bus_hold = "false";
defparam \exp_result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \exp_result[13]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[13]~output .bus_hold = "false";
defparam \exp_result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \exp_result[12]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[12]~output .bus_hold = "false";
defparam \exp_result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \exp_result[11]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[11]~output .bus_hold = "false";
defparam \exp_result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \exp_result[10]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[10]~output .bus_hold = "false";
defparam \exp_result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \exp_result[9]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[9]~output .bus_hold = "false";
defparam \exp_result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \exp_result[8]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[8]~output .bus_hold = "false";
defparam \exp_result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \exp_result[7]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[7]~output .bus_hold = "false";
defparam \exp_result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \exp_result[6]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[6]~output .bus_hold = "false";
defparam \exp_result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \exp_result[5]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[5]~output .bus_hold = "false";
defparam \exp_result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \exp_result[4]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[4]~output .bus_hold = "false";
defparam \exp_result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \exp_result[3]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[3]~output .bus_hold = "false";
defparam \exp_result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \exp_result[2]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[2]~output .bus_hold = "false";
defparam \exp_result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \exp_result[1]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[1]~output .bus_hold = "false";
defparam \exp_result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \exp_result[0]~output (
	.i(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exp_result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \exp_result[0]~output .bus_hold = "false";
defparam \exp_result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \ps[2]~output (
	.i(\inst|ps [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ps[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ps[2]~output .bus_hold = "false";
defparam \ps[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \ps[1]~output (
	.i(\inst|ps [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ps[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ps[1]~output .bus_hold = "false";
defparam \ps[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \ps[0]~output (
	.i(!\inst|ps [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ps[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ps[0]~output .bus_hold = "false";
defparam \ps[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \inst4|control|ps.Idle~0 (
// Equation(s):
// \inst4|control|ps.Idle~0_combout  = !\inst4|control|ps.setdone~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|control|ps.setdone~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|control|ps.Idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|control|ps.Idle~0 .lut_mask = 16'h0F0F;
defparam \inst4|control|ps.Idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \inst4|control|ps.Idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|control|ps.Idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|control|ps.Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|control|ps.Idle .is_wysiwyg = "true";
defparam \inst4|control|ps.Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \inst4|dP|count|out~1 (
// Equation(s):
// \inst4|dP|count|out~1_combout  = (!\inst4|dP|count|out [0] & \inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|dP|count|out [0]),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|count|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|count|out~1 .lut_mask = 16'h0F00;
defparam \inst4|dP|count|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \inst4|control|ps.Initialization~0 (
// Equation(s):
// \inst4|control|ps.Initialization~0_combout  = !\inst4|control|ps.Idle~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|control|ps.Initialization~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|control|ps.Initialization~0 .lut_mask = 16'h00FF;
defparam \inst4|control|ps.Initialization~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \inst4|control|ps.Initialization (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|control|ps.Initialization~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|control|ps.Initialization~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|control|ps.Initialization .is_wysiwyg = "true";
defparam \inst4|control|ps.Initialization .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \inst4|control|ps.Begin (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|control|ps.Initialization~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|control|ps.Begin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|control|ps.Begin .is_wysiwyg = "true";
defparam \inst4|control|ps.Begin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \inst4|control|Selector1~0 (
// Equation(s):
// \inst4|control|Selector1~0_combout  = (\inst4|control|ps.Begin~q ) # ((\inst4|control|ps.Add~q  & !\inst4|dP|count|out [3]))

	.dataa(gnd),
	.datab(\inst4|control|ps.Add~q ),
	.datac(\inst4|control|ps.Begin~q ),
	.datad(\inst4|dP|count|out [3]),
	.cin(gnd),
	.combout(\inst4|control|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|control|Selector1~0 .lut_mask = 16'hF0FC;
defparam \inst4|control|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \inst4|control|ps.Mult1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|control|Selector1~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|control|ps.Mult1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|control|ps.Mult1 .is_wysiwyg = "true";
defparam \inst4|control|ps.Mult1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \inst4|control|ps.Mult2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|control|ps.Mult1~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|control|ps.Mult2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|control|ps.Mult2 .is_wysiwyg = "true";
defparam \inst4|control|ps.Mult2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \inst4|control|ps.Add~feeder (
// Equation(s):
// \inst4|control|ps.Add~feeder_combout  = \inst4|control|ps.Mult2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|control|ps.Mult2~q ),
	.cin(gnd),
	.combout(\inst4|control|ps.Add~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|control|ps.Add~feeder .lut_mask = 16'hFF00;
defparam \inst4|control|ps.Add~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \inst4|control|ps.Add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|control|ps.Add~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|control|ps.Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|control|ps.Add .is_wysiwyg = "true";
defparam \inst4|control|ps.Add .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \inst4|dP|count|out[3]~0 (
// Equation(s):
// \inst4|dP|count|out[3]~0_combout  = (\inst4|control|ps.Add~q ) # (!\inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|control|ps.Add~q ),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|count|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|count|out[3]~0 .lut_mask = 16'hF0FF;
defparam \inst4|dP|count|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \inst4|dP|count|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|count|out~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|count|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|count|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|count|out[0] .is_wysiwyg = "true";
defparam \inst4|dP|count|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \inst4|dP|count|out~2 (
// Equation(s):
// \inst4|dP|count|out~2_combout  = (\inst4|control|ps.Idle~q  & (\inst4|dP|count|out [0] $ (\inst4|dP|count|out [1])))

	.dataa(\inst4|dP|count|out [0]),
	.datab(gnd),
	.datac(\inst4|dP|count|out [1]),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|count|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|count|out~2 .lut_mask = 16'h5A00;
defparam \inst4|dP|count|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \inst4|dP|count|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|count|out~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|count|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|count|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|count|out[1] .is_wysiwyg = "true";
defparam \inst4|dP|count|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \inst4|dP|count|Add0~1 (
// Equation(s):
// \inst4|dP|count|Add0~1_combout  = \inst4|dP|count|out [2] $ (((\inst4|dP|count|out [1] & \inst4|dP|count|out [0])))

	.dataa(\inst4|dP|count|out [1]),
	.datab(gnd),
	.datac(\inst4|dP|count|out [2]),
	.datad(\inst4|dP|count|out [0]),
	.cin(gnd),
	.combout(\inst4|dP|count|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|count|Add0~1 .lut_mask = 16'h5AF0;
defparam \inst4|dP|count|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \inst4|dP|count|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|count|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst4|control|ps.Idle~q ),
	.sload(gnd),
	.ena(\inst4|dP|count|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|count|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|count|out[2] .is_wysiwyg = "true";
defparam \inst4|dP|count|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \inst4|dP|count|Add0~0 (
// Equation(s):
// \inst4|dP|count|Add0~0_combout  = \inst4|dP|count|out [3] $ (((\inst4|dP|count|out [0] & (\inst4|dP|count|out [1] & \inst4|dP|count|out [2]))))

	.dataa(\inst4|dP|count|out [3]),
	.datab(\inst4|dP|count|out [0]),
	.datac(\inst4|dP|count|out [1]),
	.datad(\inst4|dP|count|out [2]),
	.cin(gnd),
	.combout(\inst4|dP|count|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|count|Add0~0 .lut_mask = 16'h6AAA;
defparam \inst4|dP|count|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \inst4|dP|count|out[3]~feeder (
// Equation(s):
// \inst4|dP|count|out[3]~feeder_combout  = \inst4|dP|count|Add0~0_combout 

	.dataa(gnd),
	.datab(\inst4|dP|count|Add0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|dP|count|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|count|out[3]~feeder .lut_mask = 16'hCCCC;
defparam \inst4|dP|count|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \inst4|dP|count|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|count|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst4|control|ps.Idle~q ),
	.sload(gnd),
	.ena(\inst4|dP|count|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|count|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|count|out[3] .is_wysiwyg = "true";
defparam \inst4|dP|count|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \inst4|control|ns.setdone~0 (
// Equation(s):
// \inst4|control|ns.setdone~0_combout  = (\inst4|dP|count|out [3] & \inst4|control|ps.Add~q )

	.dataa(\inst4|dP|count|out [3]),
	.datab(gnd),
	.datac(\inst4|control|ps.Add~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|control|ns.setdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|control|ns.setdone~0 .lut_mask = 16'hA0A0;
defparam \inst4|control|ns.setdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \inst4|control|ps.setdone (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|control|ns.setdone~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|control|ps.setdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|control|ps.setdone .is_wysiwyg = "true";
defparam \inst4|control|ps.setdone .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \Start~input (
	.i(Start),
	.ibar(gnd),
	.o(\Start~input_o ));
// synopsys translate_off
defparam \Start~input .bus_hold = "false";
defparam \Start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
cycloneive_lcell_comb \inst|Mux2~0 (
// Equation(s):
// \inst|Mux2~0_combout  = (!\Start~input_o  & (!\inst|ps [2] & (\inst|ps [1] $ (!\inst|ps [0]))))

	.dataa(\Start~input_o ),
	.datab(\inst|ps [1]),
	.datac(\inst|ps [0]),
	.datad(\inst|ps [2]),
	.cin(gnd),
	.combout(\inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~0 .lut_mask = 16'h0041;
defparam \inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \inst|Mux1~0 (
// Equation(s):
// \inst|Mux1~0_combout  = (!\inst|ps [1] & (!\inst|ps [0] & \inst|ps [2]))

	.dataa(\inst|ps [1]),
	.datab(gnd),
	.datac(\inst|ps [0]),
	.datad(\inst|ps [2]),
	.cin(gnd),
	.combout(\inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~0 .lut_mask = 16'h0500;
defparam \inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \ReadSwitch~input (
	.i(ReadSwitch),
	.ibar(gnd),
	.o(\ReadSwitch~input_o ));
// synopsys translate_off
defparam \ReadSwitch~input .bus_hold = "false";
defparam \ReadSwitch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \inst|Mux2~1 (
// Equation(s):
// \inst|Mux2~1_combout  = (\inst|ps [1] & ((\ReadSwitch~input_o ) # ((!\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) # (!\inst|ps [1] & (((\inst4|control|ps.setdone~q ))))

	.dataa(\inst|ps [1]),
	.datab(\ReadSwitch~input_o ),
	.datac(\inst4|control|ps.setdone~q ),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~1 .lut_mask = 16'hD8FA;
defparam \inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \inst|Mux2~2 (
// Equation(s):
// \inst|Mux2~2_combout  = (\inst|ps [2] & (\inst|ps [0] & \inst|Mux2~1_combout ))

	.dataa(\inst|ps [2]),
	.datab(gnd),
	.datac(\inst|ps [0]),
	.datad(\inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~2 .lut_mask = 16'hA000;
defparam \inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \inst2|count[0]~3 (
// Equation(s):
// \inst2|count[0]~3_combout  = !\inst2|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[0]~3 .lut_mask = 16'h0F0F;
defparam \inst2|count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \inst|Mux1~4 (
// Equation(s):
// \inst|Mux1~4_combout  = (\inst|ps [1] & (!\inst|ps [2] & \inst|ps [0]))

	.dataa(gnd),
	.datab(\inst|ps [1]),
	.datac(\inst|ps [2]),
	.datad(\inst|ps [0]),
	.cin(gnd),
	.combout(\inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~4 .lut_mask = 16'h0C00;
defparam \inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \inst2|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|count[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|Mux1~4_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[0] .is_wysiwyg = "true";
defparam \inst2|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \inst2|count[2]~1 (
// Equation(s):
// \inst2|count[2]~1_combout  = \inst2|count [2] $ (((\inst2|count [1] & (\inst|Mux1~0_combout  & \inst2|count [0]))))

	.dataa(\inst2|count [1]),
	.datab(\inst|Mux1~0_combout ),
	.datac(\inst2|count [2]),
	.datad(\inst2|count [0]),
	.cin(gnd),
	.combout(\inst2|count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[2]~1 .lut_mask = 16'h78F0;
defparam \inst2|count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \inst2|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|count[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|Mux1~4_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[2] .is_wysiwyg = "true";
defparam \inst2|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \inst2|count~2 (
// Equation(s):
// \inst2|count~2_combout  = (\inst2|count [1] & (((!\inst2|count [0])))) # (!\inst2|count [1] & (\inst2|count [0] & ((\inst2|count [2]) # (!\inst2|count [3]))))

	.dataa(\inst2|count [3]),
	.datab(\inst2|count [2]),
	.datac(\inst2|count [1]),
	.datad(\inst2|count [0]),
	.cin(gnd),
	.combout(\inst2|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~2 .lut_mask = 16'h0DF0;
defparam \inst2|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N3
dffeas \inst2|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|count~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|Mux1~4_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[1] .is_wysiwyg = "true";
defparam \inst2|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \inst2|count~0 (
// Equation(s):
// \inst2|count~0_combout  = (\inst2|count [1] & (\inst2|count [3] $ (((\inst2|count [2] & \inst2|count [0]))))) # (!\inst2|count [1] & (\inst2|count [3] & ((\inst2|count [2]) # (!\inst2|count [0]))))

	.dataa(\inst2|count [1]),
	.datab(\inst2|count [2]),
	.datac(\inst2|count [3]),
	.datad(\inst2|count [0]),
	.cin(gnd),
	.combout(\inst2|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count~0 .lut_mask = 16'h68F0;
defparam \inst2|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \inst2|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|count~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|Mux1~4_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[3] .is_wysiwyg = "true";
defparam \inst2|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (\inst2|count [3] & (!\inst2|count [1] & (!\inst2|count [2] & \inst2|count [0])))

	.dataa(\inst2|count [3]),
	.datab(\inst2|count [1]),
	.datac(\inst2|count [2]),
	.datad(\inst2|count [0]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h0200;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \inst|Mux2~3 (
// Equation(s):
// \inst|Mux2~3_combout  = (!\inst|Mux2~0_combout  & (!\inst|Mux2~2_combout  & ((\inst2|Equal0~0_combout ) # (!\inst|Mux1~0_combout ))))

	.dataa(\inst|Mux2~0_combout ),
	.datab(\inst|Mux1~0_combout ),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~3 .lut_mask = 16'h0501;
defparam \inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \inst|ps[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps[0] .is_wysiwyg = "true";
defparam \inst|ps[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \inst|Mux0~0 (
// Equation(s):
// \inst|Mux0~0_combout  = (\inst|ps [2] & (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )) # (!\inst|ps [2] & ((\ReadSwitch~input_o )))

	.dataa(\inst|ps [2]),
	.datab(gnd),
	.datac(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\ReadSwitch~input_o ),
	.cin(gnd),
	.combout(\inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~0 .lut_mask = 16'hF5A0;
defparam \inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \inst|Mux0~1 (
// Equation(s):
// \inst|Mux0~1_combout  = (\inst|ps [0] & (\inst|Mux0~0_combout )) # (!\inst|ps [0] & ((\inst2|Equal0~0_combout )))

	.dataa(\inst|Mux0~0_combout ),
	.datab(gnd),
	.datac(\inst|ps [0]),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~1 .lut_mask = 16'hAFA0;
defparam \inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \inst|Mux0~2 (
// Equation(s):
// \inst|Mux0~2_combout  = (\inst|ps [1] & ((\inst|ps [0] & (\inst|ps [2] & \inst|Mux0~1_combout )) # (!\inst|ps [0] & (!\inst|ps [2])))) # (!\inst|ps [1] & ((\inst|Mux0~1_combout  & ((\inst|ps [2]))) # (!\inst|Mux0~1_combout  & (\inst|ps [0]))))

	.dataa(\inst|ps [1]),
	.datab(\inst|ps [0]),
	.datac(\inst|ps [2]),
	.datad(\inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~2 .lut_mask = 16'hD246;
defparam \inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \inst|ps[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps[2] .is_wysiwyg = "true";
defparam \inst|ps[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\inst4|control|ps.setdone~q  & !\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|control|ps.setdone~q ),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \inst3|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\inst|ps [1] & (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\inst|ps [0] & \inst|ps [2])))

	.dataa(\inst|ps [1]),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst|ps [0]),
	.datad(\inst|ps [2]),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'h0800;
defparam \inst3|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout  = \inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ (((!\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \inst4|control|ps.setdone~q )))

	.dataa(gnd),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst4|control|ps.setdone~q ),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hCF30;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  $ 
// (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h0FF0;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\inst4|control|ps.setdone~q  & \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout )))

	.dataa(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst4|control|ps.setdone~q ),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'hECCC;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & (((\inst|ps [0]) # (!\inst|ps [2])) # (!\inst|ps [1])))

	.dataa(\inst|ps [1]),
	.datab(\inst|ps [2]),
	.datac(\inst|ps [0]),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'hF700;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N21
dffeas \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (((\inst|ps [0]) # (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\inst|ps [2])) # (!\inst|ps [1])

	.dataa(\inst|ps [1]),
	.datab(\inst|ps [2]),
	.datac(\inst|ps [0]),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFF7;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout 
// ) # ((\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (!\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFEFF;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\inst4|control|ps.setdone~q ) # ((\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout )))

	.dataa(\inst4|control|ps.setdone~q ),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFEEE;
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \inst|Mux1~1 (
// Equation(s):
// \inst|Mux1~1_combout  = (\inst|ps [1] & (\inst|ps [0] & ((\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (!\inst|ps [2])))) # (!\inst|ps [1] & (((!\inst|ps [0] & \inst|ps [2]))))

	.dataa(\inst3|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\inst|ps [1]),
	.datac(\inst|ps [0]),
	.datad(\inst|ps [2]),
	.cin(gnd),
	.combout(\inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~1 .lut_mask = 16'h83C0;
defparam \inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \inst|Mux1~2 (
// Equation(s):
// \inst|Mux1~2_combout  = (!\inst|ps [2] & ((\inst|ps [0] & ((!\ReadSwitch~input_o ))) # (!\inst|ps [0] & (\Start~input_o ))))

	.dataa(\Start~input_o ),
	.datab(\ReadSwitch~input_o ),
	.datac(\inst|ps [0]),
	.datad(\inst|ps [2]),
	.cin(gnd),
	.combout(\inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~2 .lut_mask = 16'h003A;
defparam \inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
cycloneive_lcell_comb \inst|Mux1~3 (
// Equation(s):
// \inst|Mux1~3_combout  = (\inst|Mux1~1_combout ) # ((!\inst|ps [1] & \inst|Mux1~2_combout ))

	.dataa(gnd),
	.datab(\inst|Mux1~1_combout ),
	.datac(\inst|ps [1]),
	.datad(\inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~3 .lut_mask = 16'hCFCC;
defparam \inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \inst|ps[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps[1] .is_wysiwyg = "true";
defparam \inst|ps[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \inst|Decoder0~0 (
// Equation(s):
// \inst|Decoder0~0_combout  = (!\inst|ps [1] & (!\inst|ps [0] & !\inst|ps [2]))

	.dataa(\inst|ps [1]),
	.datab(gnd),
	.datac(\inst|ps [0]),
	.datad(\inst|ps [2]),
	.cin(gnd),
	.combout(\inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Decoder0~0 .lut_mask = 16'h0005;
defparam \inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \inst4|dP|rtemp|r_out[11]~1 (
// Equation(s):
// \inst4|dP|rtemp|r_out[11]~1_combout  = (\inst4|control|ps.Mult2~q ) # ((\inst4|control|ps.Begin~q ) # ((\inst4|control|ps.Mult1~q ) # (!\inst4|control|ps.Idle~q )))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(\inst4|control|ps.Begin~q ),
	.datac(\inst4|control|ps.Mult1~q ),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[11]~1 .lut_mask = 16'hFEFF;
defparam \inst4|dP|rtemp|r_out[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst2|count [3],\inst2|count [2],\inst2|count [1],\inst2|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "inputs_of_exp_accelerator.txt";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM:inst1|altsyncram:altsyncram_component|altsyncram_n0a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 288'h00000000000000000000000000026C0098002540092003FFFC0C0000000F000300008000;
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \inst4|dP|regx|r_out~0 (
// Equation(s):
// \inst4|dP|regx|r_out~0_combout  = (\inst4|control|ps.Idle~q  & \inst1|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~0 .lut_mask = 16'hCC00;
defparam \inst4|dP|regx|r_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \inst4|dP|regx|r_out[14]~1 (
// Equation(s):
// \inst4|dP|regx|r_out[14]~1_combout  = (\inst4|control|ps.Initialization~q ) # (!\inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(\inst4|control|ps.Initialization~q ),
	.datac(gnd),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out[14]~1 .lut_mask = 16'hCCFF;
defparam \inst4|dP|regx|r_out[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \inst4|dP|regx|r_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[0] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \inst4|dP|lut|Mux9~0 (
// Equation(s):
// \inst4|dP|lut|Mux9~0_combout  = (\inst4|dP|count|out [0]) # ((\inst4|dP|count|out [1] & \inst4|dP|count|out [2]))

	.dataa(gnd),
	.datab(\inst4|dP|count|out [0]),
	.datac(\inst4|dP|count|out [1]),
	.datad(\inst4|dP|count|out [2]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux9~0 .lut_mask = 16'hFCCC;
defparam \inst4|dP|lut|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \inst4|dP|count|out[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst4|dP|count|out [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|dP|count|out[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|dP|count|out[3]~clkctrl .clock_type = "global clock";
defparam \inst4|dP|count|out[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \inst4|dP|lut|datat[0] (
// Equation(s):
// \inst4|dP|lut|datat [0] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (\inst4|dP|lut|datat [0])) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((!\inst4|dP|lut|Mux9~0_combout )))

	.dataa(gnd),
	.datab(\inst4|dP|lut|datat [0]),
	.datac(\inst4|dP|lut|Mux9~0_combout ),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [0]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[0] .lut_mask = 16'hCC0F;
defparam \inst4|dP|lut|datat[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \inst4|dP|mux|y[0]~0 (
// Equation(s):
// \inst4|dP|mux|y[0]~0_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [0]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [0]))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(gnd),
	.datac(\inst4|dP|regx|r_out [0]),
	.datad(\inst4|dP|lut|datat [0]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[0]~0 .lut_mask = 16'hFA50;
defparam \inst4|dP|mux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \inst4|dP|regx|r_out~2 (
// Equation(s):
// \inst4|dP|regx|r_out~2_combout  = (\inst4|control|ps.Idle~q  & \inst1|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~2 .lut_mask = 16'hCC00;
defparam \inst4|dP|regx|r_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \inst4|dP|regx|r_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~2_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[1] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \inst4|dP|lut|Mux0~0 (
// Equation(s):
// \inst4|dP|lut|Mux0~0_combout  = (\inst4|dP|count|out [0] & ((\inst4|dP|count|out [1]) # (!\inst4|dP|count|out [2]))) # (!\inst4|dP|count|out [0] & (!\inst4|dP|count|out [2] & \inst4|dP|count|out [1]))

	.dataa(gnd),
	.datab(\inst4|dP|count|out [0]),
	.datac(\inst4|dP|count|out [2]),
	.datad(\inst4|dP|count|out [1]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux0~0 .lut_mask = 16'hCF0C;
defparam \inst4|dP|lut|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \inst4|dP|lut|datat[1] (
// Equation(s):
// \inst4|dP|lut|datat [1] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((\inst4|dP|lut|datat [1]))) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (!\inst4|dP|lut|Mux0~0_combout ))

	.dataa(\inst4|dP|lut|Mux0~0_combout ),
	.datab(gnd),
	.datac(\inst4|dP|lut|datat [1]),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [1]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[1] .lut_mask = 16'hF055;
defparam \inst4|dP|lut|datat[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \inst4|dP|mux|y[1]~1 (
// Equation(s):
// \inst4|dP|mux|y[1]~1_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [1]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [1]))

	.dataa(gnd),
	.datab(\inst4|control|ps.Mult2~q ),
	.datac(\inst4|dP|regx|r_out [1]),
	.datad(\inst4|dP|lut|datat [1]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[1]~1 .lut_mask = 16'hFC30;
defparam \inst4|dP|mux|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \inst4|dP|regx|r_out~3 (
// Equation(s):
// \inst4|dP|regx|r_out~3_combout  = (\inst1|altsyncram_component|auto_generated|q_a [2] & \inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~3 .lut_mask = 16'hF000;
defparam \inst4|dP|regx|r_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \inst4|dP|regx|r_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|regx|r_out~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[2] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \inst4|dP|lut|Mux3~0 (
// Equation(s):
// \inst4|dP|lut|Mux3~0_combout  = (!\inst4|dP|count|out [2] & !\inst4|dP|count|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|dP|count|out [2]),
	.datad(\inst4|dP|count|out [0]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux3~0 .lut_mask = 16'h000F;
defparam \inst4|dP|lut|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \inst4|dP|lut|datat[2] (
// Equation(s):
// \inst4|dP|lut|datat [2] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (\inst4|dP|lut|datat [2])) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((\inst4|dP|lut|Mux3~0_combout )))

	.dataa(gnd),
	.datab(\inst4|dP|lut|datat [2]),
	.datac(\inst4|dP|lut|Mux3~0_combout ),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [2]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[2] .lut_mask = 16'hCCF0;
defparam \inst4|dP|lut|datat[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \inst4|dP|mux|y[2]~2 (
// Equation(s):
// \inst4|dP|mux|y[2]~2_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [2]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [2]))

	.dataa(\inst4|dP|regx|r_out [2]),
	.datab(gnd),
	.datac(\inst4|control|ps.Mult2~q ),
	.datad(\inst4|dP|lut|datat [2]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[2]~2 .lut_mask = 16'hFA0A;
defparam \inst4|dP|mux|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \inst4|dP|regx|r_out~4 (
// Equation(s):
// \inst4|dP|regx|r_out~4_combout  = (\inst1|altsyncram_component|auto_generated|q_a [3] & \inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~4 .lut_mask = 16'hF000;
defparam \inst4|dP|regx|r_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \inst4|dP|regx|r_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|regx|r_out~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[3] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \inst4|dP|lut|Mux8~0 (
// Equation(s):
// \inst4|dP|lut|Mux8~0_combout  = (\inst4|dP|count|out [1]) # (\inst4|dP|count|out [0] $ (\inst4|dP|count|out [2]))

	.dataa(gnd),
	.datab(\inst4|dP|count|out [1]),
	.datac(\inst4|dP|count|out [0]),
	.datad(\inst4|dP|count|out [2]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux8~0 .lut_mask = 16'hCFFC;
defparam \inst4|dP|lut|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \inst4|dP|lut|datat[3] (
// Equation(s):
// \inst4|dP|lut|datat [3] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((\inst4|dP|lut|datat [3]))) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (!\inst4|dP|lut|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\inst4|dP|lut|Mux8~0_combout ),
	.datac(\inst4|dP|lut|datat [3]),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [3]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[3] .lut_mask = 16'hF033;
defparam \inst4|dP|lut|datat[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \inst4|dP|mux|y[3]~3 (
// Equation(s):
// \inst4|dP|mux|y[3]~3_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [3]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [3]))

	.dataa(\inst4|dP|regx|r_out [3]),
	.datab(gnd),
	.datac(\inst4|control|ps.Mult2~q ),
	.datad(\inst4|dP|lut|datat [3]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[3]~3 .lut_mask = 16'hFA0A;
defparam \inst4|dP|mux|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \inst4|dP|regx|r_out~5 (
// Equation(s):
// \inst4|dP|regx|r_out~5_combout  = (\inst1|altsyncram_component|auto_generated|q_a [4] & \inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~5 .lut_mask = 16'hF000;
defparam \inst4|dP|regx|r_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \inst4|dP|regx|r_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~5_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[4] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \inst4|dP|lut|datat[4] (
// Equation(s):
// \inst4|dP|lut|datat [4] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (\inst4|dP|lut|datat [4])) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((!\inst4|dP|count|out [0])))

	.dataa(gnd),
	.datab(\inst4|dP|lut|datat [4]),
	.datac(\inst4|dP|count|out [0]),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [4]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[4] .lut_mask = 16'hCC0F;
defparam \inst4|dP|lut|datat[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \inst4|dP|mux|y[4]~4 (
// Equation(s):
// \inst4|dP|mux|y[4]~4_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [4]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [4]))

	.dataa(\inst4|dP|regx|r_out [4]),
	.datab(gnd),
	.datac(\inst4|control|ps.Mult2~q ),
	.datad(\inst4|dP|lut|datat [4]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[4]~4 .lut_mask = 16'hFA0A;
defparam \inst4|dP|mux|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \inst4|dP|regx|r_out~6 (
// Equation(s):
// \inst4|dP|regx|r_out~6_combout  = (\inst4|control|ps.Idle~q  & \inst1|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~6 .lut_mask = 16'hC0C0;
defparam \inst4|dP|regx|r_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \inst4|dP|regx|r_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~6_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[5] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \inst4|dP|lut|Mux6~0 (
// Equation(s):
// \inst4|dP|lut|Mux6~0_combout  = (\inst4|dP|count|out [1]) # ((!\inst4|dP|count|out [2] & \inst4|dP|count|out [0]))

	.dataa(\inst4|dP|count|out [2]),
	.datab(gnd),
	.datac(\inst4|dP|count|out [0]),
	.datad(\inst4|dP|count|out [1]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux6~0 .lut_mask = 16'hFF50;
defparam \inst4|dP|lut|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \inst4|dP|lut|datat[5] (
// Equation(s):
// \inst4|dP|lut|datat [5] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((\inst4|dP|lut|datat [5]))) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (!\inst4|dP|lut|Mux6~0_combout ))

	.dataa(\inst4|dP|lut|Mux6~0_combout ),
	.datab(\inst4|dP|lut|datat [5]),
	.datac(gnd),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [5]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[5] .lut_mask = 16'hCC55;
defparam \inst4|dP|lut|datat[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \inst4|dP|mux|y[5]~5 (
// Equation(s):
// \inst4|dP|mux|y[5]~5_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [5]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [5]))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(\inst4|dP|regx|r_out [5]),
	.datac(gnd),
	.datad(\inst4|dP|lut|datat [5]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[5]~5 .lut_mask = 16'hEE44;
defparam \inst4|dP|mux|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \inst4|dP|regx|r_out~7 (
// Equation(s):
// \inst4|dP|regx|r_out~7_combout  = (\inst1|altsyncram_component|auto_generated|q_a [6] & \inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~7 .lut_mask = 16'hF000;
defparam \inst4|dP|regx|r_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \inst4|dP|regx|r_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|regx|r_out~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[6] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \inst4|dP|mux|y[6]~6 (
// Equation(s):
// \inst4|dP|mux|y[6]~6_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [2]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [6]))

	.dataa(\inst4|dP|regx|r_out [6]),
	.datab(gnd),
	.datac(\inst4|control|ps.Mult2~q ),
	.datad(\inst4|dP|lut|datat [2]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[6]~6 .lut_mask = 16'hFA0A;
defparam \inst4|dP|mux|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \inst4|dP|regx|r_out~8 (
// Equation(s):
// \inst4|dP|regx|r_out~8_combout  = (\inst4|control|ps.Idle~q  & \inst1|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~8 .lut_mask = 16'hCC00;
defparam \inst4|dP|regx|r_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \inst4|dP|regx|r_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~8_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[7] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \inst4|dP|lut|Mux5~0 (
// Equation(s):
// \inst4|dP|lut|Mux5~0_combout  = (\inst4|dP|count|out [1] & (\inst4|dP|count|out [2] & !\inst4|dP|count|out [0])) # (!\inst4|dP|count|out [1] & (\inst4|dP|count|out [2] $ (!\inst4|dP|count|out [0])))

	.dataa(gnd),
	.datab(\inst4|dP|count|out [1]),
	.datac(\inst4|dP|count|out [2]),
	.datad(\inst4|dP|count|out [0]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux5~0 .lut_mask = 16'h30C3;
defparam \inst4|dP|lut|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \inst4|dP|lut|datat[7] (
// Equation(s):
// \inst4|dP|lut|datat [7] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (\inst4|dP|lut|datat [7])) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((\inst4|dP|lut|Mux5~0_combout )))

	.dataa(\inst4|dP|lut|datat [7]),
	.datab(\inst4|dP|lut|Mux5~0_combout ),
	.datac(gnd),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [7]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[7] .lut_mask = 16'hAACC;
defparam \inst4|dP|lut|datat[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \inst4|dP|mux|y[7]~7 (
// Equation(s):
// \inst4|dP|mux|y[7]~7_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [7]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [7]))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(\inst4|dP|regx|r_out [7]),
	.datac(gnd),
	.datad(\inst4|dP|lut|datat [7]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[7]~7 .lut_mask = 16'hEE44;
defparam \inst4|dP|mux|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \inst4|dP|regx|r_out~9 (
// Equation(s):
// \inst4|dP|regx|r_out~9_combout  = (\inst4|control|ps.Idle~q  & \inst1|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~9 .lut_mask = 16'hCC00;
defparam \inst4|dP|regx|r_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \inst4|dP|regx|r_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~9_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[8] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \inst4|dP|mux|y[8]~8 (
// Equation(s):
// \inst4|dP|mux|y[8]~8_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [0]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [8]))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(gnd),
	.datac(\inst4|dP|regx|r_out [8]),
	.datad(\inst4|dP|lut|datat [0]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[8]~8 .lut_mask = 16'hFA50;
defparam \inst4|dP|mux|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \inst4|dP|regx|r_out~10 (
// Equation(s):
// \inst4|dP|regx|r_out~10_combout  = (\inst1|altsyncram_component|auto_generated|q_a [9] & \inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~10 .lut_mask = 16'hF000;
defparam \inst4|dP|regx|r_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \inst4|dP|regx|r_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~10_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[9] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \inst4|dP|mux|y[9]~9 (
// Equation(s):
// \inst4|dP|mux|y[9]~9_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [5]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [9]))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(gnd),
	.datac(\inst4|dP|regx|r_out [9]),
	.datad(\inst4|dP|lut|datat [5]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[9]~9 .lut_mask = 16'hFA50;
defparam \inst4|dP|mux|y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \inst4|dP|lut|Mux7~0 (
// Equation(s):
// \inst4|dP|lut|Mux7~0_combout  = (\inst4|dP|count|out [0]) # ((!\inst4|dP|count|out [1] & \inst4|dP|count|out [2]))

	.dataa(gnd),
	.datab(\inst4|dP|count|out [1]),
	.datac(\inst4|dP|count|out [0]),
	.datad(\inst4|dP|count|out [2]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux7~0 .lut_mask = 16'hF3F0;
defparam \inst4|dP|lut|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \inst4|dP|lut|datat[10] (
// Equation(s):
// \inst4|dP|lut|datat [10] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (\inst4|dP|lut|datat [10])) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((!\inst4|dP|lut|Mux7~0_combout )))

	.dataa(\inst4|dP|lut|datat [10]),
	.datab(\inst4|dP|lut|Mux7~0_combout ),
	.datac(gnd),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [10]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[10] .lut_mask = 16'hAA33;
defparam \inst4|dP|lut|datat[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \inst4|dP|regx|r_out~11 (
// Equation(s):
// \inst4|dP|regx|r_out~11_combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & \inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~11 .lut_mask = 16'hF000;
defparam \inst4|dP|regx|r_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \inst4|dP|regx|r_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~11_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[10] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \inst4|dP|mux|y[10]~10 (
// Equation(s):
// \inst4|dP|mux|y[10]~10_combout  = (\inst4|control|ps.Mult2~q  & (\inst4|dP|lut|datat [10])) # (!\inst4|control|ps.Mult2~q  & ((\inst4|dP|regx|r_out [10])))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(gnd),
	.datac(\inst4|dP|lut|datat [10]),
	.datad(\inst4|dP|regx|r_out [10]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[10]~10 .lut_mask = 16'hF5A0;
defparam \inst4|dP|mux|y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \inst4|dP|regx|r_out~12 (
// Equation(s):
// \inst4|dP|regx|r_out~12_combout  = (\inst4|control|ps.Idle~q  & \inst1|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~12 .lut_mask = 16'hCC00;
defparam \inst4|dP|regx|r_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \inst4|dP|regx|r_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|regx|r_out~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[11] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \inst4|dP|mux|y[11]~11 (
// Equation(s):
// \inst4|dP|mux|y[11]~11_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [3]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [11]))

	.dataa(gnd),
	.datab(\inst4|dP|regx|r_out [11]),
	.datac(\inst4|control|ps.Mult2~q ),
	.datad(\inst4|dP|lut|datat [3]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[11]~11 .lut_mask = 16'hFC0C;
defparam \inst4|dP|mux|y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \inst4|dP|regx|r_out~13 (
// Equation(s):
// \inst4|dP|regx|r_out~13_combout  = (\inst4|control|ps.Idle~q  & \inst1|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~13 .lut_mask = 16'hCC00;
defparam \inst4|dP|regx|r_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \inst4|dP|regx|r_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~13_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[12] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \inst4|dP|mux|y[12]~12 (
// Equation(s):
// \inst4|dP|mux|y[12]~12_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [0]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [12]))

	.dataa(gnd),
	.datab(\inst4|control|ps.Mult2~q ),
	.datac(\inst4|dP|regx|r_out [12]),
	.datad(\inst4|dP|lut|datat [0]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[12]~12 .lut_mask = 16'hFC30;
defparam \inst4|dP|mux|y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \inst4|dP|regx|r_out~14 (
// Equation(s):
// \inst4|dP|regx|r_out~14_combout  = (\inst1|altsyncram_component|auto_generated|q_a [13] & \inst4|control|ps.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~14 .lut_mask = 16'hF000;
defparam \inst4|dP|regx|r_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \inst4|dP|regx|r_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~14_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[13] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \inst4|dP|lut|Mux10~0 (
// Equation(s):
// \inst4|dP|lut|Mux10~0_combout  = (\inst4|dP|count|out [2]) # ((!\inst4|dP|count|out [0] & !\inst4|dP|count|out [1]))

	.dataa(\inst4|dP|count|out [0]),
	.datab(gnd),
	.datac(\inst4|dP|count|out [2]),
	.datad(\inst4|dP|count|out [1]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux10~0 .lut_mask = 16'hF0F5;
defparam \inst4|dP|lut|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \inst4|dP|lut|datat[13] (
// Equation(s):
// \inst4|dP|lut|datat [13] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (\inst4|dP|lut|datat [13])) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((\inst4|dP|lut|Mux10~0_combout )))

	.dataa(\inst4|dP|lut|datat [13]),
	.datab(gnd),
	.datac(\inst4|dP|lut|Mux10~0_combout ),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [13]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[13] .lut_mask = 16'hAAF0;
defparam \inst4|dP|lut|datat[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \inst4|dP|mux|y[13]~13 (
// Equation(s):
// \inst4|dP|mux|y[13]~13_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [13]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [13]))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(\inst4|dP|regx|r_out [13]),
	.datac(gnd),
	.datad(\inst4|dP|lut|datat [13]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[13]~13 .lut_mask = 16'hEE44;
defparam \inst4|dP|mux|y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \inst4|dP|regx|r_out~15 (
// Equation(s):
// \inst4|dP|regx|r_out~15_combout  = (\inst4|control|ps.Idle~q  & \inst1|altsyncram_component|auto_generated|q_a [14])

	.dataa(gnd),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~15 .lut_mask = 16'hCC00;
defparam \inst4|dP|regx|r_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \inst4|dP|regx|r_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~15_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[14] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \inst4|dP|lut|Mux11~0 (
// Equation(s):
// \inst4|dP|lut|Mux11~0_combout  = (\inst4|dP|count|out [2]) # ((!\inst4|dP|count|out [1] & \inst4|dP|count|out [0]))

	.dataa(gnd),
	.datab(\inst4|dP|count|out [1]),
	.datac(\inst4|dP|count|out [2]),
	.datad(\inst4|dP|count|out [0]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux11~0 .lut_mask = 16'hF3F0;
defparam \inst4|dP|lut|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \inst4|dP|lut|datat[14] (
// Equation(s):
// \inst4|dP|lut|datat [14] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((\inst4|dP|lut|datat [14]))) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (!\inst4|dP|lut|Mux11~0_combout ))

	.dataa(\inst4|dP|lut|Mux11~0_combout ),
	.datab(\inst4|dP|lut|datat [14]),
	.datac(gnd),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [14]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[14] .lut_mask = 16'hCC55;
defparam \inst4|dP|lut|datat[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \inst4|dP|mux|y[14]~14 (
// Equation(s):
// \inst4|dP|mux|y[14]~14_combout  = (\inst4|control|ps.Mult2~q  & ((\inst4|dP|lut|datat [14]))) # (!\inst4|control|ps.Mult2~q  & (\inst4|dP|regx|r_out [14]))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(gnd),
	.datac(\inst4|dP|regx|r_out [14]),
	.datad(\inst4|dP|lut|datat [14]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[14]~14 .lut_mask = 16'hFA50;
defparam \inst4|dP|mux|y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \inst4|dP|lut|Mux13~0 (
// Equation(s):
// \inst4|dP|lut|Mux13~0_combout  = (\inst4|dP|count|out [2]) # (\inst4|dP|count|out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|dP|count|out [2]),
	.datad(\inst4|dP|count|out [1]),
	.cin(gnd),
	.combout(\inst4|dP|lut|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|Mux13~0 .lut_mask = 16'hFFF0;
defparam \inst4|dP|lut|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \inst4|dP|lut|datat[15] (
// Equation(s):
// \inst4|dP|lut|datat [15] = (GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & ((\inst4|dP|lut|datat [15]))) # (!GLOBAL(\inst4|dP|count|out[3]~clkctrl_outclk ) & (!\inst4|dP|lut|Mux13~0_combout ))

	.dataa(\inst4|dP|lut|Mux13~0_combout ),
	.datab(\inst4|dP|lut|datat [15]),
	.datac(gnd),
	.datad(\inst4|dP|count|out[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|dP|lut|datat [15]),
	.cout());
// synopsys translate_off
defparam \inst4|dP|lut|datat[15] .lut_mask = 16'hCC55;
defparam \inst4|dP|lut|datat[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \inst4|dP|regx|r_out~16 (
// Equation(s):
// \inst4|dP|regx|r_out~16_combout  = (\inst4|control|ps.Idle~q  & \inst1|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|dP|regx|r_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|regx|r_out~16 .lut_mask = 16'hC0C0;
defparam \inst4|dP|regx|r_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \inst4|dP|regx|r_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|dP|regx|r_out~16_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|dP|regx|r_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|regx|r_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|regx|r_out[15] .is_wysiwyg = "true";
defparam \inst4|dP|regx|r_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \inst4|dP|mux|y[15]~15 (
// Equation(s):
// \inst4|dP|mux|y[15]~15_combout  = (\inst4|control|ps.Mult2~q  & (\inst4|dP|lut|datat [15])) # (!\inst4|control|ps.Mult2~q  & ((\inst4|dP|regx|r_out [15])))

	.dataa(\inst4|control|ps.Mult2~q ),
	.datab(\inst4|dP|lut|datat [15]),
	.datac(gnd),
	.datad(\inst4|dP|regx|r_out [15]),
	.cin(gnd),
	.combout(\inst4|dP|mux|y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|mux|y[15]~15 .lut_mask = 16'hDD88;
defparam \inst4|dP|mux|y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y9_N0
cycloneive_mac_mult \inst4|dP|mult|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(!\rst~inputclkctrl_outclk ),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.dataa({\inst4|dP|mux|y[15]~15_combout ,\inst4|dP|mux|y[14]~14_combout ,\inst4|dP|mux|y[13]~13_combout ,\inst4|dP|mux|y[12]~12_combout ,\inst4|dP|mux|y[11]~11_combout ,\inst4|dP|mux|y[10]~10_combout ,\inst4|dP|mux|y[9]~9_combout ,\inst4|dP|mux|y[8]~8_combout ,
\inst4|dP|mux|y[7]~7_combout ,\inst4|dP|mux|y[6]~6_combout ,\inst4|dP|mux|y[5]~5_combout ,\inst4|dP|mux|y[4]~4_combout ,\inst4|dP|mux|y[3]~3_combout ,\inst4|dP|mux|y[2]~2_combout ,\inst4|dP|mux|y[1]~1_combout ,\inst4|dP|mux|y[0]~0_combout ,gnd,gnd}),
	.datab({\inst4|dP|rtemp|r_out~0_combout ,\inst4|dP|rtemp|r_out~2_combout ,\inst4|dP|rtemp|r_out~3_combout ,\inst4|dP|rtemp|r_out~4_combout ,\inst4|dP|rtemp|r_out~5_combout ,\inst4|dP|rtemp|r_out~6_combout ,\inst4|dP|rtemp|r_out~7_combout ,\inst4|dP|rtemp|r_out~8_combout ,
\inst4|dP|rtemp|r_out~9_combout ,\inst4|dP|rtemp|r_out~10_combout ,\inst4|dP|rtemp|r_out~11_combout ,\inst4|dP|rtemp|r_out~12_combout ,\inst4|dP|rtemp|r_out~13_combout ,\inst4|dP|rtemp|r_out~14_combout ,\inst4|dP|rtemp|r_out~15_combout ,
\inst4|dP|rtemp|r_out~16_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst4|dP|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst4|dP|mult|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst4|dP|mult|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst4|dP|mult|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \inst4|dP|mult|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst4|dP|mult|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst4|dP|mult|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y9_N2
cycloneive_mac_out \inst4|dP|mult|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~dataout ,
\inst4|dP|mult|Mult0|auto_generated|mac_mult1~3 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~2 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~1 ,\inst4|dP|mult|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst4|dP|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst4|dP|mult|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst4|dP|mult|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~2 (
// Equation(s):
// \inst4|dP|rtemp|r_out~2_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT30 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~2 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~3 (
// Equation(s):
// \inst4|dP|rtemp|r_out~3_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT29 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~3 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~4 (
// Equation(s):
// \inst4|dP|rtemp|r_out~4_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT28 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~4 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~5 (
// Equation(s):
// \inst4|dP|rtemp|r_out~5_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT27 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(gnd),
	.datac(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~5 .lut_mask = 16'hFA00;
defparam \inst4|dP|rtemp|r_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~6 (
// Equation(s):
// \inst4|dP|rtemp|r_out~6_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT26 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~6 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~7 (
// Equation(s):
// \inst4|dP|rtemp|r_out~7_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT25 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~7 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~8 (
// Equation(s):
// \inst4|dP|rtemp|r_out~8_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT24 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(gnd),
	.datac(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~8 .lut_mask = 16'hFA00;
defparam \inst4|dP|rtemp|r_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~9 (
// Equation(s):
// \inst4|dP|rtemp|r_out~9_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT23 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~9 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~10 (
// Equation(s):
// \inst4|dP|rtemp|r_out~10_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT22 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~10 .lut_mask = 16'hC8C8;
defparam \inst4|dP|rtemp|r_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~11 (
// Equation(s):
// \inst4|dP|rtemp|r_out~11_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT21 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~11 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~12 (
// Equation(s):
// \inst4|dP|rtemp|r_out~12_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT20 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(gnd),
	.datac(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datad(\inst4|control|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~12 .lut_mask = 16'hFA00;
defparam \inst4|dP|rtemp|r_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~13 (
// Equation(s):
// \inst4|dP|rtemp|r_out~13_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT19 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~13 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~14 (
// Equation(s):
// \inst4|dP|rtemp|r_out~14_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT18 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~14 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~15 (
// Equation(s):
// \inst4|dP|rtemp|r_out~15_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT17 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~15 .lut_mask = 16'hC8C8;
defparam \inst4|dP|rtemp|r_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~16 (
// Equation(s):
// \inst4|dP|rtemp|r_out~16_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT16 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~16 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \inst4|dP|rtemp|r_out~0 (
// Equation(s):
// \inst4|dP|rtemp|r_out~0_combout  = (\inst4|control|ps.Idle~q  & ((\inst4|control|ps.Begin~q ) # (\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT31 )))

	.dataa(\inst4|control|ps.Begin~q ),
	.datab(\inst4|control|ps.Idle~q ),
	.datac(gnd),
	.datad(\inst4|dP|mult|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(gnd),
	.combout(\inst4|dP|rtemp|r_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out~0 .lut_mask = 16'hCC88;
defparam \inst4|dP|rtemp|r_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \inst4|dP|rtemp|r_out[15]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \inst4|dP|rtemp|r_out[14]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \inst4|dP|rtemp|r_out[13]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \inst4|dP|rtemp|r_out[12]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \inst4|dP|rtemp|r_out[11]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \inst4|dP|rtemp|r_out[10]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \inst4|dP|rtemp|r_out[9]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \inst4|dP|rtemp|r_out[8]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \inst4|dP|rtemp|r_out[7]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \inst4|dP|rtemp|r_out[6]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \inst4|dP|rtemp|r_out[5]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \inst4|dP|rtemp|r_out[4]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \inst4|dP|rtemp|r_out[3]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \inst4|dP|rtemp|r_out[2]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \inst4|dP|rtemp|r_out[1]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \inst4|dP|rtemp|r_out[0]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rtemp|r_out~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|dP|rtemp|r_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rtemp|r_out[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rtemp|r_out[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst4|dP|rtemp|r_out[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \inst4|dP|rres|r_out[0]~18 (
// Equation(s):
// \inst4|dP|rres|r_out[0]~18_combout  = (\inst4|dP|rtemp|r_out[0]~_Duplicate_1_q  & (\inst4|dP|rres|r_out [0] $ (VCC))) # (!\inst4|dP|rtemp|r_out[0]~_Duplicate_1_q  & (\inst4|dP|rres|r_out [0] & VCC))
// \inst4|dP|rres|r_out[0]~19  = CARRY((\inst4|dP|rtemp|r_out[0]~_Duplicate_1_q  & \inst4|dP|rres|r_out [0]))

	.dataa(\inst4|dP|rtemp|r_out[0]~_Duplicate_1_q ),
	.datab(\inst4|dP|rres|r_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|dP|rres|r_out[0]~18_combout ),
	.cout(\inst4|dP|rres|r_out[0]~19 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[0]~18 .lut_mask = 16'h6688;
defparam \inst4|dP|rres|r_out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \inst4|dP|rres|r_out[12]~54 (
// Equation(s):
// \inst4|dP|rres|r_out[12]~54_combout  = (\inst4|control|ps.Add~q ) # (\inst4|control|ps.Begin~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|control|ps.Add~q ),
	.datad(\inst4|control|ps.Begin~q ),
	.cin(gnd),
	.combout(\inst4|dP|rres|r_out[12]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rres|r_out[12]~54 .lut_mask = 16'hFFF0;
defparam \inst4|dP|rres|r_out[12]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N15
dffeas \inst4|dP|rres|r_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[0]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[0] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \inst4|dP|rres|r_out[1]~20 (
// Equation(s):
// \inst4|dP|rres|r_out[1]~20_combout  = (\inst4|dP|rtemp|r_out[1]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [1] & (\inst4|dP|rres|r_out[0]~19  & VCC)) # (!\inst4|dP|rres|r_out [1] & (!\inst4|dP|rres|r_out[0]~19 )))) # 
// (!\inst4|dP|rtemp|r_out[1]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [1] & (!\inst4|dP|rres|r_out[0]~19 )) # (!\inst4|dP|rres|r_out [1] & ((\inst4|dP|rres|r_out[0]~19 ) # (GND)))))
// \inst4|dP|rres|r_out[1]~21  = CARRY((\inst4|dP|rtemp|r_out[1]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out [1] & !\inst4|dP|rres|r_out[0]~19 )) # (!\inst4|dP|rtemp|r_out[1]~_Duplicate_1_q  & ((!\inst4|dP|rres|r_out[0]~19 ) # (!\inst4|dP|rres|r_out [1]))))

	.dataa(\inst4|dP|rtemp|r_out[1]~_Duplicate_1_q ),
	.datab(\inst4|dP|rres|r_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[0]~19 ),
	.combout(\inst4|dP|rres|r_out[1]~20_combout ),
	.cout(\inst4|dP|rres|r_out[1]~21 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[1]~20 .lut_mask = 16'h9617;
defparam \inst4|dP|rres|r_out[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \inst4|dP|rres|r_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[1]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[1] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \inst4|dP|rres|r_out[2]~22 (
// Equation(s):
// \inst4|dP|rres|r_out[2]~22_combout  = ((\inst4|dP|rtemp|r_out[2]~_Duplicate_1_q  $ (\inst4|dP|rres|r_out [2] $ (!\inst4|dP|rres|r_out[1]~21 )))) # (GND)
// \inst4|dP|rres|r_out[2]~23  = CARRY((\inst4|dP|rtemp|r_out[2]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [2]) # (!\inst4|dP|rres|r_out[1]~21 ))) # (!\inst4|dP|rtemp|r_out[2]~_Duplicate_1_q  & (\inst4|dP|rres|r_out [2] & !\inst4|dP|rres|r_out[1]~21 )))

	.dataa(\inst4|dP|rtemp|r_out[2]~_Duplicate_1_q ),
	.datab(\inst4|dP|rres|r_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[1]~21 ),
	.combout(\inst4|dP|rres|r_out[2]~22_combout ),
	.cout(\inst4|dP|rres|r_out[2]~23 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[2]~22 .lut_mask = 16'h698E;
defparam \inst4|dP|rres|r_out[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \inst4|dP|rres|r_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[2]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[2] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \inst4|dP|rres|r_out[3]~24 (
// Equation(s):
// \inst4|dP|rres|r_out[3]~24_combout  = (\inst4|dP|rtemp|r_out[3]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [3] & (\inst4|dP|rres|r_out[2]~23  & VCC)) # (!\inst4|dP|rres|r_out [3] & (!\inst4|dP|rres|r_out[2]~23 )))) # 
// (!\inst4|dP|rtemp|r_out[3]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [3] & (!\inst4|dP|rres|r_out[2]~23 )) # (!\inst4|dP|rres|r_out [3] & ((\inst4|dP|rres|r_out[2]~23 ) # (GND)))))
// \inst4|dP|rres|r_out[3]~25  = CARRY((\inst4|dP|rtemp|r_out[3]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out [3] & !\inst4|dP|rres|r_out[2]~23 )) # (!\inst4|dP|rtemp|r_out[3]~_Duplicate_1_q  & ((!\inst4|dP|rres|r_out[2]~23 ) # (!\inst4|dP|rres|r_out [3]))))

	.dataa(\inst4|dP|rtemp|r_out[3]~_Duplicate_1_q ),
	.datab(\inst4|dP|rres|r_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[2]~23 ),
	.combout(\inst4|dP|rres|r_out[3]~24_combout ),
	.cout(\inst4|dP|rres|r_out[3]~25 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[3]~24 .lut_mask = 16'h9617;
defparam \inst4|dP|rres|r_out[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \inst4|dP|rres|r_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[3]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[3] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \inst4|dP|rres|r_out[4]~26 (
// Equation(s):
// \inst4|dP|rres|r_out[4]~26_combout  = ((\inst4|dP|rres|r_out [4] $ (\inst4|dP|rtemp|r_out[4]~_Duplicate_1_q  $ (!\inst4|dP|rres|r_out[3]~25 )))) # (GND)
// \inst4|dP|rres|r_out[4]~27  = CARRY((\inst4|dP|rres|r_out [4] & ((\inst4|dP|rtemp|r_out[4]~_Duplicate_1_q ) # (!\inst4|dP|rres|r_out[3]~25 ))) # (!\inst4|dP|rres|r_out [4] & (\inst4|dP|rtemp|r_out[4]~_Duplicate_1_q  & !\inst4|dP|rres|r_out[3]~25 )))

	.dataa(\inst4|dP|rres|r_out [4]),
	.datab(\inst4|dP|rtemp|r_out[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[3]~25 ),
	.combout(\inst4|dP|rres|r_out[4]~26_combout ),
	.cout(\inst4|dP|rres|r_out[4]~27 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[4]~26 .lut_mask = 16'h698E;
defparam \inst4|dP|rres|r_out[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \inst4|dP|rres|r_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[4]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[4] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \inst4|dP|rres|r_out[5]~28 (
// Equation(s):
// \inst4|dP|rres|r_out[5]~28_combout  = (\inst4|dP|rtemp|r_out[5]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [5] & (\inst4|dP|rres|r_out[4]~27  & VCC)) # (!\inst4|dP|rres|r_out [5] & (!\inst4|dP|rres|r_out[4]~27 )))) # 
// (!\inst4|dP|rtemp|r_out[5]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [5] & (!\inst4|dP|rres|r_out[4]~27 )) # (!\inst4|dP|rres|r_out [5] & ((\inst4|dP|rres|r_out[4]~27 ) # (GND)))))
// \inst4|dP|rres|r_out[5]~29  = CARRY((\inst4|dP|rtemp|r_out[5]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out [5] & !\inst4|dP|rres|r_out[4]~27 )) # (!\inst4|dP|rtemp|r_out[5]~_Duplicate_1_q  & ((!\inst4|dP|rres|r_out[4]~27 ) # (!\inst4|dP|rres|r_out [5]))))

	.dataa(\inst4|dP|rtemp|r_out[5]~_Duplicate_1_q ),
	.datab(\inst4|dP|rres|r_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[4]~27 ),
	.combout(\inst4|dP|rres|r_out[5]~28_combout ),
	.cout(\inst4|dP|rres|r_out[5]~29 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[5]~28 .lut_mask = 16'h9617;
defparam \inst4|dP|rres|r_out[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \inst4|dP|rres|r_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[5]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[5] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \inst4|dP|rres|r_out[6]~30 (
// Equation(s):
// \inst4|dP|rres|r_out[6]~30_combout  = ((\inst4|dP|rres|r_out [6] $ (\inst4|dP|rtemp|r_out[6]~_Duplicate_1_q  $ (!\inst4|dP|rres|r_out[5]~29 )))) # (GND)
// \inst4|dP|rres|r_out[6]~31  = CARRY((\inst4|dP|rres|r_out [6] & ((\inst4|dP|rtemp|r_out[6]~_Duplicate_1_q ) # (!\inst4|dP|rres|r_out[5]~29 ))) # (!\inst4|dP|rres|r_out [6] & (\inst4|dP|rtemp|r_out[6]~_Duplicate_1_q  & !\inst4|dP|rres|r_out[5]~29 )))

	.dataa(\inst4|dP|rres|r_out [6]),
	.datab(\inst4|dP|rtemp|r_out[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[5]~29 ),
	.combout(\inst4|dP|rres|r_out[6]~30_combout ),
	.cout(\inst4|dP|rres|r_out[6]~31 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[6]~30 .lut_mask = 16'h698E;
defparam \inst4|dP|rres|r_out[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N27
dffeas \inst4|dP|rres|r_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[6]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[6] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \inst4|dP|rres|r_out[7]~32 (
// Equation(s):
// \inst4|dP|rres|r_out[7]~32_combout  = (\inst4|dP|rtemp|r_out[7]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [7] & (\inst4|dP|rres|r_out[6]~31  & VCC)) # (!\inst4|dP|rres|r_out [7] & (!\inst4|dP|rres|r_out[6]~31 )))) # 
// (!\inst4|dP|rtemp|r_out[7]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [7] & (!\inst4|dP|rres|r_out[6]~31 )) # (!\inst4|dP|rres|r_out [7] & ((\inst4|dP|rres|r_out[6]~31 ) # (GND)))))
// \inst4|dP|rres|r_out[7]~33  = CARRY((\inst4|dP|rtemp|r_out[7]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out [7] & !\inst4|dP|rres|r_out[6]~31 )) # (!\inst4|dP|rtemp|r_out[7]~_Duplicate_1_q  & ((!\inst4|dP|rres|r_out[6]~31 ) # (!\inst4|dP|rres|r_out [7]))))

	.dataa(\inst4|dP|rtemp|r_out[7]~_Duplicate_1_q ),
	.datab(\inst4|dP|rres|r_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[6]~31 ),
	.combout(\inst4|dP|rres|r_out[7]~32_combout ),
	.cout(\inst4|dP|rres|r_out[7]~33 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[7]~32 .lut_mask = 16'h9617;
defparam \inst4|dP|rres|r_out[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \inst4|dP|rres|r_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[7]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[7] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \inst4|dP|rres|r_out[8]~34 (
// Equation(s):
// \inst4|dP|rres|r_out[8]~34_combout  = ((\inst4|dP|rres|r_out [8] $ (\inst4|dP|rtemp|r_out[8]~_Duplicate_1_q  $ (!\inst4|dP|rres|r_out[7]~33 )))) # (GND)
// \inst4|dP|rres|r_out[8]~35  = CARRY((\inst4|dP|rres|r_out [8] & ((\inst4|dP|rtemp|r_out[8]~_Duplicate_1_q ) # (!\inst4|dP|rres|r_out[7]~33 ))) # (!\inst4|dP|rres|r_out [8] & (\inst4|dP|rtemp|r_out[8]~_Duplicate_1_q  & !\inst4|dP|rres|r_out[7]~33 )))

	.dataa(\inst4|dP|rres|r_out [8]),
	.datab(\inst4|dP|rtemp|r_out[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[7]~33 ),
	.combout(\inst4|dP|rres|r_out[8]~34_combout ),
	.cout(\inst4|dP|rres|r_out[8]~35 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[8]~34 .lut_mask = 16'h698E;
defparam \inst4|dP|rres|r_out[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \inst4|dP|rres|r_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[8]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[8] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \inst4|dP|rres|r_out[9]~36 (
// Equation(s):
// \inst4|dP|rres|r_out[9]~36_combout  = (\inst4|dP|rres|r_out [9] & ((\inst4|dP|rtemp|r_out[9]~_Duplicate_1_q  & (\inst4|dP|rres|r_out[8]~35  & VCC)) # (!\inst4|dP|rtemp|r_out[9]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out[8]~35 )))) # (!\inst4|dP|rres|r_out 
// [9] & ((\inst4|dP|rtemp|r_out[9]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out[8]~35 )) # (!\inst4|dP|rtemp|r_out[9]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out[8]~35 ) # (GND)))))
// \inst4|dP|rres|r_out[9]~37  = CARRY((\inst4|dP|rres|r_out [9] & (!\inst4|dP|rtemp|r_out[9]~_Duplicate_1_q  & !\inst4|dP|rres|r_out[8]~35 )) # (!\inst4|dP|rres|r_out [9] & ((!\inst4|dP|rres|r_out[8]~35 ) # (!\inst4|dP|rtemp|r_out[9]~_Duplicate_1_q ))))

	.dataa(\inst4|dP|rres|r_out [9]),
	.datab(\inst4|dP|rtemp|r_out[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[8]~35 ),
	.combout(\inst4|dP|rres|r_out[9]~36_combout ),
	.cout(\inst4|dP|rres|r_out[9]~37 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[9]~36 .lut_mask = 16'h9617;
defparam \inst4|dP|rres|r_out[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \inst4|dP|rres|r_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[9]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[9] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \inst4|dP|rres|r_out[10]~38 (
// Equation(s):
// \inst4|dP|rres|r_out[10]~38_combout  = ((\inst4|dP|rtemp|r_out[10]~_Duplicate_1_q  $ (\inst4|dP|rres|r_out [10] $ (!\inst4|dP|rres|r_out[9]~37 )))) # (GND)
// \inst4|dP|rres|r_out[10]~39  = CARRY((\inst4|dP|rtemp|r_out[10]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [10]) # (!\inst4|dP|rres|r_out[9]~37 ))) # (!\inst4|dP|rtemp|r_out[10]~_Duplicate_1_q  & (\inst4|dP|rres|r_out [10] & !\inst4|dP|rres|r_out[9]~37 )))

	.dataa(\inst4|dP|rtemp|r_out[10]~_Duplicate_1_q ),
	.datab(\inst4|dP|rres|r_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[9]~37 ),
	.combout(\inst4|dP|rres|r_out[10]~38_combout ),
	.cout(\inst4|dP|rres|r_out[10]~39 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[10]~38 .lut_mask = 16'h698E;
defparam \inst4|dP|rres|r_out[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N3
dffeas \inst4|dP|rres|r_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[10]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[10] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \inst4|dP|rres|r_out[11]~40 (
// Equation(s):
// \inst4|dP|rres|r_out[11]~40_combout  = (\inst4|dP|rtemp|r_out[11]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [11] & (\inst4|dP|rres|r_out[10]~39  & VCC)) # (!\inst4|dP|rres|r_out [11] & (!\inst4|dP|rres|r_out[10]~39 )))) # 
// (!\inst4|dP|rtemp|r_out[11]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [11] & (!\inst4|dP|rres|r_out[10]~39 )) # (!\inst4|dP|rres|r_out [11] & ((\inst4|dP|rres|r_out[10]~39 ) # (GND)))))
// \inst4|dP|rres|r_out[11]~41  = CARRY((\inst4|dP|rtemp|r_out[11]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out [11] & !\inst4|dP|rres|r_out[10]~39 )) # (!\inst4|dP|rtemp|r_out[11]~_Duplicate_1_q  & ((!\inst4|dP|rres|r_out[10]~39 ) # (!\inst4|dP|rres|r_out 
// [11]))))

	.dataa(\inst4|dP|rtemp|r_out[11]~_Duplicate_1_q ),
	.datab(\inst4|dP|rres|r_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[10]~39 ),
	.combout(\inst4|dP|rres|r_out[11]~40_combout ),
	.cout(\inst4|dP|rres|r_out[11]~41 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[11]~40 .lut_mask = 16'h9617;
defparam \inst4|dP|rres|r_out[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \inst4|dP|rres|r_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[11]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[11] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \inst4|dP|rres|r_out[12]~42 (
// Equation(s):
// \inst4|dP|rres|r_out[12]~42_combout  = ((\inst4|dP|rres|r_out [12] $ (\inst4|dP|rtemp|r_out[12]~_Duplicate_1_q  $ (!\inst4|dP|rres|r_out[11]~41 )))) # (GND)
// \inst4|dP|rres|r_out[12]~43  = CARRY((\inst4|dP|rres|r_out [12] & ((\inst4|dP|rtemp|r_out[12]~_Duplicate_1_q ) # (!\inst4|dP|rres|r_out[11]~41 ))) # (!\inst4|dP|rres|r_out [12] & (\inst4|dP|rtemp|r_out[12]~_Duplicate_1_q  & !\inst4|dP|rres|r_out[11]~41 
// )))

	.dataa(\inst4|dP|rres|r_out [12]),
	.datab(\inst4|dP|rtemp|r_out[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[11]~41 ),
	.combout(\inst4|dP|rres|r_out[12]~42_combout ),
	.cout(\inst4|dP|rres|r_out[12]~43 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[12]~42 .lut_mask = 16'h698E;
defparam \inst4|dP|rres|r_out[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \inst4|dP|rres|r_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[12]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[12] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \inst4|dP|rres|r_out[13]~44 (
// Equation(s):
// \inst4|dP|rres|r_out[13]~44_combout  = (\inst4|dP|rtemp|r_out[13]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [13] & (\inst4|dP|rres|r_out[12]~43  & VCC)) # (!\inst4|dP|rres|r_out [13] & (!\inst4|dP|rres|r_out[12]~43 )))) # 
// (!\inst4|dP|rtemp|r_out[13]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out [13] & (!\inst4|dP|rres|r_out[12]~43 )) # (!\inst4|dP|rres|r_out [13] & ((\inst4|dP|rres|r_out[12]~43 ) # (GND)))))
// \inst4|dP|rres|r_out[13]~45  = CARRY((\inst4|dP|rtemp|r_out[13]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out [13] & !\inst4|dP|rres|r_out[12]~43 )) # (!\inst4|dP|rtemp|r_out[13]~_Duplicate_1_q  & ((!\inst4|dP|rres|r_out[12]~43 ) # (!\inst4|dP|rres|r_out 
// [13]))))

	.dataa(\inst4|dP|rtemp|r_out[13]~_Duplicate_1_q ),
	.datab(\inst4|dP|rres|r_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[12]~43 ),
	.combout(\inst4|dP|rres|r_out[13]~44_combout ),
	.cout(\inst4|dP|rres|r_out[13]~45 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[13]~44 .lut_mask = 16'h9617;
defparam \inst4|dP|rres|r_out[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \inst4|dP|rres|r_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[13]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[13] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \inst4|dP|rres|r_out[14]~46 (
// Equation(s):
// \inst4|dP|rres|r_out[14]~46_combout  = ((\inst4|dP|rres|r_out [14] $ (\inst4|dP|rtemp|r_out[14]~_Duplicate_1_q  $ (!\inst4|dP|rres|r_out[13]~45 )))) # (GND)
// \inst4|dP|rres|r_out[14]~47  = CARRY((\inst4|dP|rres|r_out [14] & ((\inst4|dP|rtemp|r_out[14]~_Duplicate_1_q ) # (!\inst4|dP|rres|r_out[13]~45 ))) # (!\inst4|dP|rres|r_out [14] & (\inst4|dP|rtemp|r_out[14]~_Duplicate_1_q  & !\inst4|dP|rres|r_out[13]~45 
// )))

	.dataa(\inst4|dP|rres|r_out [14]),
	.datab(\inst4|dP|rtemp|r_out[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[13]~45 ),
	.combout(\inst4|dP|rres|r_out[14]~46_combout ),
	.cout(\inst4|dP|rres|r_out[14]~47 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[14]~46 .lut_mask = 16'h698E;
defparam \inst4|dP|rres|r_out[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \inst4|dP|rres|r_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[14]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[14] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \inst4|dP|rres|r_out[15]~48 (
// Equation(s):
// \inst4|dP|rres|r_out[15]~48_combout  = (\inst4|dP|rres|r_out [15] & ((\inst4|dP|rtemp|r_out[15]~_Duplicate_1_q  & (\inst4|dP|rres|r_out[14]~47  & VCC)) # (!\inst4|dP|rtemp|r_out[15]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out[14]~47 )))) # 
// (!\inst4|dP|rres|r_out [15] & ((\inst4|dP|rtemp|r_out[15]~_Duplicate_1_q  & (!\inst4|dP|rres|r_out[14]~47 )) # (!\inst4|dP|rtemp|r_out[15]~_Duplicate_1_q  & ((\inst4|dP|rres|r_out[14]~47 ) # (GND)))))
// \inst4|dP|rres|r_out[15]~49  = CARRY((\inst4|dP|rres|r_out [15] & (!\inst4|dP|rtemp|r_out[15]~_Duplicate_1_q  & !\inst4|dP|rres|r_out[14]~47 )) # (!\inst4|dP|rres|r_out [15] & ((!\inst4|dP|rres|r_out[14]~47 ) # (!\inst4|dP|rtemp|r_out[15]~_Duplicate_1_q 
// ))))

	.dataa(\inst4|dP|rres|r_out [15]),
	.datab(\inst4|dP|rtemp|r_out[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[14]~47 ),
	.combout(\inst4|dP|rres|r_out[15]~48_combout ),
	.cout(\inst4|dP|rres|r_out[15]~49 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[15]~48 .lut_mask = 16'h9617;
defparam \inst4|dP|rres|r_out[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \inst4|dP|rres|r_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[15]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[15] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \inst4|dP|rres|r_out[16]~50 (
// Equation(s):
// \inst4|dP|rres|r_out[16]~50_combout  = (\inst4|dP|rres|r_out [16] & (\inst4|dP|rres|r_out[15]~49  $ (GND))) # (!\inst4|dP|rres|r_out [16] & (!\inst4|dP|rres|r_out[15]~49  & VCC))
// \inst4|dP|rres|r_out[16]~51  = CARRY((\inst4|dP|rres|r_out [16] & !\inst4|dP|rres|r_out[15]~49 ))

	.dataa(gnd),
	.datab(\inst4|dP|rres|r_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|dP|rres|r_out[15]~49 ),
	.combout(\inst4|dP|rres|r_out[16]~50_combout ),
	.cout(\inst4|dP|rres|r_out[16]~51 ));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[16]~50 .lut_mask = 16'hC30C;
defparam \inst4|dP|rres|r_out[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \inst4|dP|rres|r_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[16]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[16] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \inst4|dP|rres|r_out[17]~52 (
// Equation(s):
// \inst4|dP|rres|r_out[17]~52_combout  = \inst4|dP|rres|r_out[16]~51  $ (\inst4|dP|rres|r_out [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|dP|rres|r_out [17]),
	.cin(\inst4|dP|rres|r_out[16]~51 ),
	.combout(\inst4|dP|rres|r_out[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|dP|rres|r_out[17]~52 .lut_mask = 16'h0FF0;
defparam \inst4|dP|rres|r_out[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \inst4|dP|rres|r_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|dP|rres|r_out[17]~52_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|control|ps.Begin~q ),
	.ena(\inst4|dP|rres|r_out[12]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dP|rres|r_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dP|rres|r_out[17] .is_wysiwyg = "true";
defparam \inst4|dP|rres|r_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N5
dffeas \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N7
dffeas \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N9
dffeas \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  $ (\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.cin(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h0FF0;
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N11
dffeas \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & (!\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT 
// )) # (!\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & ((\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N19
dffeas \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & (\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  
// $ (GND))) # (!\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & (!\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N21
dffeas \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] $ (\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )

	.dataa(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5A;
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\inst3|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\inst3|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst4|dP|rres|r_out [17],\inst4|dP|rres|r_out [16],\inst4|dP|rres|r_out [15],\inst4|dP|rres|r_out [14],\inst4|dP|rres|r_out [13],\inst4|dP|rres|r_out [12],\inst4|dP|rres|r_out [11],\inst4|dP|rres|r_out [10],\inst4|dP|rres|r_out [9],
\inst4|dP|rres|r_out [8],\inst4|dP|rres|r_out [7],\inst4|dP|rres|r_out [6],\inst4|dP|rres|r_out [5],\inst4|dP|rres|r_out [4],\inst4|dP|rres|r_out [3],\inst4|dP|rres|r_out [2],\inst4|dP|rres|r_out [1],\inst4|dP|rres|r_out [0]}),
	.portaaddr({\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst3|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst3|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "fifo0:inst3|scfifo:scfifo_component|scfifo_8e41:auto_generated|a_dpfifo_r541:dpfifo|altsyncram_akm1:FIFOram|ALTSYNCRAM";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 4;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 15;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 18;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 4;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 15;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 18;
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst3|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

assign Done = \Done~output_o ;

assign Cout = \Cout~output_o ;

assign count[7] = \count[7]~output_o ;

assign count[6] = \count[6]~output_o ;

assign count[5] = \count[5]~output_o ;

assign count[4] = \count[4]~output_o ;

assign count[3] = \count[3]~output_o ;

assign count[2] = \count[2]~output_o ;

assign count[1] = \count[1]~output_o ;

assign count[0] = \count[0]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[0] = \data[0]~output_o ;

assign exp_result[17] = \exp_result[17]~output_o ;

assign exp_result[16] = \exp_result[16]~output_o ;

assign exp_result[15] = \exp_result[15]~output_o ;

assign exp_result[14] = \exp_result[14]~output_o ;

assign exp_result[13] = \exp_result[13]~output_o ;

assign exp_result[12] = \exp_result[12]~output_o ;

assign exp_result[11] = \exp_result[11]~output_o ;

assign exp_result[10] = \exp_result[10]~output_o ;

assign exp_result[9] = \exp_result[9]~output_o ;

assign exp_result[8] = \exp_result[8]~output_o ;

assign exp_result[7] = \exp_result[7]~output_o ;

assign exp_result[6] = \exp_result[6]~output_o ;

assign exp_result[5] = \exp_result[5]~output_o ;

assign exp_result[4] = \exp_result[4]~output_o ;

assign exp_result[3] = \exp_result[3]~output_o ;

assign exp_result[2] = \exp_result[2]~output_o ;

assign exp_result[1] = \exp_result[1]~output_o ;

assign exp_result[0] = \exp_result[0]~output_o ;

assign ps[2] = \ps[2]~output_o ;

assign ps[1] = \ps[1]~output_o ;

assign ps[0] = \ps[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
