<stg><name>array_sum</name>


<trans_list>

<trans id="295" from="1" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="2" to="3">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="3" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="4" to="5">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="5" to="6">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="6" to="7">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="7" to="8">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="8" to="9">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="9" to="10">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="10" to="11">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="11" to="12">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="12" to="13">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="13" to="14">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="14" to="15">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="15" to="16">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="16" to="17">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="17" to="18">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="18" to="19">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="19" to="20">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="20" to="21">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="21" to="22">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="22" to="23">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="23" to="24">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="24" to="25">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="25" to="26">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="26" to="27">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="27" to="28">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="28" to="29">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="29" to="30">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="30" to="31">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="31" to="32">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="32" to="33">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="33" to="34">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %array_addr = getelementptr [64 x i32]* %array_r, i64 0, i64 0

]]></node>
<StgValue><ssdm name="array_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="6">
<![CDATA[
:5  %array_load = load i32* %array_addr, align 4

]]></node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %array_addr_1 = getelementptr [64 x i32]* %array_r, i64 0, i64 1

]]></node>
<StgValue><ssdm name="array_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="6">
<![CDATA[
:7  %array_load_1 = load i32* %array_addr_1, align 4

]]></node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="6">
<![CDATA[
:5  %array_load = load i32* %array_addr, align 4

]]></node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="6">
<![CDATA[
:7  %array_load_1 = load i32* %array_addr_1, align 4

]]></node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %array_addr_2 = getelementptr [64 x i32]* %array_r, i64 0, i64 2

]]></node>
<StgValue><ssdm name="array_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="6">
<![CDATA[
:9  %array_load_2 = load i32* %array_addr_2, align 4

]]></node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %array_addr_3 = getelementptr [64 x i32]* %array_r, i64 0, i64 3

]]></node>
<StgValue><ssdm name="array_addr_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="6">
<![CDATA[
:11  %array_load_3 = load i32* %array_addr_3, align 4

]]></node>
<StgValue><ssdm name="array_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="6">
<![CDATA[
:9  %array_load_2 = load i32* %array_addr_2, align 4

]]></node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="6">
<![CDATA[
:11  %array_load_3 = load i32* %array_addr_3, align 4

]]></node>
<StgValue><ssdm name="array_load_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %array_addr_4 = getelementptr [64 x i32]* %array_r, i64 0, i64 4

]]></node>
<StgValue><ssdm name="array_addr_4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="6">
<![CDATA[
:13  %array_load_4 = load i32* %array_addr_4, align 4

]]></node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %array_addr_5 = getelementptr [64 x i32]* %array_r, i64 0, i64 5

]]></node>
<StgValue><ssdm name="array_addr_5"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="6">
<![CDATA[
:15  %array_load_5 = load i32* %array_addr_5, align 4

]]></node>
<StgValue><ssdm name="array_load_5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp4 = add i32 %array_load, %array_load_1

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp5 = add i32 %array_load_2, %array_load_3

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  %tmp3 = add i32 %tmp5, %tmp4

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="6">
<![CDATA[
:13  %array_load_4 = load i32* %array_addr_4, align 4

]]></node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="6">
<![CDATA[
:15  %array_load_5 = load i32* %array_addr_5, align 4

]]></node>
<StgValue><ssdm name="array_load_5"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %array_addr_6 = getelementptr [64 x i32]* %array_r, i64 0, i64 6

]]></node>
<StgValue><ssdm name="array_addr_6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="6">
<![CDATA[
:17  %array_load_6 = load i32* %array_addr_6, align 4

]]></node>
<StgValue><ssdm name="array_load_6"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %array_addr_7 = getelementptr [64 x i32]* %array_r, i64 0, i64 7

]]></node>
<StgValue><ssdm name="array_addr_7"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="6">
<![CDATA[
:19  %array_load_7 = load i32* %array_addr_7, align 4

]]></node>
<StgValue><ssdm name="array_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="6">
<![CDATA[
:17  %array_load_6 = load i32* %array_addr_6, align 4

]]></node>
<StgValue><ssdm name="array_load_6"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="6">
<![CDATA[
:19  %array_load_7 = load i32* %array_addr_7, align 4

]]></node>
<StgValue><ssdm name="array_load_7"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %array_addr_8 = getelementptr [64 x i32]* %array_r, i64 0, i64 8

]]></node>
<StgValue><ssdm name="array_addr_8"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="6">
<![CDATA[
:21  %array_load_8 = load i32* %array_addr_8, align 4

]]></node>
<StgValue><ssdm name="array_load_8"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %array_addr_9 = getelementptr [64 x i32]* %array_r, i64 0, i64 9

]]></node>
<StgValue><ssdm name="array_addr_9"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="6">
<![CDATA[
:23  %array_load_9 = load i32* %array_addr_9, align 4

]]></node>
<StgValue><ssdm name="array_load_9"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp7 = add i32 %array_load_4, %array_load_5

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %tmp8 = add i32 %array_load_6, %array_load_7

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137  %tmp6 = add i32 %tmp8, %tmp7

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="6">
<![CDATA[
:21  %array_load_8 = load i32* %array_addr_8, align 4

]]></node>
<StgValue><ssdm name="array_load_8"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="6">
<![CDATA[
:23  %array_load_9 = load i32* %array_addr_9, align 4

]]></node>
<StgValue><ssdm name="array_load_9"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %array_addr_10 = getelementptr [64 x i32]* %array_r, i64 0, i64 10

]]></node>
<StgValue><ssdm name="array_addr_10"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="6">
<![CDATA[
:25  %array_load_10 = load i32* %array_addr_10, align 4

]]></node>
<StgValue><ssdm name="array_load_10"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %array_addr_11 = getelementptr [64 x i32]* %array_r, i64 0, i64 11

]]></node>
<StgValue><ssdm name="array_addr_11"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="6">
<![CDATA[
:27  %array_load_11 = load i32* %array_addr_11, align 4

]]></node>
<StgValue><ssdm name="array_load_11"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %tmp11 = add i32 %array_load_8, %array_load_9

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="6">
<![CDATA[
:25  %array_load_10 = load i32* %array_addr_10, align 4

]]></node>
<StgValue><ssdm name="array_load_10"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="6">
<![CDATA[
:27  %array_load_11 = load i32* %array_addr_11, align 4

]]></node>
<StgValue><ssdm name="array_load_11"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %array_addr_12 = getelementptr [64 x i32]* %array_r, i64 0, i64 12

]]></node>
<StgValue><ssdm name="array_addr_12"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="6">
<![CDATA[
:29  %array_load_12 = load i32* %array_addr_12, align 4

]]></node>
<StgValue><ssdm name="array_load_12"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %array_addr_13 = getelementptr [64 x i32]* %array_r, i64 0, i64 13

]]></node>
<StgValue><ssdm name="array_addr_13"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="6">
<![CDATA[
:31  %array_load_13 = load i32* %array_addr_13, align 4

]]></node>
<StgValue><ssdm name="array_load_13"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140  %tmp12 = add i32 %array_load_10, %array_load_11

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="6">
<![CDATA[
:29  %array_load_12 = load i32* %array_addr_12, align 4

]]></node>
<StgValue><ssdm name="array_load_12"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="6">
<![CDATA[
:31  %array_load_13 = load i32* %array_addr_13, align 4

]]></node>
<StgValue><ssdm name="array_load_13"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %array_addr_14 = getelementptr [64 x i32]* %array_r, i64 0, i64 14

]]></node>
<StgValue><ssdm name="array_addr_14"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="6">
<![CDATA[
:33  %array_load_14 = load i32* %array_addr_14, align 4

]]></node>
<StgValue><ssdm name="array_load_14"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %array_addr_15 = getelementptr [64 x i32]* %array_r, i64 0, i64 15

]]></node>
<StgValue><ssdm name="array_addr_15"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="6">
<![CDATA[
:35  %array_load_15 = load i32* %array_addr_15, align 4

]]></node>
<StgValue><ssdm name="array_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="89" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="6">
<![CDATA[
:33  %array_load_14 = load i32* %array_addr_14, align 4

]]></node>
<StgValue><ssdm name="array_load_14"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="6">
<![CDATA[
:35  %array_load_15 = load i32* %array_addr_15, align 4

]]></node>
<StgValue><ssdm name="array_load_15"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %array_addr_16 = getelementptr [64 x i32]* %array_r, i64 0, i64 16

]]></node>
<StgValue><ssdm name="array_addr_16"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="6">
<![CDATA[
:37  %array_load_16 = load i32* %array_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_load_16"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %array_addr_17 = getelementptr [64 x i32]* %array_r, i64 0, i64 17

]]></node>
<StgValue><ssdm name="array_addr_17"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="6">
<![CDATA[
:39  %array_load_17 = load i32* %array_addr_17, align 4

]]></node>
<StgValue><ssdm name="array_load_17"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:138  %tmp2 = add i32 %tmp6, %tmp3

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %tmp10 = add i32 %tmp12, %tmp11

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp14 = add i32 %array_load_12, %array_load_13

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %tmp15 = add i32 %array_load_14, %array_load_15

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp13 = add i32 %tmp15, %tmp14

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145  %tmp9 = add i32 %tmp13, %tmp10

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %tmp1 = add i32 %tmp9, %tmp2

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="6">
<![CDATA[
:37  %array_load_16 = load i32* %array_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_load_16"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="6">
<![CDATA[
:39  %array_load_17 = load i32* %array_addr_17, align 4

]]></node>
<StgValue><ssdm name="array_load_17"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %array_addr_18 = getelementptr [64 x i32]* %array_r, i64 0, i64 18

]]></node>
<StgValue><ssdm name="array_addr_18"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="6">
<![CDATA[
:41  %array_load_18 = load i32* %array_addr_18, align 4

]]></node>
<StgValue><ssdm name="array_load_18"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %array_addr_19 = getelementptr [64 x i32]* %array_r, i64 0, i64 19

]]></node>
<StgValue><ssdm name="array_addr_19"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="6">
<![CDATA[
:43  %array_load_19 = load i32* %array_addr_19, align 4

]]></node>
<StgValue><ssdm name="array_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="6">
<![CDATA[
:41  %array_load_18 = load i32* %array_addr_18, align 4

]]></node>
<StgValue><ssdm name="array_load_18"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="6">
<![CDATA[
:43  %array_load_19 = load i32* %array_addr_19, align 4

]]></node>
<StgValue><ssdm name="array_load_19"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %array_addr_20 = getelementptr [64 x i32]* %array_r, i64 0, i64 20

]]></node>
<StgValue><ssdm name="array_addr_20"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
:45  %array_load_20 = load i32* %array_addr_20, align 4

]]></node>
<StgValue><ssdm name="array_load_20"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %array_addr_21 = getelementptr [64 x i32]* %array_r, i64 0, i64 21

]]></node>
<StgValue><ssdm name="array_addr_21"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="6">
<![CDATA[
:47  %array_load_21 = load i32* %array_addr_21, align 4

]]></node>
<StgValue><ssdm name="array_load_21"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %tmp19 = add i32 %array_load_16, %array_load_17

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %tmp20 = add i32 %array_load_18, %array_load_19

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:149  %tmp18 = add i32 %tmp20, %tmp19

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
:45  %array_load_20 = load i32* %array_addr_20, align 4

]]></node>
<StgValue><ssdm name="array_load_20"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="6">
<![CDATA[
:47  %array_load_21 = load i32* %array_addr_21, align 4

]]></node>
<StgValue><ssdm name="array_load_21"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %array_addr_22 = getelementptr [64 x i32]* %array_r, i64 0, i64 22

]]></node>
<StgValue><ssdm name="array_addr_22"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
:49  %array_load_22 = load i32* %array_addr_22, align 4

]]></node>
<StgValue><ssdm name="array_load_22"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %array_addr_23 = getelementptr [64 x i32]* %array_r, i64 0, i64 23

]]></node>
<StgValue><ssdm name="array_addr_23"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="6">
<![CDATA[
:51  %array_load_23 = load i32* %array_addr_23, align 4

]]></node>
<StgValue><ssdm name="array_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="123" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
:49  %array_load_22 = load i32* %array_addr_22, align 4

]]></node>
<StgValue><ssdm name="array_load_22"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="6">
<![CDATA[
:51  %array_load_23 = load i32* %array_addr_23, align 4

]]></node>
<StgValue><ssdm name="array_load_23"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %array_addr_24 = getelementptr [64 x i32]* %array_r, i64 0, i64 24

]]></node>
<StgValue><ssdm name="array_addr_24"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="6">
<![CDATA[
:53  %array_load_24 = load i32* %array_addr_24, align 4

]]></node>
<StgValue><ssdm name="array_load_24"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %array_addr_25 = getelementptr [64 x i32]* %array_r, i64 0, i64 25

]]></node>
<StgValue><ssdm name="array_addr_25"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="6">
<![CDATA[
:55  %array_load_25 = load i32* %array_addr_25, align 4

]]></node>
<StgValue><ssdm name="array_load_25"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  %tmp22 = add i32 %array_load_20, %array_load_21

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %tmp23 = add i32 %array_load_22, %array_load_23

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %tmp21 = add i32 %tmp23, %tmp22

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="132" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="6">
<![CDATA[
:53  %array_load_24 = load i32* %array_addr_24, align 4

]]></node>
<StgValue><ssdm name="array_load_24"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="6">
<![CDATA[
:55  %array_load_25 = load i32* %array_addr_25, align 4

]]></node>
<StgValue><ssdm name="array_load_25"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %array_addr_26 = getelementptr [64 x i32]* %array_r, i64 0, i64 26

]]></node>
<StgValue><ssdm name="array_addr_26"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="6">
<![CDATA[
:57  %array_load_26 = load i32* %array_addr_26, align 4

]]></node>
<StgValue><ssdm name="array_load_26"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %array_addr_27 = getelementptr [64 x i32]* %array_r, i64 0, i64 27

]]></node>
<StgValue><ssdm name="array_addr_27"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="6">
<![CDATA[
:59  %array_load_27 = load i32* %array_addr_27, align 4

]]></node>
<StgValue><ssdm name="array_load_27"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp26 = add i32 %array_load_24, %array_load_25

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="139" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="6">
<![CDATA[
:57  %array_load_26 = load i32* %array_addr_26, align 4

]]></node>
<StgValue><ssdm name="array_load_26"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="6">
<![CDATA[
:59  %array_load_27 = load i32* %array_addr_27, align 4

]]></node>
<StgValue><ssdm name="array_load_27"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %array_addr_28 = getelementptr [64 x i32]* %array_r, i64 0, i64 28

]]></node>
<StgValue><ssdm name="array_addr_28"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="6">
<![CDATA[
:61  %array_load_28 = load i32* %array_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_load_28"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %array_addr_29 = getelementptr [64 x i32]* %array_r, i64 0, i64 29

]]></node>
<StgValue><ssdm name="array_addr_29"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="6">
<![CDATA[
:63  %array_load_29 = load i32* %array_addr_29, align 4

]]></node>
<StgValue><ssdm name="array_load_29"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %tmp27 = add i32 %array_load_26, %array_load_27

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="146" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="6">
<![CDATA[
:61  %array_load_28 = load i32* %array_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_load_28"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="6">
<![CDATA[
:63  %array_load_29 = load i32* %array_addr_29, align 4

]]></node>
<StgValue><ssdm name="array_load_29"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %array_addr_30 = getelementptr [64 x i32]* %array_r, i64 0, i64 30

]]></node>
<StgValue><ssdm name="array_addr_30"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="6">
<![CDATA[
:65  %array_load_30 = load i32* %array_addr_30, align 4

]]></node>
<StgValue><ssdm name="array_load_30"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %array_addr_31 = getelementptr [64 x i32]* %array_r, i64 0, i64 31

]]></node>
<StgValue><ssdm name="array_addr_31"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="6">
<![CDATA[
:67  %array_load_31 = load i32* %array_addr_31, align 4

]]></node>
<StgValue><ssdm name="array_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="152" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="6">
<![CDATA[
:65  %array_load_30 = load i32* %array_addr_30, align 4

]]></node>
<StgValue><ssdm name="array_load_30"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="6">
<![CDATA[
:67  %array_load_31 = load i32* %array_addr_31, align 4

]]></node>
<StgValue><ssdm name="array_load_31"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %array_addr_32 = getelementptr [64 x i32]* %array_r, i64 0, i64 32

]]></node>
<StgValue><ssdm name="array_addr_32"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="6">
<![CDATA[
:69  %array_load_32 = load i32* %array_addr_32, align 4

]]></node>
<StgValue><ssdm name="array_load_32"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %array_addr_33 = getelementptr [64 x i32]* %array_r, i64 0, i64 33

]]></node>
<StgValue><ssdm name="array_addr_33"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="6">
<![CDATA[
:71  %array_load_33 = load i32* %array_addr_33, align 4

]]></node>
<StgValue><ssdm name="array_load_33"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp17 = add i32 %tmp21, %tmp18

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:156  %tmp25 = add i32 %tmp27, %tmp26

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157  %tmp29 = add i32 %array_load_28, %array_load_29

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158  %tmp30 = add i32 %array_load_30, %array_load_31

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %tmp28 = add i32 %tmp30, %tmp29

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %tmp24 = add i32 %tmp28, %tmp25

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161  %tmp16 = add i32 %tmp24, %tmp17

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="165" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="6">
<![CDATA[
:69  %array_load_32 = load i32* %array_addr_32, align 4

]]></node>
<StgValue><ssdm name="array_load_32"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="6">
<![CDATA[
:71  %array_load_33 = load i32* %array_addr_33, align 4

]]></node>
<StgValue><ssdm name="array_load_33"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %array_addr_34 = getelementptr [64 x i32]* %array_r, i64 0, i64 34

]]></node>
<StgValue><ssdm name="array_addr_34"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="6">
<![CDATA[
:73  %array_load_34 = load i32* %array_addr_34, align 4

]]></node>
<StgValue><ssdm name="array_load_34"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %array_addr_35 = getelementptr [64 x i32]* %array_r, i64 0, i64 35

]]></node>
<StgValue><ssdm name="array_addr_35"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="6">
<![CDATA[
:75  %array_load_35 = load i32* %array_addr_35, align 4

]]></node>
<StgValue><ssdm name="array_load_35"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %tmp35 = add i32 %array_load_32, %array_load_33

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="172" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="6">
<![CDATA[
:73  %array_load_34 = load i32* %array_addr_34, align 4

]]></node>
<StgValue><ssdm name="array_load_34"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="6">
<![CDATA[
:75  %array_load_35 = load i32* %array_addr_35, align 4

]]></node>
<StgValue><ssdm name="array_load_35"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %array_addr_36 = getelementptr [64 x i32]* %array_r, i64 0, i64 36

]]></node>
<StgValue><ssdm name="array_addr_36"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="6">
<![CDATA[
:77  %array_load_36 = load i32* %array_addr_36, align 4

]]></node>
<StgValue><ssdm name="array_load_36"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %array_addr_37 = getelementptr [64 x i32]* %array_r, i64 0, i64 37

]]></node>
<StgValue><ssdm name="array_addr_37"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="6">
<![CDATA[
:79  %array_load_37 = load i32* %array_addr_37, align 4

]]></node>
<StgValue><ssdm name="array_load_37"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp36 = add i32 %array_load_34, %array_load_35

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="179" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="6">
<![CDATA[
:77  %array_load_36 = load i32* %array_addr_36, align 4

]]></node>
<StgValue><ssdm name="array_load_36"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="6">
<![CDATA[
:79  %array_load_37 = load i32* %array_addr_37, align 4

]]></node>
<StgValue><ssdm name="array_load_37"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %array_addr_38 = getelementptr [64 x i32]* %array_r, i64 0, i64 38

]]></node>
<StgValue><ssdm name="array_addr_38"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="6">
<![CDATA[
:81  %array_load_38 = load i32* %array_addr_38, align 4

]]></node>
<StgValue><ssdm name="array_load_38"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %array_addr_39 = getelementptr [64 x i32]* %array_r, i64 0, i64 39

]]></node>
<StgValue><ssdm name="array_addr_39"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="6">
<![CDATA[
:83  %array_load_39 = load i32* %array_addr_39, align 4

]]></node>
<StgValue><ssdm name="array_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="185" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="6">
<![CDATA[
:81  %array_load_38 = load i32* %array_addr_38, align 4

]]></node>
<StgValue><ssdm name="array_load_38"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="6">
<![CDATA[
:83  %array_load_39 = load i32* %array_addr_39, align 4

]]></node>
<StgValue><ssdm name="array_load_39"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %array_addr_40 = getelementptr [64 x i32]* %array_r, i64 0, i64 40

]]></node>
<StgValue><ssdm name="array_addr_40"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="6">
<![CDATA[
:85  %array_load_40 = load i32* %array_addr_40, align 4

]]></node>
<StgValue><ssdm name="array_load_40"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %array_addr_41 = getelementptr [64 x i32]* %array_r, i64 0, i64 41

]]></node>
<StgValue><ssdm name="array_addr_41"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="6">
<![CDATA[
:87  %array_load_41 = load i32* %array_addr_41, align 4

]]></node>
<StgValue><ssdm name="array_load_41"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp34 = add i32 %tmp36, %tmp35

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp38 = add i32 %array_load_36, %array_load_37

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:167  %tmp39 = add i32 %array_load_38, %array_load_39

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  %tmp37 = add i32 %tmp39, %tmp38

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:169  %tmp33 = add i32 %tmp37, %tmp34

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="196" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="6">
<![CDATA[
:85  %array_load_40 = load i32* %array_addr_40, align 4

]]></node>
<StgValue><ssdm name="array_load_40"/></StgValue>
</operation>

<operation id="197" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="6">
<![CDATA[
:87  %array_load_41 = load i32* %array_addr_41, align 4

]]></node>
<StgValue><ssdm name="array_load_41"/></StgValue>
</operation>

<operation id="198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %array_addr_42 = getelementptr [64 x i32]* %array_r, i64 0, i64 42

]]></node>
<StgValue><ssdm name="array_addr_42"/></StgValue>
</operation>

<operation id="199" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="6">
<![CDATA[
:89  %array_load_42 = load i32* %array_addr_42, align 4

]]></node>
<StgValue><ssdm name="array_load_42"/></StgValue>
</operation>

<operation id="200" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %array_addr_43 = getelementptr [64 x i32]* %array_r, i64 0, i64 43

]]></node>
<StgValue><ssdm name="array_addr_43"/></StgValue>
</operation>

<operation id="201" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="6">
<![CDATA[
:91  %array_load_43 = load i32* %array_addr_43, align 4

]]></node>
<StgValue><ssdm name="array_load_43"/></StgValue>
</operation>

<operation id="202" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:170  %tmp42 = add i32 %array_load_40, %array_load_41

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="203" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="6">
<![CDATA[
:89  %array_load_42 = load i32* %array_addr_42, align 4

]]></node>
<StgValue><ssdm name="array_load_42"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="6">
<![CDATA[
:91  %array_load_43 = load i32* %array_addr_43, align 4

]]></node>
<StgValue><ssdm name="array_load_43"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %array_addr_44 = getelementptr [64 x i32]* %array_r, i64 0, i64 44

]]></node>
<StgValue><ssdm name="array_addr_44"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="6">
<![CDATA[
:93  %array_load_44 = load i32* %array_addr_44, align 4

]]></node>
<StgValue><ssdm name="array_load_44"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %array_addr_45 = getelementptr [64 x i32]* %array_r, i64 0, i64 45

]]></node>
<StgValue><ssdm name="array_addr_45"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="6">
<![CDATA[
:95  %array_load_45 = load i32* %array_addr_45, align 4

]]></node>
<StgValue><ssdm name="array_load_45"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %tmp43 = add i32 %array_load_42, %array_load_43

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="210" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="6">
<![CDATA[
:93  %array_load_44 = load i32* %array_addr_44, align 4

]]></node>
<StgValue><ssdm name="array_load_44"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="6">
<![CDATA[
:95  %array_load_45 = load i32* %array_addr_45, align 4

]]></node>
<StgValue><ssdm name="array_load_45"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %array_addr_46 = getelementptr [64 x i32]* %array_r, i64 0, i64 46

]]></node>
<StgValue><ssdm name="array_addr_46"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="6">
<![CDATA[
:97  %array_load_46 = load i32* %array_addr_46, align 4

]]></node>
<StgValue><ssdm name="array_load_46"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %array_addr_47 = getelementptr [64 x i32]* %array_r, i64 0, i64 47

]]></node>
<StgValue><ssdm name="array_addr_47"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="6">
<![CDATA[
:99  %array_load_47 = load i32* %array_addr_47, align 4

]]></node>
<StgValue><ssdm name="array_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="216" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="6">
<![CDATA[
:97  %array_load_46 = load i32* %array_addr_46, align 4

]]></node>
<StgValue><ssdm name="array_load_46"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="6">
<![CDATA[
:99  %array_load_47 = load i32* %array_addr_47, align 4

]]></node>
<StgValue><ssdm name="array_load_47"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %array_addr_48 = getelementptr [64 x i32]* %array_r, i64 0, i64 48

]]></node>
<StgValue><ssdm name="array_addr_48"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="6">
<![CDATA[
:101  %array_load_48 = load i32* %array_addr_48, align 4

]]></node>
<StgValue><ssdm name="array_load_48"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %array_addr_49 = getelementptr [64 x i32]* %array_r, i64 0, i64 49

]]></node>
<StgValue><ssdm name="array_addr_49"/></StgValue>
</operation>

<operation id="221" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="6">
<![CDATA[
:103  %array_load_49 = load i32* %array_addr_49, align 4

]]></node>
<StgValue><ssdm name="array_load_49"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %tmp41 = add i32 %tmp43, %tmp42

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173  %tmp45 = add i32 %array_load_44, %array_load_45

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174  %tmp46 = add i32 %array_load_46, %array_load_47

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %tmp44 = add i32 %tmp46, %tmp45

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %tmp40 = add i32 %tmp44, %tmp41

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="227" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="6">
<![CDATA[
:101  %array_load_48 = load i32* %array_addr_48, align 4

]]></node>
<StgValue><ssdm name="array_load_48"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="6">
<![CDATA[
:103  %array_load_49 = load i32* %array_addr_49, align 4

]]></node>
<StgValue><ssdm name="array_load_49"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %array_addr_50 = getelementptr [64 x i32]* %array_r, i64 0, i64 50

]]></node>
<StgValue><ssdm name="array_addr_50"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="6">
<![CDATA[
:105  %array_load_50 = load i32* %array_addr_50, align 4

]]></node>
<StgValue><ssdm name="array_load_50"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %array_addr_51 = getelementptr [64 x i32]* %array_r, i64 0, i64 51

]]></node>
<StgValue><ssdm name="array_addr_51"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="6">
<![CDATA[
:107  %array_load_51 = load i32* %array_addr_51, align 4

]]></node>
<StgValue><ssdm name="array_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="233" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="6">
<![CDATA[
:105  %array_load_50 = load i32* %array_addr_50, align 4

]]></node>
<StgValue><ssdm name="array_load_50"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="6">
<![CDATA[
:107  %array_load_51 = load i32* %array_addr_51, align 4

]]></node>
<StgValue><ssdm name="array_load_51"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %array_addr_52 = getelementptr [64 x i32]* %array_r, i64 0, i64 52

]]></node>
<StgValue><ssdm name="array_addr_52"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="6">
<![CDATA[
:109  %array_load_52 = load i32* %array_addr_52, align 4

]]></node>
<StgValue><ssdm name="array_load_52"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %array_addr_53 = getelementptr [64 x i32]* %array_r, i64 0, i64 53

]]></node>
<StgValue><ssdm name="array_addr_53"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="6">
<![CDATA[
:111  %array_load_53 = load i32* %array_addr_53, align 4

]]></node>
<StgValue><ssdm name="array_load_53"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %tmp50 = add i32 %array_load_48, %array_load_49

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="240" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:179  %tmp51 = add i32 %array_load_50, %array_load_51

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:180  %tmp49 = add i32 %tmp51, %tmp50

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="242" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="6">
<![CDATA[
:109  %array_load_52 = load i32* %array_addr_52, align 4

]]></node>
<StgValue><ssdm name="array_load_52"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="6">
<![CDATA[
:111  %array_load_53 = load i32* %array_addr_53, align 4

]]></node>
<StgValue><ssdm name="array_load_53"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %array_addr_54 = getelementptr [64 x i32]* %array_r, i64 0, i64 54

]]></node>
<StgValue><ssdm name="array_addr_54"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="6">
<![CDATA[
:113  %array_load_54 = load i32* %array_addr_54, align 4

]]></node>
<StgValue><ssdm name="array_load_54"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %array_addr_55 = getelementptr [64 x i32]* %array_r, i64 0, i64 55

]]></node>
<StgValue><ssdm name="array_addr_55"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="6">
<![CDATA[
:115  %array_load_55 = load i32* %array_addr_55, align 4

]]></node>
<StgValue><ssdm name="array_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="248" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="6">
<![CDATA[
:113  %array_load_54 = load i32* %array_addr_54, align 4

]]></node>
<StgValue><ssdm name="array_load_54"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="6">
<![CDATA[
:115  %array_load_55 = load i32* %array_addr_55, align 4

]]></node>
<StgValue><ssdm name="array_load_55"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %array_addr_56 = getelementptr [64 x i32]* %array_r, i64 0, i64 56

]]></node>
<StgValue><ssdm name="array_addr_56"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="6">
<![CDATA[
:117  %array_load_56 = load i32* %array_addr_56, align 4

]]></node>
<StgValue><ssdm name="array_load_56"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %array_addr_57 = getelementptr [64 x i32]* %array_r, i64 0, i64 57

]]></node>
<StgValue><ssdm name="array_addr_57"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="6">
<![CDATA[
:119  %array_load_57 = load i32* %array_addr_57, align 4

]]></node>
<StgValue><ssdm name="array_load_57"/></StgValue>
</operation>

<operation id="254" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:181  %tmp53 = add i32 %array_load_52, %array_load_53

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="255" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:182  %tmp54 = add i32 %array_load_54, %array_load_55

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %tmp52 = add i32 %tmp54, %tmp53

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="257" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="6">
<![CDATA[
:117  %array_load_56 = load i32* %array_addr_56, align 4

]]></node>
<StgValue><ssdm name="array_load_56"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="6">
<![CDATA[
:119  %array_load_57 = load i32* %array_addr_57, align 4

]]></node>
<StgValue><ssdm name="array_load_57"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %array_addr_58 = getelementptr [64 x i32]* %array_r, i64 0, i64 58

]]></node>
<StgValue><ssdm name="array_addr_58"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="6">
<![CDATA[
:121  %array_load_58 = load i32* %array_addr_58, align 4

]]></node>
<StgValue><ssdm name="array_load_58"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %array_addr_59 = getelementptr [64 x i32]* %array_r, i64 0, i64 59

]]></node>
<StgValue><ssdm name="array_addr_59"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="6">
<![CDATA[
:123  %array_load_59 = load i32* %array_addr_59, align 4

]]></node>
<StgValue><ssdm name="array_load_59"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %tmp57 = add i32 %array_load_56, %array_load_57

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="264" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="6">
<![CDATA[
:121  %array_load_58 = load i32* %array_addr_58, align 4

]]></node>
<StgValue><ssdm name="array_load_58"/></StgValue>
</operation>

<operation id="265" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="6">
<![CDATA[
:123  %array_load_59 = load i32* %array_addr_59, align 4

]]></node>
<StgValue><ssdm name="array_load_59"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %array_addr_60 = getelementptr [64 x i32]* %array_r, i64 0, i64 60

]]></node>
<StgValue><ssdm name="array_addr_60"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="6">
<![CDATA[
:125  %array_load_60 = load i32* %array_addr_60, align 4

]]></node>
<StgValue><ssdm name="array_load_60"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %array_addr_61 = getelementptr [64 x i32]* %array_r, i64 0, i64 61

]]></node>
<StgValue><ssdm name="array_addr_61"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="6">
<![CDATA[
:127  %array_load_61 = load i32* %array_addr_61, align 4

]]></node>
<StgValue><ssdm name="array_load_61"/></StgValue>
</operation>

<operation id="270" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %tmp58 = add i32 %array_load_58, %array_load_59

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="271" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="6">
<![CDATA[
:125  %array_load_60 = load i32* %array_addr_60, align 4

]]></node>
<StgValue><ssdm name="array_load_60"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="6">
<![CDATA[
:127  %array_load_61 = load i32* %array_addr_61, align 4

]]></node>
<StgValue><ssdm name="array_load_61"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %array_addr_62 = getelementptr [64 x i32]* %array_r, i64 0, i64 62

]]></node>
<StgValue><ssdm name="array_addr_62"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="6">
<![CDATA[
:129  %array_load_62 = load i32* %array_addr_62, align 4

]]></node>
<StgValue><ssdm name="array_load_62"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %array_addr_63 = getelementptr [64 x i32]* %array_r, i64 0, i64 63

]]></node>
<StgValue><ssdm name="array_addr_63"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="6">
<![CDATA[
:131  %array_load_63 = load i32* %array_addr_63, align 4

]]></node>
<StgValue><ssdm name="array_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="277" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="6">
<![CDATA[
:129  %array_load_62 = load i32* %array_addr_62, align 4

]]></node>
<StgValue><ssdm name="array_load_62"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="6">
<![CDATA[
:131  %array_load_63 = load i32* %array_addr_63, align 4

]]></node>
<StgValue><ssdm name="array_load_63"/></StgValue>
</operation>

<operation id="279" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %tmp48 = add i32 %tmp52, %tmp49

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="280" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %tmp56 = add i32 %tmp58, %tmp57

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp60 = add i32 %array_load_60, %array_load_61

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %tmp61 = add i32 %array_load_62, %array_load_63

]]></node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="283" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp59 = add i32 %tmp61, %tmp60

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:191  %tmp55 = add i32 %tmp59, %tmp56

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192  %tmp47 = add i32 %tmp55, %tmp48

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="286" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %array_r) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @array_sum_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:162  %tmp = add i32 %tmp16, %tmp1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp32 = add i32 %tmp40, %tmp33

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:193  %tmp31 = add i32 %tmp47, %tmp32

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:194  %sum_1_s = add nsw i32 %tmp31, %tmp

]]></node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32">
<![CDATA[
:195  ret i32 %sum_1_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
