Information: Updating design information... (UID-85)
Warning: Design 'Top_Level' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 1000
        -max_paths 1000
Design : Top_Level
Version: K-2015.06-SP1
Date   : Tue Apr 25 20:21:14 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: B1_DUT/o_m12_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U706/Y (INVX2)                                   0.17       0.66 r
  B1_DUT/U254/Y (INVX8)                                   0.14       0.80 f
  B1_DUT/o_m12[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m12[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E2/P6[0] (edge_detection_7)                     0.00       0.80 f
  EDC_DUT/E2/sub_203/B[0] (edge_detection_7_DW01_sub_10)
                                                          0.00       0.80 f
  EDC_DUT/E2/sub_203/U42/Y (INVX2)                        0.13       0.93 r
  EDC_DUT/E2/sub_203/U27/Y (NOR2X1)                       0.29       1.23 f
  EDC_DUT/E2/sub_203/U21/Y (OAI21X1)                      0.29       1.52 r
  EDC_DUT/E2/sub_203/U13/Y (AOI21X1)                      0.25       1.77 f
  EDC_DUT/E2/sub_203/U7/Y (OAI21X1)                       0.24       2.00 r
  EDC_DUT/E2/sub_203/U5/YC (FAX1)                         0.39       2.39 r
  EDC_DUT/E2/sub_203/U4/YC (FAX1)                         0.38       2.77 r
  EDC_DUT/E2/sub_203/U3/YC (FAX1)                         0.38       3.15 r
  EDC_DUT/E2/sub_203/U2/YS (FAX1)                         0.44       3.59 r
  EDC_DUT/E2/sub_203/DIFF[7] (edge_detection_7_DW01_sub_10)
                                                          0.00       3.59 r
  EDC_DUT/E2/U283/Y (MUX2X1)                              0.10       3.69 f
  EDC_DUT/E2/U208/Y (INVX1)                               0.10       3.78 r
  EDC_DUT/E2/D1_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: B1_DUT/o_m7_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m7_reg[1]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m7_reg[1]/Q (DFFSR)                            0.82       0.82 f
  B1_DUT/o_m7[1] (buffer_window)                          0.00       0.82 f
  EDC_DUT/i_m7[1] (edge_detection_core)                   0.00       0.82 f
  EDC_DUT/E5/P0[1] (edge_detection_4)                     0.00       0.82 f
  EDC_DUT/E5/sub_199/B[1] (edge_detection_4_DW01_sub_13)
                                                          0.00       0.82 f
  EDC_DUT/E5/sub_199/U45/Y (INVX1)                        0.24       1.05 r
  EDC_DUT/E5/sub_199/U24/Y (NOR2X1)                       0.25       1.30 f
  EDC_DUT/E5/sub_199/U21/Y (OAI21X1)                      0.20       1.50 r
  EDC_DUT/E5/sub_199/U13/Y (AOI21X1)                      0.23       1.73 f
  EDC_DUT/E5/sub_199/U7/Y (OAI21X1)                       0.24       1.97 r
  EDC_DUT/E5/sub_199/U5/YC (FAX1)                         0.42       2.39 r
  EDC_DUT/E5/sub_199/U42/Y (NAND2X1)                      0.06       2.46 f
  EDC_DUT/E5/sub_199/U44/Y (NAND3X1)                      0.29       2.75 r
  EDC_DUT/E5/sub_199/U3/YC (FAX1)                         0.39       3.14 r
  EDC_DUT/E5/sub_199/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E5/sub_199/DIFF[7] (edge_detection_4_DW01_sub_13)
                                                          0.00       3.58 r
  EDC_DUT/E5/U265/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E5/U266/Y (INVX2)                               0.08       3.79 r
  EDC_DUT/E5/A1_reg[7]/D (DFFSR)                          0.00       3.79 r
  data arrival time                                                  3.79

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: B1_DUT/o_m12_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U706/Y (INVX2)                                   0.17       0.66 r
  B1_DUT/U254/Y (INVX8)                                   0.14       0.80 f
  B1_DUT/o_m12[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m12[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E8/P0[0] (edge_detection_1)                     0.00       0.80 f
  EDC_DUT/E8/sub_199/B[0] (edge_detection_1_DW01_sub_8)
                                                          0.00       0.80 f
  EDC_DUT/E8/sub_199/U40/Y (INVX2)                        0.13       0.93 r
  EDC_DUT/E8/sub_199/U27/Y (NOR2X1)                       0.29       1.23 f
  EDC_DUT/E8/sub_199/U21/Y (OAI21X1)                      0.29       1.52 r
  EDC_DUT/E8/sub_199/U13/Y (AOI21X1)                      0.25       1.77 f
  EDC_DUT/E8/sub_199/U7/Y (OAI21X1)                       0.24       2.00 r
  EDC_DUT/E8/sub_199/U5/YC (FAX1)                         0.39       2.39 r
  EDC_DUT/E8/sub_199/U4/YC (FAX1)                         0.38       2.77 r
  EDC_DUT/E8/sub_199/U3/YC (FAX1)                         0.38       3.15 r
  EDC_DUT/E8/sub_199/U2/YS (FAX1)                         0.44       3.59 r
  EDC_DUT/E8/sub_199/DIFF[7] (edge_detection_1_DW01_sub_8)
                                                          0.00       3.59 r
  EDC_DUT/E8/U263/Y (MUX2X1)                              0.10       3.69 f
  EDC_DUT/E8/U203/Y (INVX1)                               0.10       3.78 r
  EDC_DUT/E8/A1_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: B1_DUT/curr_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[2]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[2]/Q (DFFSR)             0.70       0.70 f
  B1_DUT/U252/Y (INVX2)                    0.15       0.85 r
  B1_DUT/U263/Y (AND2X2)                   0.27       1.12 r
  B1_DUT/U244/Y (AND2X2)                   0.21       1.33 r
  B1_DUT/U349/Y (NAND2X1)                  0.12       1.46 f
  B1_DUT/U347/Y (NAND3X1)                  0.17       1.63 r
  B1_DUT/U343/Y (NOR2X1)                   0.18       1.81 f
  B1_DUT/U342/Y (NAND3X1)                  0.19       2.00 r
  B1_DUT/U341/Y (NOR2X1)                   0.16       2.16 f
  B1_DUT/U340/Y (NAND3X1)                  0.15       2.30 r
  B1_DUT/U339/Y (NOR2X1)                   0.19       2.49 f
  B1_DUT/U333/Y (NAND3X1)                  0.20       2.69 r
  B1_DUT/U332/Y (NOR2X1)                   0.15       2.84 f
  B1_DUT/U331/Y (NAND3X1)                  0.13       2.97 r
  B1_DUT/U616/Y (BUFX4)                    0.27       3.24 r
  B1_DUT/U309/Y (OAI21X1)                  0.10       3.34 f
  B1_DUT/U308/Y (NOR2X1)                   0.10       3.44 r
  B1_DUT/U302/Y (NAND3X1)                  0.08       3.53 f
  B1_DUT/U925/Y (INVX2)                    0.10       3.63 r
  B1_DUT/U281/Y (NAND3X1)                  0.08       3.70 f
  B1_DUT/U280/Y (NOR2X1)                   0.08       3.78 r
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.78 r
  data arrival time                                   3.78

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.21       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: B1_DUT/o_m6_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m6_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m6_reg[0]/Q (DFFSR)                            0.47       0.47 f
  B1_DUT/U635/Y (BUFX4)                                   0.28       0.75 f
  B1_DUT/o_m6[0] (buffer_window)                          0.00       0.75 f
  EDC_DUT/i_m6[0] (edge_detection_core)                   0.00       0.75 f
  EDC_DUT/E1/P3[0] (edge_detection_8)                     0.00       0.75 f
  EDC_DUT/E1/sub_201/B[0] (edge_detection_8_DW01_sub_12)
                                                          0.00       0.75 f
  EDC_DUT/E1/sub_201/U40/Y (INVX2)                        0.15       0.90 r
  EDC_DUT/E1/sub_201/U27/Y (NOR2X1)                       0.33       1.23 f
  EDC_DUT/E1/sub_201/U21/Y (OAI21X1)                      0.29       1.52 r
  EDC_DUT/E1/sub_201/U13/Y (AOI21X1)                      0.25       1.77 f
  EDC_DUT/E1/sub_201/U7/Y (OAI21X1)                       0.24       2.00 r
  EDC_DUT/E1/sub_201/U5/YC (FAX1)                         0.39       2.39 r
  EDC_DUT/E1/sub_201/U4/YC (FAX1)                         0.38       2.77 r
  EDC_DUT/E1/sub_201/U3/YC (FAX1)                         0.38       3.15 r
  EDC_DUT/E1/sub_201/U2/YS (FAX1)                         0.44       3.59 r
  EDC_DUT/E1/sub_201/DIFF[7] (edge_detection_8_DW01_sub_12)
                                                          0.00       3.59 r
  EDC_DUT/E1/U223/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E1/U224/Y (INVX2)                               0.08       3.79 r
  EDC_DUT/E1/B1_reg[7]/D (DFFSR)                          0.00       3.79 r
  data arrival time                                                  3.79

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: B1_DUT/o_m9_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m9_reg[1]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m9_reg[1]/Q (DFFSR)                            0.89       0.89 f
  B1_DUT/o_m9[1] (buffer_window)                          0.00       0.89 f
  EDC_DUT/i_m9[1] (edge_detection_core)                   0.00       0.89 f
  EDC_DUT/E2/P5[1] (edge_detection_7)                     0.00       0.89 f
  EDC_DUT/E2/sub_201/A[1] (edge_detection_7_DW01_sub_12)
                                                          0.00       0.89 f
  EDC_DUT/E2/sub_201/U25/Y (NAND2X1)                      0.33       1.22 r
  EDC_DUT/E2/sub_201/U21/Y (OAI21X1)                      0.14       1.36 f
  EDC_DUT/E2/sub_201/U13/Y (AOI21X1)                      0.22       1.59 r
  EDC_DUT/E2/sub_201/U7/Y (OAI21X1)                       0.20       1.79 f
  EDC_DUT/E2/sub_201/U5/YC (FAX1)                         0.45       2.24 f
  EDC_DUT/E2/sub_201/U4/YC (FAX1)                         0.46       2.69 f
  EDC_DUT/E2/sub_201/U3/YC (FAX1)                         0.46       3.15 f
  EDC_DUT/E2/sub_201/U2/YS (FAX1)                         0.44       3.59 r
  EDC_DUT/E2/sub_201/DIFF[7] (edge_detection_7_DW01_sub_12)
                                                          0.00       3.59 r
  EDC_DUT/E2/U223/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E2/U224/Y (INVX2)                               0.08       3.79 r
  EDC_DUT/E2/B1_reg[7]/D (DFFSR)                          0.00       3.79 r
  data arrival time                                                  3.79

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: B1_DUT/o_m9_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m9_reg[1]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m9_reg[1]/Q (DFFSR)                            0.89       0.89 f
  B1_DUT/o_m9[1] (buffer_window)                          0.00       0.89 f
  EDC_DUT/i_m9[1] (edge_detection_core)                   0.00       0.89 f
  EDC_DUT/E6/P1[1] (edge_detection_3)                     0.00       0.89 f
  EDC_DUT/E6/sub_202/A[1] (edge_detection_3_DW01_sub_12)
                                                          0.00       0.89 f
  EDC_DUT/E6/sub_202/U25/Y (NAND2X1)                      0.33       1.22 r
  EDC_DUT/E6/sub_202/U21/Y (OAI21X1)                      0.14       1.36 f
  EDC_DUT/E6/sub_202/U13/Y (AOI21X1)                      0.22       1.59 r
  EDC_DUT/E6/sub_202/U7/Y (OAI21X1)                       0.20       1.79 f
  EDC_DUT/E6/sub_202/U5/YC (FAX1)                         0.45       2.24 f
  EDC_DUT/E6/sub_202/U4/YC (FAX1)                         0.46       2.69 f
  EDC_DUT/E6/sub_202/U3/YC (FAX1)                         0.46       3.15 f
  EDC_DUT/E6/sub_202/U2/YS (FAX1)                         0.44       3.59 r
  EDC_DUT/E6/sub_202/DIFF[7] (edge_detection_3_DW01_sub_12)
                                                          0.00       3.59 r
  EDC_DUT/E6/U371/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E6/U372/Y (INVX2)                               0.08       3.79 r
  EDC_DUT/E6/B2_reg[7]/D (DFFSR)                          0.00       3.79 r
  data arrival time                                                  3.79

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E1/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       3.00 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E1/U546/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E1/temp_sum_reg[0]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E1/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       3.00 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E1/U548/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E1/temp_sum_reg[1]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E1/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       3.00 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E1/U550/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E1/temp_sum_reg[2]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E1/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       3.00 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E1/U552/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E1/temp_sum_reg[3]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E1/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       3.00 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E1/U554/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E1/temp_sum_reg[4]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E1/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       3.00 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E1/U556/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E1/temp_sum_reg[5]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E1/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       3.00 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E1/U558/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E1/temp_sum_reg[6]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E1/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       3.00 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E1/U560/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E1/temp_sum_reg[7]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: B1_DUT/o_m23_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m23_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m23_reg[0]/Q (DFFSR)                           0.47       0.47 f
  B1_DUT/U617/Y (BUFX4)                                   0.25       0.72 f
  B1_DUT/o_m23[0] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m23[0] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/E8/P7[0] (edge_detection_1)                     0.00       0.72 f
  EDC_DUT/E8/sub_202/B[0] (edge_detection_1_DW01_sub_9)
                                                          0.00       0.72 f
  EDC_DUT/E8/sub_202/U41/Y (INVX1)                        0.22       0.94 r
  EDC_DUT/E8/sub_202/U27/Y (NOR2X1)                       0.36       1.29 f
  EDC_DUT/E8/sub_202/U21/Y (OAI21X1)                      0.29       1.59 r
  EDC_DUT/E8/sub_202/U13/Y (AOI21X1)                      0.19       1.78 f
  EDC_DUT/E8/sub_202/U7/Y (OAI21X1)                       0.23       2.00 r
  EDC_DUT/E8/sub_202/U5/YC (FAX1)                         0.38       2.39 r
  EDC_DUT/E8/sub_202/U4/YC (FAX1)                         0.38       2.77 r
  EDC_DUT/E8/sub_202/U3/YC (FAX1)                         0.38       3.15 r
  EDC_DUT/E8/sub_202/U2/YS (FAX1)                         0.44       3.59 r
  EDC_DUT/E8/sub_202/DIFF[7] (edge_detection_1_DW01_sub_9)
                                                          0.00       3.59 r
  EDC_DUT/E8/U367/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E8/U368/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E8/B2_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E2/U196/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E2/U546/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E2/temp_sum_reg[0]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E2/U196/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E2/U548/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E2/temp_sum_reg[1]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E2/U196/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E2/U550/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E2/temp_sum_reg[2]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E2/U196/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E2/U552/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E2/temp_sum_reg[3]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E2/U196/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E2/U554/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E2/temp_sum_reg[4]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E2/U196/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E2/U556/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E2/temp_sum_reg[5]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E2/U196/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E2/U558/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E2/temp_sum_reg[6]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E2/U196/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.96 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.42 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.67 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.92 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.21 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.39 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.56 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.80 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.17 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.17 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.32 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.51 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.66 f
  EDC_DUT/E2/U560/Y (NAND2X1)                             0.12       3.78 r
  EDC_DUT/E2/temp_sum_reg[7]/D (DFFSR)                    0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m12_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U706/Y (INVX2)                                   0.17       0.66 r
  B1_DUT/U254/Y (INVX8)                                   0.14       0.80 f
  B1_DUT/o_m12[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m12[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E1/P7[0] (edge_detection_8)                     0.00       0.80 f
  EDC_DUT/E1/sub_202/B[0] (edge_detection_8_DW01_sub_9)
                                                          0.00       0.80 f
  EDC_DUT/E1/sub_202/U42/Y (INVX2)                        0.13       0.93 r
  EDC_DUT/E1/sub_202/U27/Y (NOR2X1)                       0.29       1.23 f
  EDC_DUT/E1/sub_202/U21/Y (OAI21X1)                      0.29       1.51 r
  EDC_DUT/E1/sub_202/U13/Y (AOI21X1)                      0.25       1.76 f
  EDC_DUT/E1/sub_202/U7/Y (OAI21X1)                       0.24       2.00 r
  EDC_DUT/E1/sub_202/U5/YC (FAX1)                         0.38       2.39 r
  EDC_DUT/E1/sub_202/U4/YC (FAX1)                         0.38       2.77 r
  EDC_DUT/E1/sub_202/U3/YC (FAX1)                         0.38       3.15 r
  EDC_DUT/E1/sub_202/U2/YS (FAX1)                         0.44       3.59 r
  EDC_DUT/E1/sub_202/DIFF[7] (edge_detection_8_DW01_sub_9)
                                                          0.00       3.59 r
  EDC_DUT/E1/U369/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E1/U370/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E1/B2_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m15_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/D2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m15_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m15_reg[0]/Q (DFFSR)                           0.51       0.51 f
  B1_DUT/o_m15[0] (buffer_window)                         0.00       0.51 f
  EDC_DUT/i_m15[0] (edge_detection_core)                  0.00       0.51 f
  EDC_DUT/U8/Y (BUFX4)                                    0.38       0.89 f
  EDC_DUT/E3/P8[0] (edge_detection_6)                     0.00       0.89 f
  EDC_DUT/E3/sub_204/B[0] (edge_detection_6_DW01_sub_12)
                                                          0.00       0.89 f
  EDC_DUT/E3/sub_204/U39/Y (INVX2)                        0.16       1.05 r
  EDC_DUT/E3/sub_204/U27/Y (NOR2X1)                       0.30       1.35 f
  EDC_DUT/E3/sub_204/U21/Y (OAI21X1)                      0.24       1.59 r
  EDC_DUT/E3/sub_204/U13/Y (AOI21X1)                      0.18       1.77 f
  EDC_DUT/E3/sub_204/U7/Y (OAI21X1)                       0.22       1.99 r
  EDC_DUT/E3/sub_204/U5/YC (FAX1)                         0.38       2.38 r
  EDC_DUT/E3/sub_204/U4/YC (FAX1)                         0.38       2.76 r
  EDC_DUT/E3/sub_204/U3/YC (FAX1)                         0.38       3.14 r
  EDC_DUT/E3/sub_204/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E3/sub_204/DIFF[7] (edge_detection_6_DW01_sub_12)
                                                          0.00       3.58 r
  EDC_DUT/E3/U429/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E3/U430/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E3/D2_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/D2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/curr_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[2]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[2]/Q (DFFSR)             0.70       0.70 f
  B1_DUT/U252/Y (INVX2)                    0.15       0.85 r
  B1_DUT/U263/Y (AND2X2)                   0.27       1.12 r
  B1_DUT/U244/Y (AND2X2)                   0.21       1.33 r
  B1_DUT/U349/Y (NAND2X1)                  0.12       1.46 f
  B1_DUT/U347/Y (NAND3X1)                  0.17       1.63 r
  B1_DUT/U343/Y (NOR2X1)                   0.18       1.81 f
  B1_DUT/U342/Y (NAND3X1)                  0.19       2.00 r
  B1_DUT/U341/Y (NOR2X1)                   0.16       2.16 f
  B1_DUT/U340/Y (NAND3X1)                  0.15       2.30 r
  B1_DUT/U339/Y (NOR2X1)                   0.19       2.49 f
  B1_DUT/U333/Y (NAND3X1)                  0.20       2.69 r
  B1_DUT/U332/Y (NOR2X1)                   0.15       2.84 f
  B1_DUT/U331/Y (NAND3X1)                  0.13       2.97 r
  B1_DUT/U616/Y (BUFX4)                    0.27       3.24 r
  B1_DUT/U926/Y (INVX2)                    0.08       3.32 f
  B1_DUT/U316/Y (AOI21X1)                  0.12       3.45 r
  B1_DUT/U312/Y (NAND3X1)                  0.11       3.55 f
  B1_DUT/U282/Y (NAND3X1)                  0.18       3.73 r
  B1_DUT/U280/Y (NOR2X1)                   0.16       3.89 f
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.89 f
  data arrival time                                   3.89

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: AHB_DUT/III/o_waddr_reg[8]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_waddr_reg[8]/CLK (DFFSR)                  0.00 #     0.00 r
  AHB_DUT/III/o_waddr_reg[8]/Q (DFFSR)                    1.25       1.25 f
  AHB_DUT/III/r362/A[8] (address_counter_DW01_inc_3)      0.00       1.25 f
  AHB_DUT/III/r362/U108/Y (NAND2X1)                       0.40       1.64 r
  AHB_DUT/III/r362/U96/Y (NOR2X1)                         0.22       1.86 f
  AHB_DUT/III/r362/U72/Y (NAND2X1)                        0.19       2.05 r
  AHB_DUT/III/r362/U156/Y (OR2X2)                         0.40       2.45 r
  AHB_DUT/III/r362/U49/Y (NOR2X1)                         0.22       2.67 f
  AHB_DUT/III/r362/U195/Y (INVX2)                         0.15       2.82 r
  AHB_DUT/III/r362/U39/Y (NOR2X1)                         0.25       3.07 f
  AHB_DUT/III/r362/U35/Y (NAND2X1)                        0.22       3.29 r
  AHB_DUT/III/r362/U27/Y (XOR2X1)                         0.20       3.49 r
  AHB_DUT/III/r362/SUM[23] (address_counter_DW01_inc_3)
                                                          0.00       3.49 r
  AHB_DUT/III/U544/Y (AOI22X1)                            0.09       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.18       3.77 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U182/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U180/Y (MUX2X1)                     0.16       3.32 f
  AHB_DUT/III/add_238/U171/Y (XNOR2X1)                    0.18       3.50 r
  AHB_DUT/III/add_238/SUM[10] (address_counter_DW01_add_6)
                                                          0.00       3.50 r
  AHB_DUT/III/U1081/Y (AOI22X1)                           0.10       3.60 f
  AHB_DUT/III/U1082/Y (NAND3X1)                           0.16       3.76 r
  AHB_DUT/III/o_raddr_reg[10]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m17_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m17_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m17_reg[0]/Q (DFFSR)                           0.71       0.71 f
  B1_DUT/o_m17[0] (buffer_window)                         0.00       0.71 f
  EDC_DUT/i_m17[0] (edge_detection_core)                  0.00       0.71 f
  EDC_DUT/E8/P3[0] (edge_detection_1)                     0.00       0.71 f
  EDC_DUT/E8/sub_201/B[0] (edge_detection_1_DW01_sub_10)
                                                          0.00       0.71 f
  EDC_DUT/E8/sub_201/U46/Y (INVX2)                        0.19       0.90 r
  EDC_DUT/E8/sub_201/U27/Y (NOR2X1)                       0.31       1.21 f
  EDC_DUT/E8/sub_201/U21/Y (OAI21X1)                      0.29       1.50 r
  EDC_DUT/E8/sub_201/U13/Y (AOI21X1)                      0.25       1.75 f
  EDC_DUT/E8/sub_201/U7/Y (OAI21X1)                       0.24       1.98 r
  EDC_DUT/E8/sub_201/U5/YC (FAX1)                         0.42       2.40 r
  EDC_DUT/E8/sub_201/U41/Y (NAND2X1)                      0.06       2.47 f
  EDC_DUT/E8/sub_201/U44/Y (NAND3X1)                      0.29       2.76 r
  EDC_DUT/E8/sub_201/U3/YC (FAX1)                         0.39       3.14 r
  EDC_DUT/E8/sub_201/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E8/sub_201/DIFF[7] (edge_detection_1_DW01_sub_10)
                                                          0.00       3.58 r
  EDC_DUT/E8/U221/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E8/U222/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E8/B1_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/III/o_raddr_reg[20]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[20]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[20]/Q (DFFSR)                   1.14       1.14 f
  AHB_DUT/III/add_234/A[20] (address_counter_DW01_inc_2)
                                                          0.00       1.14 f
  AHB_DUT/III/add_234/U36/Y (NAND2X1)                     0.42       1.56 r
  AHB_DUT/III/add_234/U26/Y (NOR2X1)                      0.16       1.72 f
  AHB_DUT/III/add_234/U25/Y (NAND2X1)                     0.19       1.91 r
  AHB_DUT/III/add_234/U15/Y (NOR2X1)                      0.17       2.08 f
  AHB_DUT/III/add_234/U183/Y (NAND2X1)                    0.16       2.24 r
  AHB_DUT/III/add_234/U162/Y (NOR2X1)                     0.20       2.43 f
  AHB_DUT/III/add_234/U4/YC (HAX1)                        0.28       2.71 f
  AHB_DUT/III/add_234/U3/YC (HAX1)                        0.27       2.99 f
  AHB_DUT/III/add_234/U2/YC (HAX1)                        0.31       3.30 f
  AHB_DUT/III/add_234/U1/Y (XOR2X1)                       0.18       3.49 r
  AHB_DUT/III/add_234/SUM[31] (address_counter_DW01_inc_2)
                                                          0.00       3.49 r
  AHB_DUT/III/U1244/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.17       3.76 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m18_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m18_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m18_reg[1]/Q (DFFSR)                           0.41       0.41 r
  B1_DUT/U224/Y (BUFX2)                                   0.36       0.77 r
  B1_DUT/o_m18[1] (buffer_window)                         0.00       0.77 r
  EDC_DUT/i_m18[1] (edge_detection_core)                  0.00       0.77 r
  EDC_DUT/E6/P6[1] (edge_detection_3)                     0.00       0.77 r
  EDC_DUT/E6/sub_200/B[1] (edge_detection_3_DW01_sub_10)
                                                          0.00       0.77 r
  EDC_DUT/E6/sub_200/U43/Y (INVX1)                        0.20       0.97 f
  EDC_DUT/E6/sub_200/U24/Y (NOR2X1)                       0.15       1.13 r
  EDC_DUT/E6/sub_200/U21/Y (OAI21X1)                      0.21       1.33 f
  EDC_DUT/E6/sub_200/U13/Y (AOI21X1)                      0.24       1.58 r
  EDC_DUT/E6/sub_200/U7/Y (OAI21X1)                       0.20       1.78 f
  EDC_DUT/E6/sub_200/U5/YC (FAX1)                         0.45       2.23 f
  EDC_DUT/E6/sub_200/U4/YC (FAX1)                         0.46       2.69 f
  EDC_DUT/E6/sub_200/U3/YC (FAX1)                         0.46       3.14 f
  EDC_DUT/E6/sub_200/U2/YS (FAX1)                         0.44       3.59 r
  EDC_DUT/E6/sub_200/DIFF[7] (edge_detection_3_DW01_sub_10)
                                                          0.00       3.59 r
  EDC_DUT/E6/U413/Y (MUX2X1)                              0.10       3.68 f
  EDC_DUT/E6/U209/Y (INVX1)                               0.09       3.78 r
  EDC_DUT/E6/A2_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U193/Y (NOR2X1)                     0.23       2.43 r
  AHB_DUT/III/add_238/U262/Y (OR2X2)                      0.37       2.80 r
  AHB_DUT/III/add_238/U263/Y (INVX2)                      0.18       2.98 f
  AHB_DUT/III/add_238/U8/Y (NAND2X1)                      0.14       3.12 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.16       3.29 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.47 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.76 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E6/P3[3] (edge_detection_3)                     0.00       1.31 f
  EDC_DUT/E6/sub_201/B[3] (edge_detection_3_DW01_sub_8)
                                                          0.00       1.31 f
  EDC_DUT/E6/sub_201/U46/Y (INVX2)                        0.17       1.49 r
  EDC_DUT/E6/sub_201/U10/Y (NOR2X1)                       0.24       1.72 f
  EDC_DUT/E6/sub_201/U7/Y (OAI21X1)                       0.28       2.00 r
  EDC_DUT/E6/sub_201/U5/YC (FAX1)                         0.39       2.39 r
  EDC_DUT/E6/sub_201/U4/YC (FAX1)                         0.38       2.77 r
  EDC_DUT/E6/sub_201/U3/YC (FAX1)                         0.38       3.15 r
  EDC_DUT/E6/sub_201/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E6/sub_201/DIFF[7] (edge_detection_3_DW01_sub_8)
                                                          0.00       3.58 r
  EDC_DUT/E6/U224/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E6/U225/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E6/B1_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E6/add_231/A[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U546/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[0]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E6/add_231/A[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U548/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[1]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E6/add_231/A[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U550/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[2]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E6/add_231/A[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U552/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[3]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E6/add_231/A[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U554/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[4]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E6/add_231/A[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U556/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[5]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E6/add_231/A[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U558/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[6]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E6/add_231/A[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U560/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[7]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B2_DUT/curr_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B2_DUT/o_empty_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B2_DUT/curr_reg[3]/CLK (DFFSR)           0.00 #     0.00 r
  B2_DUT/curr_reg[3]/Q (DFFSR)             0.61       0.61 f
  B2_DUT/U207/Y (INVX2)                    0.13       0.75 r
  B2_DUT/U448/Y (NOR2X1)                   0.49       1.24 f
  B2_DUT/U442/Y (NAND2X1)                  0.34       1.58 r
  B2_DUT/U116/Y (INVX2)                    0.39       1.97 f
  B2_DUT/U433/Y (NOR2X1)                   0.14       2.10 r
  B2_DUT/U429/Y (NAND3X1)                  0.12       2.23 f
  B2_DUT/U134/Y (INVX2)                    0.25       2.48 r
  B2_DUT/U120/Y (AND2X2)                   0.14       2.62 r
  B2_DUT/U283/Y (NAND3X1)                  0.07       2.69 f
  B2_DUT/U282/Y (NOR2X1)                   0.16       2.85 r
  B2_DUT/U183/Y (INVX2)                    0.17       3.02 f
  B2_DUT/U272/Y (NAND3X1)                  0.17       3.19 r
  B2_DUT/U270/Y (NOR2X1)                   0.19       3.37 f
  B2_DUT/U269/Y (NAND3X1)                  0.18       3.55 r
  B2_DUT/U176/Y (INVX2)                    0.07       3.63 f
  B2_DUT/U637/Y (NAND2X1)                  0.12       3.74 r
  B2_DUT/U241/Y (NOR2X1)                   0.14       3.89 f
  B2_DUT/o_empty_reg/D (DFFSR)             0.00       3.89 f
  data arrival time                                   3.89

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B2_DUT/o_empty_reg/CLK (DFFSR)           0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E2/P7[3] (edge_detection_7)                     0.00       1.31 f
  EDC_DUT/E2/sub_202/B[3] (edge_detection_7_DW01_sub_8)
                                                          0.00       1.31 f
  EDC_DUT/E2/sub_202/U49/Y (INVX2)                        0.17       1.49 r
  EDC_DUT/E2/sub_202/U10/Y (NOR2X1)                       0.24       1.72 f
  EDC_DUT/E2/sub_202/U7/Y (OAI21X1)                       0.28       2.00 r
  EDC_DUT/E2/sub_202/U5/YC (FAX1)                         0.39       2.39 r
  EDC_DUT/E2/sub_202/U4/YC (FAX1)                         0.38       2.77 r
  EDC_DUT/E2/sub_202/U3/YC (FAX1)                         0.38       3.15 r
  EDC_DUT/E2/sub_202/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E2/sub_202/DIFF[7] (edge_detection_7_DW01_sub_8)
                                                          0.00       3.58 r
  EDC_DUT/E2/U369/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E2/U370/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E2/B2_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[1]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E6/add_231/A[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.31       0.98 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U546/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[0]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[1]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E6/add_231/A[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.31       0.98 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U548/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[1]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[1]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E6/add_231/A[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.31       0.98 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U550/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[2]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[1]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E6/add_231/A[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.31       0.98 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U552/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[3]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[1]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E6/add_231/A[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.31       0.98 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U554/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[4]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[1]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E6/add_231/A[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.31       0.98 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U556/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[5]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[1]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E6/add_231/A[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.31       0.98 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U558/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[6]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E6/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[1]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E6/add_231/A[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.31       0.98 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.19 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.38 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.62 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.87 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.11 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.36 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.60 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.76 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.94 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.12 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.12 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.27 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.40 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.62 f
  EDC_DUT/E6/U560/Y (NAND2X1)                             0.15       3.77 r
  EDC_DUT/E6/temp_sum_reg[7]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m11_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m11_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m11_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U259/Y (INVX2)                                   0.08       0.57 r
  B1_DUT/U260/Y (INVX2)                                   0.20       0.77 f
  B1_DUT/o_m11[0] (buffer_window)                         0.00       0.77 f
  EDC_DUT/i_m11[0] (edge_detection_core)                  0.00       0.77 f
  EDC_DUT/E4/P3[0] (edge_detection_5)                     0.00       0.77 f
  EDC_DUT/E4/sub_201/B[0] (edge_detection_5_DW01_sub_9)
                                                          0.00       0.77 f
  EDC_DUT/E4/sub_201/U40/Y (INVX1)                        0.24       1.01 r
  EDC_DUT/E4/sub_201/U27/Y (NOR2X1)                       0.36       1.37 f
  EDC_DUT/E4/sub_201/U21/Y (OAI21X1)                      0.23       1.60 r
  EDC_DUT/E4/sub_201/U13/Y (AOI21X1)                      0.18       1.78 f
  EDC_DUT/E4/sub_201/U7/Y (OAI21X1)                       0.22       2.00 r
  EDC_DUT/E4/sub_201/U5/YC (FAX1)                         0.38       2.38 r
  EDC_DUT/E4/sub_201/U4/YC (FAX1)                         0.38       2.76 r
  EDC_DUT/E4/sub_201/U3/YC (FAX1)                         0.38       3.14 r
  EDC_DUT/E4/sub_201/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E4/sub_201/DIFF[7] (edge_detection_5_DW01_sub_9)
                                                          0.00       3.58 r
  EDC_DUT/E4/U221/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E4/U222/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E4/B1_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m20_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/D1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m20_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m20_reg[0]/Q (DFFSR)                           0.80       0.80 f
  B1_DUT/o_m20[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m20[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E6/P8[0] (edge_detection_3)                     0.00       0.80 f
  EDC_DUT/E6/U203/Y (INVX1)                               0.19       0.99 r
  EDC_DUT/E6/U204/Y (INVX2)                               0.15       1.14 f
  EDC_DUT/E6/sub_203/A[0] (edge_detection_3_DW01_sub_9)
                                                          0.00       1.14 f
  EDC_DUT/E6/sub_203/U27/Y (NOR2X1)                       0.22       1.36 r
  EDC_DUT/E6/sub_203/U21/Y (OAI21X1)                      0.13       1.49 f
  EDC_DUT/E6/sub_203/U13/Y (AOI21X1)                      0.22       1.72 r
  EDC_DUT/E6/sub_203/U7/Y (OAI21X1)                       0.20       1.92 f
  EDC_DUT/E6/sub_203/U5/YC (FAX1)                         0.45       2.37 f
  EDC_DUT/E6/sub_203/U4/YC (FAX1)                         0.53       2.89 f
  EDC_DUT/E6/sub_203/U45/Y (NAND2X1)                      0.18       3.07 r
  EDC_DUT/E6/sub_203/U46/Y (NAND3X1)                      0.19       3.26 f
  EDC_DUT/E6/sub_203/U51/Y (NAND2X1)                      0.15       3.41 r
  EDC_DUT/E6/sub_203/U52/Y (NAND3X1)                      0.08       3.50 f
  EDC_DUT/E6/sub_203/U65/Y (INVX2)                        0.09       3.59 r
  EDC_DUT/E6/sub_203/DIFF[8] (edge_detection_3_DW01_sub_9)
                                                          0.00       3.59 r
  EDC_DUT/E6/U282/Y (MUX2X1)                              0.12       3.71 f
  EDC_DUT/E6/U283/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E6/D1_reg[8]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/D1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.03 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.20 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.31 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.56 f
  AHB_DUT/III/U428/Y (NAND2X1)                            0.20       1.77 r
  AHB_DUT/III/U314/Y (OR2X2)                              0.27       2.04 r
  AHB_DUT/III/U298/Y (XNOR2X1)                            0.31       2.35 r
  AHB_DUT/III/U301/Y (XOR2X1)                             0.19       2.54 r
  AHB_DUT/III/U300/Y (NOR2X1)                             0.17       2.71 f
  AHB_DUT/III/U434/Y (NAND3X1)                            0.14       2.85 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.31       3.16 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.28 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.49 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.60 f
  AHB_DUT/III/U474/Y (NAND3X1)                            0.15       3.75 r
  AHB_DUT/III/curr_write_state_reg[0]/D (DFFSR)           0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[0]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.24       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m8_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/B1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m8_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m8_reg[0]/Q (DFFSR)                            0.49       0.49 f
  B1_DUT/U726/Y (INVX2)                                   0.19       0.69 r
  B1_DUT/U257/Y (INVX8)                                   0.19       0.87 f
  B1_DUT/o_m8[0] (buffer_window)                          0.00       0.87 f
  EDC_DUT/i_m8[0] (edge_detection_core)                   0.00       0.87 f
  EDC_DUT/E3/P3[0] (edge_detection_6)                     0.00       0.87 f
  EDC_DUT/E3/sub_201/B[0] (edge_detection_6_DW01_sub_11)
                                                          0.00       0.87 f
  EDC_DUT/E3/sub_201/U39/Y (INVX2)                        0.14       1.01 r
  EDC_DUT/E3/sub_201/U27/Y (NOR2X1)                       0.30       1.31 f
  EDC_DUT/E3/sub_201/U21/Y (OAI21X1)                      0.29       1.60 r
  EDC_DUT/E3/sub_201/U13/Y (AOI21X1)                      0.25       1.85 f
  EDC_DUT/E3/sub_201/U7/Y (OAI21X1)                       0.24       2.09 r
  EDC_DUT/E3/sub_201/U5/YC (FAX1)                         0.38       2.48 r
  EDC_DUT/E3/sub_201/U4/YC (FAX1)                         0.44       2.91 r
  EDC_DUT/E3/sub_201/U43/Y (NAND2X1)                      0.09       3.00 f
  EDC_DUT/E3/sub_201/U45/Y (NAND3X1)                      0.33       3.33 r
  EDC_DUT/E3/sub_201/U49/Y (NAND2X1)                      0.06       3.39 f
  EDC_DUT/E3/sub_201/U51/Y (NAND3X1)                      0.21       3.60 r
  EDC_DUT/E3/sub_201/U63/Y (INVX2)                        0.09       3.69 f
  EDC_DUT/E3/sub_201/DIFF[8] (edge_detection_6_DW01_sub_11)
                                                          0.00       3.69 f
  EDC_DUT/E3/U217/Y (MUX2X1)                              0.15       3.83 r
  EDC_DUT/E3/U218/Y (INVX2)                               0.07       3.90 f
  EDC_DUT/E3/B1_reg[8]/D (DFFSR)                          0.00       3.90 f
  data arrival time                                                  3.90

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/B1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m22_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m22_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m22_reg[0]/Q (DFFSR)                           0.68       0.68 f
  B1_DUT/o_m22[0] (buffer_window)                         0.00       0.68 f
  EDC_DUT/i_m22[0] (edge_detection_core)                  0.00       0.68 f
  EDC_DUT/E8/P6[0] (edge_detection_1)                     0.00       0.68 f
  EDC_DUT/E8/sub_200/B[0] (edge_detection_1_DW01_sub_13)
                                                          0.00       0.68 f
  EDC_DUT/E8/sub_200/U40/Y (INVX2)                        0.19       0.87 r
  EDC_DUT/E8/sub_200/U27/Y (NOR2X1)                       0.34       1.20 f
  EDC_DUT/E8/sub_200/U21/Y (OAI21X1)                      0.29       1.49 r
  EDC_DUT/E8/sub_200/U13/Y (AOI21X1)                      0.25       1.74 f
  EDC_DUT/E8/sub_200/U7/Y (OAI21X1)                       0.24       1.98 r
  EDC_DUT/E8/sub_200/U5/YC (FAX1)                         0.38       2.37 r
  EDC_DUT/E8/sub_200/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E8/sub_200/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E8/sub_200/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E8/sub_200/DIFF[7] (edge_detection_1_DW01_sub_13)
                                                          0.00       3.57 r
  EDC_DUT/E8/U409/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E8/U410/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E8/A2_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m11_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m11_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m11_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U259/Y (INVX2)                                   0.08       0.57 r
  B1_DUT/U260/Y (INVX2)                                   0.20       0.77 f
  B1_DUT/o_m11[0] (buffer_window)                         0.00       0.77 f
  EDC_DUT/i_m11[0] (edge_detection_core)                  0.00       0.77 f
  EDC_DUT/E1/P6[0] (edge_detection_8)                     0.00       0.77 f
  EDC_DUT/E1/sub_203/B[0] (edge_detection_8_DW01_sub_10)
                                                          0.00       0.77 f
  EDC_DUT/E1/sub_203/U41/Y (INVX1)                        0.24       1.01 r
  EDC_DUT/E1/sub_203/U27/Y (NOR2X1)                       0.36       1.37 f
  EDC_DUT/E1/sub_203/U21/Y (OAI21X1)                      0.23       1.60 r
  EDC_DUT/E1/sub_203/U13/Y (AOI21X1)                      0.18       1.78 f
  EDC_DUT/E1/sub_203/U7/Y (OAI21X1)                       0.22       2.00 r
  EDC_DUT/E1/sub_203/U5/YC (FAX1)                         0.38       2.38 r
  EDC_DUT/E1/sub_203/U4/YC (FAX1)                         0.38       2.76 r
  EDC_DUT/E1/sub_203/U3/YC (FAX1)                         0.38       3.14 r
  EDC_DUT/E1/sub_203/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E1/sub_203/DIFF[7] (edge_detection_8_DW01_sub_10)
                                                          0.00       3.58 r
  EDC_DUT/E1/U283/Y (MUX2X1)                              0.10       3.68 f
  EDC_DUT/E1/U162/Y (INVX1)                               0.10       3.77 r
  EDC_DUT/E1/D1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E3/P6[0] (edge_detection_6)                     0.00       0.95 f
  EDC_DUT/E3/sub_200/B[0] (edge_detection_6_DW01_sub_9)
                                                          0.00       0.95 f
  EDC_DUT/E3/sub_200/U55/Y (INVX2)                        0.16       1.11 r
  EDC_DUT/E3/sub_200/U39/Y (OR2X2)                        0.30       1.41 r
  EDC_DUT/E3/sub_200/U41/Y (INVX4)                        0.11       1.52 f
  EDC_DUT/E3/sub_200/U40/Y (OAI21X1)                      0.13       1.65 r
  EDC_DUT/E3/sub_200/U13/Y (AOI21X1)                      0.23       1.88 f
  EDC_DUT/E3/sub_200/U7/Y (OAI21X1)                       0.24       2.12 r
  EDC_DUT/E3/sub_200/U5/YC (FAX1)                         0.39       2.51 r
  EDC_DUT/E3/sub_200/U4/YC (FAX1)                         0.43       2.94 r
  EDC_DUT/E3/sub_200/U45/Y (NAND2X1)                      0.09       3.03 f
  EDC_DUT/E3/sub_200/U47/Y (NAND3X1)                      0.32       3.35 r
  EDC_DUT/E3/sub_200/U49/Y (XOR2X1)                       0.22       3.57 r
  EDC_DUT/E3/sub_200/DIFF[7] (edge_detection_6_DW01_sub_9)
                                                          0.00       3.57 r
  EDC_DUT/E3/U411/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E3/U412/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E3/A2_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E3/P6[0] (edge_detection_6)                     0.00       0.95 f
  EDC_DUT/E3/sub_203/B[0] (edge_detection_6_DW01_sub_8)
                                                          0.00       0.95 f
  EDC_DUT/E3/sub_203/U40/Y (INVX4)                        0.12       1.07 r
  EDC_DUT/E3/sub_203/U27/Y (NOR2X1)                       0.13       1.20 f
  EDC_DUT/E3/sub_203/U41/Y (BUFX4)                        0.23       1.43 f
  EDC_DUT/E3/sub_203/U21/Y (OAI21X1)                      0.16       1.59 r
  EDC_DUT/E3/sub_203/U13/Y (AOI21X1)                      0.28       1.87 f
  EDC_DUT/E3/sub_203/U7/Y (OAI21X1)                       0.20       2.06 r
  EDC_DUT/E3/sub_203/U46/Y (NAND2X1)                      0.07       2.13 f
  EDC_DUT/E3/sub_203/U48/Y (NAND3X1)                      0.26       2.39 r
  EDC_DUT/E3/sub_203/U52/Y (NAND2X1)                      0.07       2.46 f
  EDC_DUT/E3/sub_203/U54/Y (NAND3X1)                      0.30       2.76 r
  EDC_DUT/E3/sub_203/U3/YC (FAX1)                         0.39       3.14 r
  EDC_DUT/E3/sub_203/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E3/sub_203/DIFF[7] (edge_detection_6_DW01_sub_8)
                                                          0.00       3.58 r
  EDC_DUT/E3/U283/Y (MUX2X1)                              0.10       3.68 f
  EDC_DUT/E3/U165/Y (INVX1)                               0.10       3.77 r
  EDC_DUT/E3/D1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/curr_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[2]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[2]/Q (DFFSR)             0.70       0.70 f
  B1_DUT/U252/Y (INVX2)                    0.15       0.85 r
  B1_DUT/U263/Y (AND2X2)                   0.27       1.12 r
  B1_DUT/U244/Y (AND2X2)                   0.21       1.33 r
  B1_DUT/U349/Y (NAND2X1)                  0.12       1.46 f
  B1_DUT/U347/Y (NAND3X1)                  0.17       1.63 r
  B1_DUT/U343/Y (NOR2X1)                   0.18       1.81 f
  B1_DUT/U342/Y (NAND3X1)                  0.19       2.00 r
  B1_DUT/U341/Y (NOR2X1)                   0.16       2.16 f
  B1_DUT/U340/Y (NAND3X1)                  0.15       2.30 r
  B1_DUT/U339/Y (NOR2X1)                   0.19       2.49 f
  B1_DUT/U333/Y (NAND3X1)                  0.20       2.69 r
  B1_DUT/U332/Y (NOR2X1)                   0.15       2.84 f
  B1_DUT/U331/Y (NAND3X1)                  0.13       2.97 r
  B1_DUT/U616/Y (BUFX4)                    0.27       3.24 r
  B1_DUT/U296/Y (OAI21X1)                  0.10       3.34 f
  B1_DUT/U295/Y (NOR2X1)                   0.11       3.45 r
  B1_DUT/U249/Y (AND2X2)                   0.17       3.62 r
  B1_DUT/U281/Y (NAND3X1)                  0.08       3.70 f
  B1_DUT/U280/Y (NOR2X1)                   0.08       3.78 r
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.78 r
  data arrival time                                   3.78

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.21       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E9/P0[0] (edge_detection_0)                     0.00       0.95 f
  EDC_DUT/E9/sub_199/B[0] (edge_detection_0_DW01_sub_8)
                                                          0.00       0.95 f
  EDC_DUT/E9/sub_199/U41/Y (INVX4)                        0.12       1.07 r
  EDC_DUT/E9/sub_199/U27/Y (NOR2X1)                       0.13       1.20 f
  EDC_DUT/E9/sub_199/U39/Y (BUFX4)                        0.23       1.43 f
  EDC_DUT/E9/sub_199/U21/Y (OAI21X1)                      0.22       1.65 r
  EDC_DUT/E9/sub_199/U13/Y (AOI21X1)                      0.25       1.90 f
  EDC_DUT/E9/sub_199/U7/Y (OAI21X1)                       0.24       2.13 r
  EDC_DUT/E9/sub_199/U5/YC (FAX1)                         0.39       2.52 r
  EDC_DUT/E9/sub_199/U4/YC (FAX1)                         0.43       2.95 r
  EDC_DUT/E9/sub_199/U45/Y (NAND2X1)                      0.14       3.10 f
  EDC_DUT/E9/sub_199/U47/Y (NAND3X1)                      0.23       3.32 r
  EDC_DUT/E9/sub_199/U51/Y (NAND2X1)                      0.09       3.41 f
  EDC_DUT/E9/sub_199/U53/Y (NAND3X1)                      0.19       3.60 r
  EDC_DUT/E9/sub_199/U65/Y (INVX2)                        0.09       3.69 f
  EDC_DUT/E9/sub_199/DIFF[8] (edge_detection_0_DW01_sub_8)
                                                          0.00       3.69 f
  EDC_DUT/E9/U264/Y (MUX2X1)                              0.12       3.81 r
  EDC_DUT/E9/U13/Y (INVX1)                                0.09       3.89 f
  EDC_DUT/E9/A1_reg[8]/D (DFFSR)                          0.00       3.89 f
  data arrival time                                                  3.89

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.03 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.20 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.31 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.56 f
  AHB_DUT/III/U307/Y (NAND2X1)                            0.14       1.70 r
  AHB_DUT/III/U48/Y (OR2X2)                               0.23       1.93 r
  AHB_DUT/III/U47/Y (XNOR2X1)                             0.30       2.24 r
  AHB_DUT/III/U447/Y (XOR2X1)                             0.22       2.46 f
  AHB_DUT/III/U449/Y (NAND3X1)                            0.18       2.64 r
  AHB_DUT/III/U450/Y (NOR2X1)                             0.13       2.77 f
  AHB_DUT/III/U305/Y (NAND2X1)                            0.14       2.91 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.25       3.16 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.28 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.49 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.60 f
  AHB_DUT/III/U474/Y (NAND3X1)                            0.15       3.75 r
  AHB_DUT/III/curr_write_state_reg[0]/D (DFFSR)           0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[0]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.24       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U86/Y (NAND2X1)                     0.15       3.15 r
  AHB_DUT/III/add_238/U84/Y (MUX2X1)                      0.16       3.31 f
  AHB_DUT/III/add_238/U73/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[22] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U944/Y (AOI22X1)                            0.10       3.59 f
  AHB_DUT/III/U945/Y (NAND3X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[22]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U104/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U102/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U91/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[20] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U967/Y (AOI22X1)                            0.10       3.59 f
  AHB_DUT/III/U968/Y (NAND3X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[20]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U158/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U156/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U149/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[13] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1046/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1047/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[13]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U68/Y (NAND2X1)                     0.15       3.15 r
  AHB_DUT/III/add_238/U66/Y (MUX2X1)                      0.16       3.31 f
  AHB_DUT/III/add_238/U54/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[24] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U921/Y (AOI22X1)                            0.10       3.59 f
  AHB_DUT/III/U922/Y (NAND3X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[24]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U76/Y (NAND2X1)                     0.15       3.15 r
  AHB_DUT/III/add_238/U74/Y (MUX2X1)                      0.16       3.31 f
  AHB_DUT/III/add_238/U65/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[23] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U932/Y (AOI22X1)                            0.10       3.59 f
  AHB_DUT/III/U933/Y (NAND3X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[23]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U144/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U142/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U135/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[15] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1022/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1023/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[15]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m24_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/D2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m24_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m24_reg[0]/Q (DFFSR)                           0.45       0.45 f
  B1_DUT/U548/Y (BUFX2)                                   0.33       0.78 f
  B1_DUT/o_m24[0] (buffer_window)                         0.00       0.78 f
  EDC_DUT/i_m24[0] (edge_detection_core)                  0.00       0.78 f
  EDC_DUT/E8/P8[0] (edge_detection_1)                     0.00       0.78 f
  EDC_DUT/E8/sub_204/B[0] (edge_detection_1_DW01_sub_11)
                                                          0.00       0.78 f
  EDC_DUT/E8/sub_204/U41/Y (INVX2)                        0.17       0.95 r
  EDC_DUT/E8/sub_204/U27/Y (NOR2X1)                       0.33       1.28 f
  EDC_DUT/E8/sub_204/U21/Y (OAI21X1)                      0.23       1.51 r
  EDC_DUT/E8/sub_204/U13/Y (AOI21X1)                      0.23       1.75 f
  EDC_DUT/E8/sub_204/U7/Y (OAI21X1)                       0.24       1.98 r
  EDC_DUT/E8/sub_204/U5/YC (FAX1)                         0.39       2.37 r
  EDC_DUT/E8/sub_204/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E8/sub_204/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E8/sub_204/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E8/sub_204/DIFF[7] (edge_detection_1_DW01_sub_11)
                                                          0.00       3.57 r
  EDC_DUT/E8/U427/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E8/U428/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E8/D2_reg[7]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/D2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m5_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m5_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m5_reg[0]/Q (DFFSR)                            0.91       0.91 f
  B1_DUT/o_m5[0] (buffer_window)                          0.00       0.91 f
  EDC_DUT/i_m5[0] (edge_detection_core)                   0.00       0.91 f
  EDC_DUT/E3/P2[0] (edge_detection_6)                     0.00       0.91 f
  EDC_DUT/E3/sub_199/A[0] (edge_detection_6_DW01_sub_13)
                                                          0.00       0.91 f
  EDC_DUT/E3/sub_199/U45/Y (INVX2)                        0.15       1.06 r
  EDC_DUT/E3/sub_199/U46/Y (AND2X2)                       0.22       1.28 r
  EDC_DUT/E3/sub_199/U21/Y (OAI21X1)                      0.13       1.41 f
  EDC_DUT/E3/sub_199/U13/Y (AOI21X1)                      0.16       1.57 r
  EDC_DUT/E3/sub_199/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E3/sub_199/U5/YC (FAX1)                         0.44       2.21 f
  EDC_DUT/E3/sub_199/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E3/sub_199/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E3/sub_199/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E3/sub_199/DIFF[7] (edge_detection_6_DW01_sub_13)
                                                          0.00       3.57 r
  EDC_DUT/E3/U265/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E3/U266/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E3/A1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.31 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.49 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.60 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.76 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U168/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U166/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U155/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[12] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1058/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1059/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[12]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U138/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U136/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U125/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[16] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1010/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1011/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[16]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U128/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U126/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U119/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[17] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U998/Y (AOI22X1)                            0.10       3.59 f
  AHB_DUT/III/U999/Y (NAND3X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[17]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/III/o_waddr_reg[17]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_waddr_reg[17]/Q (DFFSR)                   1.13       1.13 f
  AHB_DUT/III/r362/A[17] (address_counter_DW01_inc_3)     0.00       1.13 f
  AHB_DUT/III/r362/U61/Y (NAND2X1)                        0.44       1.58 r
  AHB_DUT/III/r362/U51/Y (NOR2X1)                         0.29       1.87 f
  AHB_DUT/III/r362/U29/Y (NAND2X1)                        0.21       2.07 r
  AHB_DUT/III/r362/U25/Y (NOR2X1)                         0.19       2.26 f
  AHB_DUT/III/r362/U163/Y (AND2X1)                        0.23       2.49 f
  AHB_DUT/III/r362/U166/Y (NAND2X1)                       0.12       2.60 r
  AHB_DUT/III/r362/U165/Y (NOR2X1)                        0.24       2.84 f
  AHB_DUT/III/r362/U7/YC (HAX1)                           0.26       3.10 f
  AHB_DUT/III/r362/U168/Y (AND2X2)                        0.24       3.34 f
  AHB_DUT/III/r362/U1/Y (XOR2X1)                          0.18       3.52 r
  AHB_DUT/III/r362/SUM[31] (address_counter_DW01_inc_3)
                                                          0.00       3.52 r
  AHB_DUT/III/U742/Y (AOI22X1)                            0.09       3.61 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.16       3.77 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m20_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/D1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m20_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m20_reg[0]/Q (DFFSR)                           0.80       0.80 f
  B1_DUT/o_m20[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m20[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E6/P8[0] (edge_detection_3)                     0.00       0.80 f
  EDC_DUT/E6/U203/Y (INVX1)                               0.19       0.99 r
  EDC_DUT/E6/U204/Y (INVX2)                               0.15       1.14 f
  EDC_DUT/E6/sub_203/A[0] (edge_detection_3_DW01_sub_9)
                                                          0.00       1.14 f
  EDC_DUT/E6/sub_203/U27/Y (NOR2X1)                       0.22       1.36 r
  EDC_DUT/E6/sub_203/U21/Y (OAI21X1)                      0.13       1.49 f
  EDC_DUT/E6/sub_203/U13/Y (AOI21X1)                      0.22       1.72 r
  EDC_DUT/E6/sub_203/U7/Y (OAI21X1)                       0.20       1.92 f
  EDC_DUT/E6/sub_203/U5/YC (FAX1)                         0.45       2.37 f
  EDC_DUT/E6/sub_203/U4/YC (FAX1)                         0.53       2.89 f
  EDC_DUT/E6/sub_203/U44/Y (NAND2X1)                      0.18       3.07 r
  EDC_DUT/E6/sub_203/U46/Y (NAND3X1)                      0.19       3.26 f
  EDC_DUT/E6/sub_203/U51/Y (NAND2X1)                      0.15       3.41 r
  EDC_DUT/E6/sub_203/U52/Y (NAND3X1)                      0.08       3.50 f
  EDC_DUT/E6/sub_203/U65/Y (INVX2)                        0.09       3.58 r
  EDC_DUT/E6/sub_203/DIFF[8] (edge_detection_3_DW01_sub_9)
                                                          0.00       3.58 r
  EDC_DUT/E6/U282/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E6/U283/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E6/D1_reg[8]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/D1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/III/o_raddr_reg[18]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[18]/Q (DFFSR)                   1.19       1.19 f
  AHB_DUT/III/add_234/A[18] (address_counter_DW01_inc_2)
                                                          0.00       1.19 f
  AHB_DUT/III/add_234/U48/Y (NAND2X1)                     0.33       1.52 r
  AHB_DUT/III/add_234/U47/Y (NOR2X1)                      0.19       1.71 f
  AHB_DUT/III/add_234/U25/Y (NAND2X1)                     0.19       1.90 r
  AHB_DUT/III/add_234/U15/Y (NOR2X1)                      0.17       2.08 f
  AHB_DUT/III/add_234/U183/Y (NAND2X1)                    0.16       2.23 r
  AHB_DUT/III/add_234/U162/Y (NOR2X1)                     0.20       2.43 f
  AHB_DUT/III/add_234/U4/YC (HAX1)                        0.28       2.71 f
  AHB_DUT/III/add_234/U3/YC (HAX1)                        0.27       2.98 f
  AHB_DUT/III/add_234/U2/YC (HAX1)                        0.31       3.30 f
  AHB_DUT/III/add_234/U1/Y (XOR2X1)                       0.18       3.48 r
  AHB_DUT/III/add_234/SUM[31] (address_counter_DW01_inc_2)
                                                          0.00       3.48 r
  AHB_DUT/III/U1244/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.17       3.76 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U152/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U150/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U141/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[14] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1034/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1035/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[14]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.30 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.30 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m25_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/D2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m25_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m25_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U256/Y (INVX2)                                   0.11       0.60 r
  B1_DUT/U240/Y (INVX2)                                   0.17       0.77 f
  B1_DUT/o_m25[0] (buffer_window)                         0.00       0.77 f
  EDC_DUT/i_m25[0] (edge_detection_core)                  0.00       0.77 f
  EDC_DUT/E9/P8[0] (edge_detection_0)                     0.00       0.77 f
  EDC_DUT/E9/sub_204/B[0] (edge_detection_0_DW01_sub_13)
                                                          0.00       0.77 f
  EDC_DUT/E9/sub_204/U39/Y (INVX2)                        0.15       0.91 r
  EDC_DUT/E9/sub_204/U27/Y (NOR2X1)                       0.31       1.22 f
  EDC_DUT/E9/sub_204/U21/Y (OAI21X1)                      0.28       1.50 r
  EDC_DUT/E9/sub_204/U13/Y (AOI21X1)                      0.25       1.75 f
  EDC_DUT/E9/sub_204/U7/Y (OAI21X1)                       0.24       1.99 r
  EDC_DUT/E9/sub_204/U5/YC (FAX1)                         0.38       2.37 r
  EDC_DUT/E9/sub_204/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E9/sub_204/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E9/sub_204/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E9/sub_204/DIFF[7] (edge_detection_0_DW01_sub_13)
                                                          0.00       3.57 r
  EDC_DUT/E9/U429/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E9/U430/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E9/D2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/D2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.62 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/III/o_raddr_reg[5]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[5]/CLK (DFFSR)                  0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[5]/Q (DFFSR)                    1.15       1.15 f
  AHB_DUT/III/add_234/A[5] (address_counter_DW01_inc_2)
                                                          0.00       1.15 f
  AHB_DUT/III/add_234/U124/Y (NAND2X1)                    0.43       1.58 r
  AHB_DUT/III/add_234/U114/Y (NOR2X1)                     0.16       1.74 f
  AHB_DUT/III/add_234/U113/Y (NAND2X1)                    0.16       1.90 r
  AHB_DUT/III/add_234/U67/Y (NOR2X1)                      0.20       2.10 f
  AHB_DUT/III/add_234/U183/Y (NAND2X1)                    0.13       2.23 r
  AHB_DUT/III/add_234/U162/Y (NOR2X1)                     0.20       2.43 f
  AHB_DUT/III/add_234/U4/YC (HAX1)                        0.28       2.71 f
  AHB_DUT/III/add_234/U3/YC (HAX1)                        0.27       2.98 f
  AHB_DUT/III/add_234/U2/YC (HAX1)                        0.31       3.30 f
  AHB_DUT/III/add_234/U1/Y (XOR2X1)                       0.18       3.48 r
  AHB_DUT/III/add_234/SUM[31] (address_counter_DW01_inc_2)
                                                          0.00       3.48 r
  AHB_DUT/III/U1244/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.17       3.76 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/A2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E3/P6[0] (edge_detection_6)                     0.00       0.95 f
  EDC_DUT/E3/sub_200/B[0] (edge_detection_6_DW01_sub_9)
                                                          0.00       0.95 f
  EDC_DUT/E3/sub_200/U55/Y (INVX2)                        0.16       1.11 r
  EDC_DUT/E3/sub_200/U39/Y (OR2X2)                        0.30       1.41 r
  EDC_DUT/E3/sub_200/U41/Y (INVX4)                        0.11       1.52 f
  EDC_DUT/E3/sub_200/U40/Y (OAI21X1)                      0.13       1.65 r
  EDC_DUT/E3/sub_200/U13/Y (AOI21X1)                      0.23       1.88 f
  EDC_DUT/E3/sub_200/U7/Y (OAI21X1)                       0.24       2.12 r
  EDC_DUT/E3/sub_200/U5/YC (FAX1)                         0.39       2.51 r
  EDC_DUT/E3/sub_200/U4/YC (FAX1)                         0.43       2.94 r
  EDC_DUT/E3/sub_200/U45/Y (NAND2X1)                      0.09       3.03 f
  EDC_DUT/E3/sub_200/U47/Y (NAND3X1)                      0.32       3.35 r
  EDC_DUT/E3/sub_200/U51/Y (NAND2X1)                      0.06       3.41 f
  EDC_DUT/E3/sub_200/U53/Y (NAND3X1)                      0.19       3.60 r
  EDC_DUT/E3/sub_200/U66/Y (INVX2)                        0.09       3.68 f
  EDC_DUT/E3/sub_200/DIFF[8] (edge_detection_6_DW01_sub_9)
                                                          0.00       3.68 f
  EDC_DUT/E3/U409/Y (MUX2X1)                              0.15       3.83 r
  EDC_DUT/E3/U410/Y (INVX2)                               0.07       3.89 f
  EDC_DUT/E3/A2_reg[8]/D (DFFSR)                          0.00       3.89 f
  data arrival time                                                  3.89

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/A2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.31 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.49 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.30 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.30 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E1/U546/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E1/temp_sum_reg[0]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E1/U548/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E1/temp_sum_reg[1]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E1/U550/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E1/temp_sum_reg[2]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E1/U552/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E1/temp_sum_reg[3]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E1/U554/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E1/temp_sum_reg[4]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E1/U556/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E1/temp_sum_reg[5]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E1/U558/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E1/temp_sum_reg[6]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.99 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E1/U560/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E1/temp_sum_reg[7]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: B1_DUT/o_m20_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/D1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m20_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m20_reg[0]/Q (DFFSR)                           0.80       0.80 f
  B1_DUT/o_m20[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m20[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E6/P8[0] (edge_detection_3)                     0.00       0.80 f
  EDC_DUT/E6/U203/Y (INVX1)                               0.19       0.99 r
  EDC_DUT/E6/U204/Y (INVX2)                               0.15       1.14 f
  EDC_DUT/E6/sub_203/A[0] (edge_detection_3_DW01_sub_9)
                                                          0.00       1.14 f
  EDC_DUT/E6/sub_203/U27/Y (NOR2X1)                       0.22       1.36 r
  EDC_DUT/E6/sub_203/U21/Y (OAI21X1)                      0.13       1.49 f
  EDC_DUT/E6/sub_203/U13/Y (AOI21X1)                      0.22       1.72 r
  EDC_DUT/E6/sub_203/U7/Y (OAI21X1)                       0.20       1.92 f
  EDC_DUT/E6/sub_203/U5/YC (FAX1)                         0.45       2.37 f
  EDC_DUT/E6/sub_203/U4/YC (FAX1)                         0.53       2.89 f
  EDC_DUT/E6/sub_203/U45/Y (NAND2X1)                      0.18       3.07 r
  EDC_DUT/E6/sub_203/U46/Y (NAND3X1)                      0.19       3.26 f
  EDC_DUT/E6/sub_203/U50/Y (NAND2X1)                      0.15       3.41 r
  EDC_DUT/E6/sub_203/U52/Y (NAND3X1)                      0.08       3.49 f
  EDC_DUT/E6/sub_203/U65/Y (INVX2)                        0.09       3.58 r
  EDC_DUT/E6/sub_203/DIFF[8] (edge_detection_3_DW01_sub_9)
                                                          0.00       3.58 r
  EDC_DUT/E6/U282/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E6/U283/Y (INVX2)                               0.08       3.78 r
  EDC_DUT/E6/D1_reg[8]/D (DFFSR)                          0.00       3.78 r
  data arrival time                                                  3.78

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/D1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.98 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E2/U546/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E2/temp_sum_reg[0]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.98 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E2/U548/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E2/temp_sum_reg[1]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.98 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E2/U550/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E2/temp_sum_reg[2]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.98 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E2/U552/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E2/temp_sum_reg[3]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.98 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E2/U554/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E2/temp_sum_reg[4]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.98 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E2/U556/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E2/temp_sum_reg[5]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.98 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E2/U558/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E2/temp_sum_reg[6]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.28       0.95 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.16 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.41 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.66 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.91 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.20 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.38 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.55 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.79 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.98 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.16 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E2/U560/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E2/temp_sum_reg[7]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.29 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.48 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/curr_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[0]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[0]/Q (DFFSR)             0.61       0.61 f
  B1_DUT/U930/Y (INVX2)                    0.17       0.78 r
  B1_DUT/U797/Y (NOR2X1)                   0.45       1.23 f
  B1_DUT/U238/Y (AND2X2)                   0.40       1.64 f
  B1_DUT/U235/Y (AND2X2)                   0.24       1.88 f
  B1_DUT/U414/Y (INVX4)                    0.19       2.07 r
  B1_DUT/U337/Y (NAND2X1)                  0.12       2.19 f
  B1_DUT/U241/Y (INVX1)                    0.11       2.29 r
  B1_DUT/U336/Y (NAND2X1)                  0.12       2.41 f
  B1_DUT/U334/Y (NOR2X1)                   0.11       2.52 r
  B1_DUT/U333/Y (NAND3X1)                  0.07       2.59 f
  B1_DUT/U332/Y (NOR2X1)                   0.10       2.69 r
  B1_DUT/U331/Y (NAND3X1)                  0.07       2.76 f
  B1_DUT/U616/Y (BUFX4)                    0.27       3.03 f
  B1_DUT/U309/Y (OAI21X1)                  0.14       3.16 r
  B1_DUT/U308/Y (NOR2X1)                   0.14       3.30 f
  B1_DUT/U302/Y (NAND3X1)                  0.20       3.50 r
  B1_DUT/U925/Y (INVX2)                    0.11       3.61 f
  B1_DUT/U281/Y (NAND3X1)                  0.15       3.76 r
  B1_DUT/U280/Y (NOR2X1)                   0.12       3.88 f
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.88 f
  data arrival time                                   3.88

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.88
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E7/P2[3] (edge_detection_2)                     0.00       1.31 f
  EDC_DUT/E7/sub_199/A[3] (edge_detection_2_DW01_sub_9)
                                                          0.00       1.31 f
  EDC_DUT/E7/sub_199/U11/Y (NAND2X1)                      0.26       1.58 r
  EDC_DUT/E7/sub_199/U7/Y (OAI21X1)                       0.18       1.76 f
  EDC_DUT/E7/sub_199/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E7/sub_199/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E7/sub_199/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E7/sub_199/U2/YS (FAX1)                         0.45       3.56 r
  EDC_DUT/E7/sub_199/DIFF[7] (edge_detection_2_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E7/U261/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E7/U262/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E7/A1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m6_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m6_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m6_reg[0]/Q (DFFSR)                            0.47       0.47 f
  B1_DUT/U635/Y (BUFX4)                                   0.28       0.75 f
  B1_DUT/o_m6[0] (buffer_window)                          0.00       0.75 f
  EDC_DUT/i_m6[0] (edge_detection_core)                   0.00       0.75 f
  EDC_DUT/E4/P0[0] (edge_detection_5)                     0.00       0.75 f
  EDC_DUT/E4/sub_199/B[0] (edge_detection_5_DW01_sub_13)
                                                          0.00       0.75 f
  EDC_DUT/E4/sub_199/U39/Y (INVX4)                        0.10       0.86 r
  EDC_DUT/E4/sub_199/U27/Y (NOR2X1)                       0.32       1.18 f
  EDC_DUT/E4/sub_199/U21/Y (OAI21X1)                      0.29       1.46 r
  EDC_DUT/E4/sub_199/U13/Y (AOI21X1)                      0.25       1.71 f
  EDC_DUT/E4/sub_199/U7/Y (OAI21X1)                       0.27       1.98 r
  EDC_DUT/E4/sub_199/U43/Y (NAND2X1)                      0.09       2.07 f
  EDC_DUT/E4/sub_199/U46/Y (NAND3X1)                      0.29       2.35 r
  EDC_DUT/E4/sub_199/U4/YC (FAX1)                         0.39       2.74 r
  EDC_DUT/E4/sub_199/U3/YC (FAX1)                         0.38       3.12 r
  EDC_DUT/E4/sub_199/U2/YS (FAX1)                         0.44       3.56 r
  EDC_DUT/E4/sub_199/DIFF[7] (edge_detection_5_DW01_sub_13)
                                                          0.00       3.56 r
  EDC_DUT/E4/U263/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E4/U264/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E4/A1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.48 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m18_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m18_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m18_reg[1]/Q (DFFSR)                           0.41       0.41 r
  B1_DUT/U224/Y (BUFX2)                                   0.36       0.77 r
  B1_DUT/o_m18[1] (buffer_window)                         0.00       0.77 r
  EDC_DUT/i_m18[1] (edge_detection_core)                  0.00       0.77 r
  EDC_DUT/E6/P6[1] (edge_detection_3)                     0.00       0.77 r
  EDC_DUT/E6/sub_200/B[1] (edge_detection_3_DW01_sub_10)
                                                          0.00       0.77 r
  EDC_DUT/E6/sub_200/U43/Y (INVX1)                        0.20       0.97 f
  EDC_DUT/E6/sub_200/U25/Y (NAND2X1)                      0.17       1.14 r
  EDC_DUT/E6/sub_200/U21/Y (OAI21X1)                      0.18       1.33 f
  EDC_DUT/E6/sub_200/U13/Y (AOI21X1)                      0.24       1.57 r
  EDC_DUT/E6/sub_200/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E6/sub_200/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E6/sub_200/U4/YC (FAX1)                         0.46       2.68 f
  EDC_DUT/E6/sub_200/U3/YC (FAX1)                         0.46       3.14 f
  EDC_DUT/E6/sub_200/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E6/sub_200/DIFF[7] (edge_detection_3_DW01_sub_10)
                                                          0.00       3.58 r
  EDC_DUT/E6/U413/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E6/U209/Y (INVX1)                               0.09       3.77 r
  EDC_DUT/E6/A2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.31 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.49 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/III/o_raddr_reg[13]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[13]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[13]/Q (DFFSR)                   1.16       1.16 f
  AHB_DUT/III/add_234/A[13] (address_counter_DW01_inc_2)
                                                          0.00       1.16 f
  AHB_DUT/III/add_234/U81/Y (NAND2X1)                     0.47       1.62 r
  AHB_DUT/III/add_234/U69/Y (NOR2X1)                      0.17       1.79 f
  AHB_DUT/III/add_234/U68/Y (NAND2X1)                     0.15       1.94 r
  AHB_DUT/III/add_234/U67/Y (NOR2X1)                      0.16       2.10 f
  AHB_DUT/III/add_234/U183/Y (NAND2X1)                    0.13       2.23 r
  AHB_DUT/III/add_234/U162/Y (NOR2X1)                     0.20       2.42 f
  AHB_DUT/III/add_234/U4/YC (HAX1)                        0.28       2.71 f
  AHB_DUT/III/add_234/U3/YC (HAX1)                        0.27       2.98 f
  AHB_DUT/III/add_234/U2/YC (HAX1)                        0.31       3.29 f
  AHB_DUT/III/add_234/U1/Y (XOR2X1)                       0.18       3.48 r
  AHB_DUT/III/add_234/SUM[31] (address_counter_DW01_inc_2)
                                                          0.00       3.48 r
  AHB_DUT/III/U1244/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.17       3.75 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.29 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.47 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.48 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[1]/Q (DFFSR)                           0.57       0.57 f
  B1_DUT/o_m13[1] (buffer_window)                         0.00       0.57 f
  EDC_DUT/i_m13[1] (edge_detection_core)                  0.00       0.57 f
  EDC_DUT/U10/Y (INVX2)                                   0.13       0.70 r
  EDC_DUT/U15/Y (INVX2)                                   0.28       0.97 f
  EDC_DUT/E2/P7[1] (edge_detection_7)                     0.00       0.97 f
  EDC_DUT/E2/sub_202/B[1] (edge_detection_7_DW01_sub_8)
                                                          0.00       0.97 f
  EDC_DUT/E2/sub_202/U47/Y (INVX2)                        0.14       1.11 r
  EDC_DUT/E2/sub_202/U24/Y (NOR2X1)                       0.22       1.33 f
  EDC_DUT/E2/sub_202/U21/Y (OAI21X1)                      0.19       1.52 r
  EDC_DUT/E2/sub_202/U13/Y (AOI21X1)                      0.23       1.76 f
  EDC_DUT/E2/sub_202/U7/Y (OAI21X1)                       0.24       1.99 r
  EDC_DUT/E2/sub_202/U5/YC (FAX1)                         0.39       2.38 r
  EDC_DUT/E2/sub_202/U4/YC (FAX1)                         0.38       2.76 r
  EDC_DUT/E2/sub_202/U3/YC (FAX1)                         0.38       3.14 r
  EDC_DUT/E2/sub_202/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E2/sub_202/DIFF[7] (edge_detection_7_DW01_sub_8)
                                                          0.00       3.58 r
  EDC_DUT/E2/U369/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E2/U370/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E2/B2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m14_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[3]/Q (DFFSR)                           1.15       1.15 f
  B1_DUT/o_m14[3] (buffer_window)                         0.00       1.15 f
  EDC_DUT/i_m14[3] (edge_detection_core)                  0.00       1.15 f
  EDC_DUT/E2/P8[3] (edge_detection_7)                     0.00       1.15 f
  EDC_DUT/E2/sub_203/A[3] (edge_detection_7_DW01_sub_10)
                                                          0.00       1.15 f
  EDC_DUT/E2/sub_203/U11/Y (NAND2X1)                      0.42       1.57 r
  EDC_DUT/E2/sub_203/U7/Y (OAI21X1)                       0.19       1.77 f
  EDC_DUT/E2/sub_203/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E2/sub_203/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E2/sub_203/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E2/sub_203/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E2/sub_203/DIFF[7] (edge_detection_7_DW01_sub_10)
                                                          0.00       3.58 r
  EDC_DUT/E2/U283/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E2/U208/Y (INVX1)                               0.10       3.77 r
  EDC_DUT/E2/D1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.78       0.78 f
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.78 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.28       1.05 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.22 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.39 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.54 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.76 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.95 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.40 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.68 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.82 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.99 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.16 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E8/U544/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E8/temp_sum_reg[0]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.78       0.78 f
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.78 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.28       1.05 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.22 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.39 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.54 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.76 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.95 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.40 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.68 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.82 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.99 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.16 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E8/U546/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E8/temp_sum_reg[1]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.78       0.78 f
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.78 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.28       1.05 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.22 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.39 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.54 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.76 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.95 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.40 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.68 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.82 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.99 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.16 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E8/U548/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E8/temp_sum_reg[2]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.78       0.78 f
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.78 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.28       1.05 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.22 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.39 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.54 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.76 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.95 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.40 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.68 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.82 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.99 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.16 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E8/U550/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E8/temp_sum_reg[3]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.78       0.78 f
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.78 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.28       1.05 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.22 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.39 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.54 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.76 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.95 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.40 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.68 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.82 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.99 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.16 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E8/U552/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E8/temp_sum_reg[4]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.78       0.78 f
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.78 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.28       1.05 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.22 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.39 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.54 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.76 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.95 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.40 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.68 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.82 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.99 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.16 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E8/U554/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E8/temp_sum_reg[5]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.78       0.78 f
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.78 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.28       1.05 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.22 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.39 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.54 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.76 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.95 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.40 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.68 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.82 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.99 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.16 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E8/U556/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E8/temp_sum_reg[6]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.78       0.78 f
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.78 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.28       1.05 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.22 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.39 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.54 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.76 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.95 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.40 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.68 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.82 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.99 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.16 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.16 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.31 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.50 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.65 f
  EDC_DUT/E8/U558/Y (NAND2X1)                             0.12       3.77 r
  EDC_DUT/E8/temp_sum_reg[7]/D (DFFSR)                    0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/D2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E7/P2[3] (edge_detection_2)                     0.00       1.31 f
  EDC_DUT/E7/sub_204/A[3] (edge_detection_2_DW01_sub_8)
                                                          0.00       1.31 f
  EDC_DUT/E7/sub_204/U11/Y (NAND2X1)                      0.26       1.58 r
  EDC_DUT/E7/sub_204/U7/Y (OAI21X1)                       0.18       1.76 f
  EDC_DUT/E7/sub_204/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E7/sub_204/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E7/sub_204/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E7/sub_204/U2/YS (FAX1)                         0.45       3.56 r
  EDC_DUT/E7/sub_204/DIFF[7] (edge_detection_2_DW01_sub_8)
                                                          0.00       3.56 r
  EDC_DUT/E7/U426/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E7/U427/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E7/D2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/D2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/D2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E1/P8[0] (edge_detection_8)                     0.00       0.95 f
  EDC_DUT/E1/sub_204/B[0] (edge_detection_8_DW01_sub_8)
                                                          0.00       0.95 f
  EDC_DUT/E1/sub_204/U54/Y (INVX2)                        0.16       1.11 r
  EDC_DUT/E1/sub_204/U27/Y (NOR2X1)                       0.30       1.41 f
  EDC_DUT/E1/sub_204/U21/Y (OAI21X1)                      0.23       1.64 r
  EDC_DUT/E1/sub_204/U13/Y (AOI21X1)                      0.23       1.88 f
  EDC_DUT/E1/sub_204/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E1/sub_204/U5/YC (FAX1)                         0.39       2.50 r
  EDC_DUT/E1/sub_204/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E1/sub_204/U43/Y (NAND2X1)                      0.09       3.02 f
  EDC_DUT/E1/sub_204/U45/Y (NAND3X1)                      0.32       3.34 r
  EDC_DUT/E1/sub_204/U47/Y (XOR2X1)                       0.22       3.56 r
  EDC_DUT/E1/sub_204/DIFF[7] (edge_detection_8_DW01_sub_8)
                                                          0.00       3.56 r
  EDC_DUT/E1/U429/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E1/U430/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E1/D2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/D2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.31 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.49 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m14_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[1]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U653/Y (INVX2)                                   0.08       0.57 r
  B1_DUT/U654/Y (INVX2)                                   0.32       0.90 f
  B1_DUT/o_m14[1] (buffer_window)                         0.00       0.90 f
  EDC_DUT/i_m14[1] (edge_detection_core)                  0.00       0.90 f
  EDC_DUT/E2/P8[1] (edge_detection_7)                     0.00       0.90 f
  EDC_DUT/E2/sub_203/A[1] (edge_detection_7_DW01_sub_10)
                                                          0.00       0.90 f
  EDC_DUT/E2/sub_203/U25/Y (NAND2X1)                      0.25       1.14 r
  EDC_DUT/E2/sub_203/U21/Y (OAI21X1)                      0.19       1.33 f
  EDC_DUT/E2/sub_203/U13/Y (AOI21X1)                      0.23       1.57 r
  EDC_DUT/E2/sub_203/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E2/sub_203/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E2/sub_203/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E2/sub_203/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E2/sub_203/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E2/sub_203/DIFF[7] (edge_detection_7_DW01_sub_10)
                                                          0.00       3.57 r
  EDC_DUT/E2/U283/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E2/U208/Y (INVX1)                               0.10       3.77 r
  EDC_DUT/E2/D1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.31 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.49 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m12_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[1]/Q (DFFSR)                           0.45       0.45 f
  B1_DUT/U634/Y (BUFX2)                                   0.42       0.87 f
  B1_DUT/o_m12[1] (buffer_window)                         0.00       0.87 f
  EDC_DUT/i_m12[1] (edge_detection_core)                  0.00       0.87 f
  EDC_DUT/E2/P6[1] (edge_detection_7)                     0.00       0.87 f
  EDC_DUT/E2/sub_203/B[1] (edge_detection_7_DW01_sub_10)
                                                          0.00       0.87 f
  EDC_DUT/E2/sub_203/U43/Y (INVX2)                        0.15       1.02 r
  EDC_DUT/E2/sub_203/U24/Y (NOR2X1)                       0.23       1.25 f
  EDC_DUT/E2/sub_203/U21/Y (OAI21X1)                      0.25       1.50 r
  EDC_DUT/E2/sub_203/U13/Y (AOI21X1)                      0.25       1.75 f
  EDC_DUT/E2/sub_203/U7/Y (OAI21X1)                       0.24       1.99 r
  EDC_DUT/E2/sub_203/U5/YC (FAX1)                         0.39       2.37 r
  EDC_DUT/E2/sub_203/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E2/sub_203/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E2/sub_203/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E2/sub_203/DIFF[7] (edge_detection_7_DW01_sub_10)
                                                          0.00       3.57 r
  EDC_DUT/E2/U283/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E2/U208/Y (INVX1)                               0.10       3.77 r
  EDC_DUT/E2/D1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[1]/Q (DFFSR)                           0.57       0.57 f
  B1_DUT/o_m13[1] (buffer_window)                         0.00       0.57 f
  EDC_DUT/i_m13[1] (edge_detection_core)                  0.00       0.57 f
  EDC_DUT/U10/Y (INVX2)                                   0.13       0.70 r
  EDC_DUT/U15/Y (INVX2)                                   0.28       0.97 f
  EDC_DUT/E6/P3[1] (edge_detection_3)                     0.00       0.97 f
  EDC_DUT/E6/sub_201/B[1] (edge_detection_3_DW01_sub_8)
                                                          0.00       0.97 f
  EDC_DUT/E6/sub_201/U44/Y (INVX2)                        0.14       1.11 r
  EDC_DUT/E6/sub_201/U24/Y (NOR2X1)                       0.22       1.33 f
  EDC_DUT/E6/sub_201/U21/Y (OAI21X1)                      0.19       1.52 r
  EDC_DUT/E6/sub_201/U13/Y (AOI21X1)                      0.23       1.75 f
  EDC_DUT/E6/sub_201/U7/Y (OAI21X1)                       0.24       1.99 r
  EDC_DUT/E6/sub_201/U5/YC (FAX1)                         0.39       2.38 r
  EDC_DUT/E6/sub_201/U4/YC (FAX1)                         0.38       2.76 r
  EDC_DUT/E6/sub_201/U3/YC (FAX1)                         0.38       3.14 r
  EDC_DUT/E6/sub_201/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E6/sub_201/DIFF[7] (edge_detection_3_DW01_sub_8)
                                                          0.00       3.57 r
  EDC_DUT/E6/U224/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E6/U225/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E6/B1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.30       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.61 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.86 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.11 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.11 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.26 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.39 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U546/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[0]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.30       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.61 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.86 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.11 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.11 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.26 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.39 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U548/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[1]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.30       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.61 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.86 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.11 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.11 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.26 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.39 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U550/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[2]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.30       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.61 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.86 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.11 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.11 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.26 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.39 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U552/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[3]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.30       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.61 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.86 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.11 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.11 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.26 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.39 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U554/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[4]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.30       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.61 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.86 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.11 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.11 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.26 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.39 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U556/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[5]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.30       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.61 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.86 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.11 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.11 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.26 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.39 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U558/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[6]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U87/Y (OR2X2)                        0.30       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.61 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.86 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.11 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.11 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.26 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.39 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U560/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[7]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m20_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/D1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m20_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m20_reg[0]/Q (DFFSR)                           0.80       0.80 f
  B1_DUT/o_m20[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m20[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E6/P8[0] (edge_detection_3)                     0.00       0.80 f
  EDC_DUT/E6/U203/Y (INVX1)                               0.19       0.99 r
  EDC_DUT/E6/U204/Y (INVX2)                               0.15       1.14 f
  EDC_DUT/E6/sub_203/A[0] (edge_detection_3_DW01_sub_9)
                                                          0.00       1.14 f
  EDC_DUT/E6/sub_203/U27/Y (NOR2X1)                       0.22       1.36 r
  EDC_DUT/E6/sub_203/U21/Y (OAI21X1)                      0.13       1.49 f
  EDC_DUT/E6/sub_203/U13/Y (AOI21X1)                      0.22       1.72 r
  EDC_DUT/E6/sub_203/U7/Y (OAI21X1)                       0.20       1.92 f
  EDC_DUT/E6/sub_203/U5/YC (FAX1)                         0.45       2.37 f
  EDC_DUT/E6/sub_203/U4/YC (FAX1)                         0.53       2.89 f
  EDC_DUT/E6/sub_203/U44/Y (NAND2X1)                      0.18       3.07 r
  EDC_DUT/E6/sub_203/U46/Y (NAND3X1)                      0.19       3.26 f
  EDC_DUT/E6/sub_203/U50/Y (NAND2X1)                      0.15       3.41 r
  EDC_DUT/E6/sub_203/U52/Y (NAND3X1)                      0.08       3.49 f
  EDC_DUT/E6/sub_203/U65/Y (INVX2)                        0.09       3.58 r
  EDC_DUT/E6/sub_203/DIFF[8] (edge_detection_3_DW01_sub_9)
                                                          0.00       3.58 r
  EDC_DUT/E6/U282/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E6/U283/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E6/D1_reg[8]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/D1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m14_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[3]/Q (DFFSR)                           1.15       1.15 f
  B1_DUT/o_m14[3] (buffer_window)                         0.00       1.15 f
  EDC_DUT/i_m14[3] (edge_detection_core)                  0.00       1.15 f
  EDC_DUT/E8/P2[3] (edge_detection_1)                     0.00       1.15 f
  EDC_DUT/E8/sub_199/A[3] (edge_detection_1_DW01_sub_8)
                                                          0.00       1.15 f
  EDC_DUT/E8/sub_199/U11/Y (NAND2X1)                      0.42       1.57 r
  EDC_DUT/E8/sub_199/U7/Y (OAI21X1)                       0.19       1.77 f
  EDC_DUT/E8/sub_199/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E8/sub_199/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E8/sub_199/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E8/sub_199/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E8/sub_199/DIFF[7] (edge_detection_1_DW01_sub_8)
                                                          0.00       3.58 r
  EDC_DUT/E8/U263/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E8/U203/Y (INVX1)                               0.10       3.77 r
  EDC_DUT/E8/A1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m2_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m2_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m2_reg[0]/Q (DFFSR)                            0.47       0.47 f
  B1_DUT/U246/Y (BUFX4)                                   0.28       0.76 f
  B1_DUT/o_m2[0] (buffer_window)                          0.00       0.76 f
  EDC_DUT/i_m2[0] (edge_detection_core)                   0.00       0.76 f
  EDC_DUT/E2/P0[0] (edge_detection_7)                     0.00       0.76 f
  EDC_DUT/E2/sub_199/B[0] (edge_detection_7_DW01_sub_13)
                                                          0.00       0.76 f
  EDC_DUT/E2/sub_199/U40/Y (INVX2)                        0.14       0.89 r
  EDC_DUT/E2/sub_199/U27/Y (NOR2X1)                       0.30       1.19 f
  EDC_DUT/E2/sub_199/U21/Y (OAI21X1)                      0.29       1.48 r
  EDC_DUT/E2/sub_199/U13/Y (AOI21X1)                      0.25       1.73 f
  EDC_DUT/E2/sub_199/U7/Y (OAI21X1)                       0.24       1.97 r
  EDC_DUT/E2/sub_199/U5/YC (FAX1)                         0.38       2.36 r
  EDC_DUT/E2/sub_199/U4/YC (FAX1)                         0.38       2.74 r
  EDC_DUT/E2/sub_199/U3/YC (FAX1)                         0.38       3.12 r
  EDC_DUT/E2/sub_199/U2/YS (FAX1)                         0.44       3.56 r
  EDC_DUT/E2/sub_199/DIFF[7] (edge_detection_7_DW01_sub_13)
                                                          0.00       3.56 r
  EDC_DUT/E2/U265/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E2/U266/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E2/A1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m15_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m15_reg[2]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m15_reg[2]/Q (DFFSR)                           0.93       0.93 f
  B1_DUT/o_m15[2] (buffer_window)                         0.00       0.93 f
  EDC_DUT/i_m15[2] (edge_detection_core)                  0.00       0.93 f
  EDC_DUT/E6/P5[2] (edge_detection_3)                     0.00       0.93 f
  EDC_DUT/E6/sub_201/A[2] (edge_detection_3_DW01_sub_8)
                                                          0.00       0.93 f
  EDC_DUT/E6/sub_201/U19/Y (NAND2X1)                      0.37       1.30 r
  EDC_DUT/E6/sub_201/U53/Y (INVX2)                        0.09       1.39 f
  EDC_DUT/E6/sub_201/U13/Y (AOI21X1)                      0.18       1.57 r
  EDC_DUT/E6/sub_201/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E6/sub_201/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E6/sub_201/U4/YC (FAX1)                         0.46       2.68 f
  EDC_DUT/E6/sub_201/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E6/sub_201/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E6/sub_201/DIFF[7] (edge_detection_3_DW01_sub_8)
                                                          0.00       3.57 r
  EDC_DUT/E6/U224/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E6/U225/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E6/B1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U121/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       3.00 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.27 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.46 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.56 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.75 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.31 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.49 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/A2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.47       0.47 r
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.47 r
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.47 r
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.65 f
  EDC_DUT/U9/Y (INVX8)                                    0.24       0.89 r
  EDC_DUT/E3/P6[0] (edge_detection_6)                     0.00       0.89 r
  EDC_DUT/E3/sub_200/B[0] (edge_detection_6_DW01_sub_9)
                                                          0.00       0.89 r
  EDC_DUT/E3/sub_200/U55/Y (INVX2)                        0.15       1.04 f
  EDC_DUT/E3/sub_200/U39/Y (OR2X2)                        0.23       1.27 f
  EDC_DUT/E3/sub_200/U41/Y (INVX4)                        0.11       1.38 r
  EDC_DUT/E3/sub_200/U40/Y (OAI21X1)                      0.10       1.48 f
  EDC_DUT/E3/sub_200/U13/Y (AOI21X1)                      0.22       1.70 r
  EDC_DUT/E3/sub_200/U7/Y (OAI21X1)                       0.20       1.90 f
  EDC_DUT/E3/sub_200/U5/YC (FAX1)                         0.45       2.35 f
  EDC_DUT/E3/sub_200/U4/YC (FAX1)                         0.52       2.87 f
  EDC_DUT/E3/sub_200/U46/Y (NAND2X1)                      0.18       3.05 r
  EDC_DUT/E3/sub_200/U47/Y (NAND3X1)                      0.19       3.24 f
  EDC_DUT/E3/sub_200/U51/Y (NAND2X1)                      0.17       3.41 r
  EDC_DUT/E3/sub_200/U53/Y (NAND3X1)                      0.08       3.49 f
  EDC_DUT/E3/sub_200/U66/Y (INVX2)                        0.08       3.58 r
  EDC_DUT/E3/sub_200/DIFF[8] (edge_detection_6_DW01_sub_9)
                                                          0.00       3.58 r
  EDC_DUT/E3/U409/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E3/U410/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E3/A2_reg[8]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/A2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m14_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[1]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U653/Y (INVX2)                                   0.08       0.57 r
  B1_DUT/U654/Y (INVX2)                                   0.32       0.90 f
  B1_DUT/o_m14[1] (buffer_window)                         0.00       0.90 f
  EDC_DUT/i_m14[1] (edge_detection_core)                  0.00       0.90 f
  EDC_DUT/E8/P2[1] (edge_detection_1)                     0.00       0.90 f
  EDC_DUT/E8/sub_199/A[1] (edge_detection_1_DW01_sub_8)
                                                          0.00       0.90 f
  EDC_DUT/E8/sub_199/U25/Y (NAND2X1)                      0.25       1.14 r
  EDC_DUT/E8/sub_199/U21/Y (OAI21X1)                      0.19       1.33 f
  EDC_DUT/E8/sub_199/U13/Y (AOI21X1)                      0.23       1.57 r
  EDC_DUT/E8/sub_199/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E8/sub_199/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E8/sub_199/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E8/sub_199/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E8/sub_199/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E8/sub_199/DIFF[7] (edge_detection_1_DW01_sub_8)
                                                          0.00       3.57 r
  EDC_DUT/E8/U263/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E8/U203/Y (INVX1)                               0.10       3.77 r
  EDC_DUT/E8/A1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m12_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U706/Y (INVX2)                                   0.17       0.66 r
  B1_DUT/U254/Y (INVX8)                                   0.14       0.80 f
  B1_DUT/o_m12[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m12[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E5/P3[0] (edge_detection_4)                     0.00       0.80 f
  EDC_DUT/E5/sub_201/B[0] (edge_detection_4_DW01_sub_9)
                                                          0.00       0.80 f
  EDC_DUT/E5/sub_201/U43/Y (INVX2)                        0.13       0.93 r
  EDC_DUT/E5/sub_201/U27/Y (NOR2X1)                       0.29       1.23 f
  EDC_DUT/E5/sub_201/U21/Y (OAI21X1)                      0.29       1.52 r
  EDC_DUT/E5/sub_201/U13/Y (AOI21X1)                      0.25       1.77 f
  EDC_DUT/E5/sub_201/U7/Y (OAI21X1)                       0.24       2.00 r
  EDC_DUT/E5/sub_201/U5/YC (FAX1)                         0.39       2.39 r
  EDC_DUT/E5/sub_201/U4/YC (FAX1)                         0.38       2.77 r
  EDC_DUT/E5/sub_201/U3/YC (FAX1)                         0.38       3.15 r
  EDC_DUT/E5/sub_201/U2/YS (FAX1)                         0.44       3.59 r
  EDC_DUT/E5/sub_201/DIFF[7] (edge_detection_4_DW01_sub_9)
                                                          0.00       3.59 r
  EDC_DUT/E5/U224/Y (MUX2X1)                              0.10       3.69 f
  EDC_DUT/E5/U205/Y (INVX1)                               0.08       3.77 r
  EDC_DUT/E5/B1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U181/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.03 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.20 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.31 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.56 f
  AHB_DUT/III/U428/Y (NAND2X1)                            0.20       1.77 r
  AHB_DUT/III/U314/Y (OR2X2)                              0.27       2.04 r
  AHB_DUT/III/U298/Y (XNOR2X1)                            0.30       2.34 f
  AHB_DUT/III/U301/Y (XOR2X1)                             0.19       2.53 r
  AHB_DUT/III/U300/Y (NOR2X1)                             0.17       2.70 f
  AHB_DUT/III/U434/Y (NAND3X1)                            0.14       2.84 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.31       3.15 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.27 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.48 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.59 f
  AHB_DUT/III/U474/Y (NAND3X1)                            0.15       3.74 r
  AHB_DUT/III/curr_write_state_reg[0]/D (DFFSR)           0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[0]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.24       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U111/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m8_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m8_reg[3]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m8_reg[3]/Q (DFFSR)                            1.15       1.15 f
  B1_DUT/o_m8[3] (buffer_window)                          0.00       1.15 f
  EDC_DUT/i_m8[3] (edge_detection_core)                   0.00       1.15 f
  EDC_DUT/E6/P0[3] (edge_detection_3)                     0.00       1.15 f
  EDC_DUT/E6/sub_200/A[3] (edge_detection_3_DW01_sub_10)
                                                          0.00       1.15 f
  EDC_DUT/E6/sub_200/U11/Y (NAND2X1)                      0.42       1.57 r
  EDC_DUT/E6/sub_200/U7/Y (OAI21X1)                       0.19       1.77 f
  EDC_DUT/E6/sub_200/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E6/sub_200/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E6/sub_200/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E6/sub_200/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E6/sub_200/DIFF[7] (edge_detection_3_DW01_sub_10)
                                                          0.00       3.58 r
  EDC_DUT/E6/U413/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E6/U209/Y (INVX1)                               0.09       3.77 r
  EDC_DUT/E6/A2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m19_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/D2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m19_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m19_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U671/Y (INVX2)                                   0.14       0.63 r
  B1_DUT/U674/Y (INVX4)                                   0.17       0.80 f
  B1_DUT/o_m19[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m19[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E5/P8[0] (edge_detection_4)                     0.00       0.80 f
  EDC_DUT/E5/sub_204/B[0] (edge_detection_4_DW01_sub_10)
                                                          0.00       0.80 f
  EDC_DUT/E5/sub_204/U40/Y (INVX1)                        0.21       1.01 r
  EDC_DUT/E5/sub_204/U27/Y (NOR2X1)                       0.32       1.32 f
  EDC_DUT/E5/sub_204/U21/Y (OAI21X1)                      0.30       1.62 r
  EDC_DUT/E5/sub_204/U13/Y (AOI21X1)                      0.25       1.87 f
  EDC_DUT/E5/sub_204/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E5/sub_204/U5/YC (FAX1)                         0.38       2.49 r
  EDC_DUT/E5/sub_204/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E5/sub_204/U44/Y (NAND2X1)                      0.09       3.02 f
  EDC_DUT/E5/sub_204/U46/Y (NAND3X1)                      0.32       3.34 r
  EDC_DUT/E5/sub_204/U48/Y (XOR2X1)                       0.22       3.56 r
  EDC_DUT/E5/sub_204/DIFF[7] (edge_detection_4_DW01_sub_10)
                                                          0.00       3.56 r
  EDC_DUT/E5/U429/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E5/U430/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E5/D2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/D2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/D2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E1/P8[0] (edge_detection_8)                     0.00       0.95 f
  EDC_DUT/E1/sub_204/B[0] (edge_detection_8_DW01_sub_8)
                                                          0.00       0.95 f
  EDC_DUT/E1/sub_204/U54/Y (INVX2)                        0.16       1.11 r
  EDC_DUT/E1/sub_204/U27/Y (NOR2X1)                       0.30       1.41 f
  EDC_DUT/E1/sub_204/U21/Y (OAI21X1)                      0.23       1.64 r
  EDC_DUT/E1/sub_204/U13/Y (AOI21X1)                      0.23       1.88 f
  EDC_DUT/E1/sub_204/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E1/sub_204/U5/YC (FAX1)                         0.39       2.50 r
  EDC_DUT/E1/sub_204/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E1/sub_204/U43/Y (NAND2X1)                      0.09       3.02 f
  EDC_DUT/E1/sub_204/U45/Y (NAND3X1)                      0.32       3.34 r
  EDC_DUT/E1/sub_204/U49/Y (NAND2X1)                      0.06       3.40 f
  EDC_DUT/E1/sub_204/U51/Y (NAND3X1)                      0.19       3.59 r
  EDC_DUT/E1/sub_204/U65/Y (INVX2)                        0.09       3.68 f
  EDC_DUT/E1/sub_204/DIFF[8] (edge_detection_8_DW01_sub_8)
                                                          0.00       3.68 f
  EDC_DUT/E1/U427/Y (MUX2X1)                              0.15       3.82 r
  EDC_DUT/E1/U428/Y (INVX2)                               0.07       3.89 f
  EDC_DUT/E1/D2_reg[8]/D (DFFSR)                          0.00       3.89 f
  data arrival time                                                  3.89

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/D2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E9/P0[0] (edge_detection_0)                     0.00       0.95 f
  EDC_DUT/E9/sub_199/B[0] (edge_detection_0_DW01_sub_8)
                                                          0.00       0.95 f
  EDC_DUT/E9/sub_199/U41/Y (INVX4)                        0.12       1.07 r
  EDC_DUT/E9/sub_199/U27/Y (NOR2X1)                       0.13       1.20 f
  EDC_DUT/E9/sub_199/U39/Y (BUFX4)                        0.23       1.43 f
  EDC_DUT/E9/sub_199/U21/Y (OAI21X1)                      0.22       1.65 r
  EDC_DUT/E9/sub_199/U13/Y (AOI21X1)                      0.25       1.90 f
  EDC_DUT/E9/sub_199/U7/Y (OAI21X1)                       0.24       2.13 r
  EDC_DUT/E9/sub_199/U5/YC (FAX1)                         0.39       2.52 r
  EDC_DUT/E9/sub_199/U4/YC (FAX1)                         0.43       2.95 r
  EDC_DUT/E9/sub_199/U45/Y (NAND2X1)                      0.14       3.10 f
  EDC_DUT/E9/sub_199/U40/Y (NAND3X1)                      0.26       3.36 r
  EDC_DUT/E9/sub_199/U49/Y (XOR2X1)                       0.21       3.57 r
  EDC_DUT/E9/sub_199/DIFF[7] (edge_detection_0_DW01_sub_8)
                                                          0.00       3.57 r
  EDC_DUT/E9/U265/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E9/U206/Y (INVX1)                               0.10       3.77 r
  EDC_DUT/E9/A1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/III/o_raddr_reg[7]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[7]/CLK (DFFSR)                  0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[7]/Q (DFFSR)                    1.15       1.15 f
  AHB_DUT/III/add_234/A[7] (address_counter_DW01_inc_2)
                                                          0.00       1.15 f
  AHB_DUT/III/add_234/U115/Y (NAND2X1)                    0.38       1.53 r
  AHB_DUT/III/add_234/U114/Y (NOR2X1)                     0.20       1.73 f
  AHB_DUT/III/add_234/U113/Y (NAND2X1)                    0.16       1.89 r
  AHB_DUT/III/add_234/U67/Y (NOR2X1)                      0.20       2.09 f
  AHB_DUT/III/add_234/U183/Y (NAND2X1)                    0.13       2.23 r
  AHB_DUT/III/add_234/U162/Y (NOR2X1)                     0.20       2.42 f
  AHB_DUT/III/add_234/U4/YC (HAX1)                        0.28       2.70 f
  AHB_DUT/III/add_234/U3/YC (HAX1)                        0.27       2.98 f
  AHB_DUT/III/add_234/U2/YC (HAX1)                        0.31       3.29 f
  AHB_DUT/III/add_234/U1/Y (XOR2X1)                       0.18       3.47 r
  AHB_DUT/III/add_234/SUM[31] (address_counter_DW01_inc_2)
                                                          0.00       3.47 r
  AHB_DUT/III/U1244/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.17       3.75 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m19_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/D2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m19_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m19_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U671/Y (INVX2)                                   0.14       0.63 r
  B1_DUT/U674/Y (INVX4)                                   0.17       0.80 f
  B1_DUT/o_m19[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m19[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E5/P8[0] (edge_detection_4)                     0.00       0.80 f
  EDC_DUT/E5/sub_204/B[0] (edge_detection_4_DW01_sub_10)
                                                          0.00       0.80 f
  EDC_DUT/E5/sub_204/U40/Y (INVX1)                        0.21       1.01 r
  EDC_DUT/E5/sub_204/U27/Y (NOR2X1)                       0.32       1.32 f
  EDC_DUT/E5/sub_204/U21/Y (OAI21X1)                      0.30       1.62 r
  EDC_DUT/E5/sub_204/U13/Y (AOI21X1)                      0.25       1.87 f
  EDC_DUT/E5/sub_204/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E5/sub_204/U5/YC (FAX1)                         0.38       2.49 r
  EDC_DUT/E5/sub_204/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E5/sub_204/U44/Y (NAND2X1)                      0.09       3.02 f
  EDC_DUT/E5/sub_204/U46/Y (NAND3X1)                      0.32       3.34 r
  EDC_DUT/E5/sub_204/U50/Y (NAND2X1)                      0.06       3.40 f
  EDC_DUT/E5/sub_204/U52/Y (NAND3X1)                      0.19       3.59 r
  EDC_DUT/E5/sub_204/U63/Y (INVX2)                        0.09       3.68 f
  EDC_DUT/E5/sub_204/DIFF[8] (edge_detection_4_DW01_sub_10)
                                                          0.00       3.68 f
  EDC_DUT/E5/U427/Y (MUX2X1)                              0.15       3.82 r
  EDC_DUT/E5/U428/Y (INVX2)                               0.07       3.89 f
  EDC_DUT/E5/D2_reg[8]/D (DFFSR)                          0.00       3.89 f
  data arrival time                                                  3.89

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/D2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m9_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/B1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m9_reg[1]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m9_reg[1]/Q (DFFSR)                            0.89       0.89 f
  B1_DUT/o_m9[1] (buffer_window)                          0.00       0.89 f
  EDC_DUT/i_m9[1] (edge_detection_core)                   0.00       0.89 f
  EDC_DUT/E2/P5[1] (edge_detection_7)                     0.00       0.89 f
  EDC_DUT/E2/sub_201/A[1] (edge_detection_7_DW01_sub_12)
                                                          0.00       0.89 f
  EDC_DUT/E2/sub_201/U25/Y (NAND2X1)                      0.33       1.22 r
  EDC_DUT/E2/sub_201/U21/Y (OAI21X1)                      0.14       1.36 f
  EDC_DUT/E2/sub_201/U13/Y (AOI21X1)                      0.22       1.59 r
  EDC_DUT/E2/sub_201/U7/Y (OAI21X1)                       0.20       1.79 f
  EDC_DUT/E2/sub_201/U5/YC (FAX1)                         0.45       2.24 f
  EDC_DUT/E2/sub_201/U4/YC (FAX1)                         0.46       2.69 f
  EDC_DUT/E2/sub_201/U3/YC (FAX1)                         0.46       3.15 f
  EDC_DUT/E2/sub_201/U2/YC (FAX1)                         0.34       3.49 f
  EDC_DUT/E2/sub_201/U53/Y (INVX2)                        0.09       3.57 r
  EDC_DUT/E2/sub_201/DIFF[8] (edge_detection_7_DW01_sub_12)
                                                          0.00       3.57 r
  EDC_DUT/E2/U217/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E2/U218/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E2/B1_reg[8]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/B1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m9_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/B2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m9_reg[1]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m9_reg[1]/Q (DFFSR)                            0.89       0.89 f
  B1_DUT/o_m9[1] (buffer_window)                          0.00       0.89 f
  EDC_DUT/i_m9[1] (edge_detection_core)                   0.00       0.89 f
  EDC_DUT/E6/P1[1] (edge_detection_3)                     0.00       0.89 f
  EDC_DUT/E6/sub_202/A[1] (edge_detection_3_DW01_sub_12)
                                                          0.00       0.89 f
  EDC_DUT/E6/sub_202/U25/Y (NAND2X1)                      0.33       1.22 r
  EDC_DUT/E6/sub_202/U21/Y (OAI21X1)                      0.14       1.36 f
  EDC_DUT/E6/sub_202/U13/Y (AOI21X1)                      0.22       1.59 r
  EDC_DUT/E6/sub_202/U7/Y (OAI21X1)                       0.20       1.79 f
  EDC_DUT/E6/sub_202/U5/YC (FAX1)                         0.45       2.24 f
  EDC_DUT/E6/sub_202/U4/YC (FAX1)                         0.46       2.69 f
  EDC_DUT/E6/sub_202/U3/YC (FAX1)                         0.46       3.15 f
  EDC_DUT/E6/sub_202/U2/YC (FAX1)                         0.34       3.49 f
  EDC_DUT/E6/sub_202/U53/Y (INVX2)                        0.09       3.57 r
  EDC_DUT/E6/sub_202/DIFF[8] (edge_detection_3_DW01_sub_12)
                                                          0.00       3.57 r
  EDC_DUT/E6/U366/Y (MUX2X1)                              0.12       3.70 f
  EDC_DUT/E6/U367/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E6/B2_reg[8]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/B2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m12_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[1]/Q (DFFSR)                           0.45       0.45 f
  B1_DUT/U634/Y (BUFX2)                                   0.42       0.87 f
  B1_DUT/o_m12[1] (buffer_window)                         0.00       0.87 f
  EDC_DUT/i_m12[1] (edge_detection_core)                  0.00       0.87 f
  EDC_DUT/E8/P0[1] (edge_detection_1)                     0.00       0.87 f
  EDC_DUT/E8/sub_199/B[1] (edge_detection_1_DW01_sub_8)
                                                          0.00       0.87 f
  EDC_DUT/E8/sub_199/U41/Y (INVX2)                        0.15       1.02 r
  EDC_DUT/E8/sub_199/U24/Y (NOR2X1)                       0.23       1.25 f
  EDC_DUT/E8/sub_199/U21/Y (OAI21X1)                      0.25       1.50 r
  EDC_DUT/E8/sub_199/U13/Y (AOI21X1)                      0.25       1.75 f
  EDC_DUT/E8/sub_199/U7/Y (OAI21X1)                       0.24       1.99 r
  EDC_DUT/E8/sub_199/U5/YC (FAX1)                         0.39       2.37 r
  EDC_DUT/E8/sub_199/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E8/sub_199/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E8/sub_199/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E8/sub_199/DIFF[7] (edge_detection_1_DW01_sub_8)
                                                          0.00       3.57 r
  EDC_DUT/E8/U263/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E8/U203/Y (INVX1)                               0.10       3.77 r
  EDC_DUT/E8/A1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U93/Y (NAND2X1)                     0.22       3.13 r
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.17       3.29 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.29 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.47 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U173/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U143/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U127/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U75/Y (NAND2X1)                     0.22       3.13 r
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.17       3.29 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U85/Y (NAND2X1)                     0.22       3.13 r
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.17       3.29 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U103/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m8_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m8_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m8_reg[0]/Q (DFFSR)                            0.49       0.49 f
  B1_DUT/U726/Y (INVX2)                                   0.19       0.69 r
  B1_DUT/U257/Y (INVX8)                                   0.19       0.87 f
  B1_DUT/o_m8[0] (buffer_window)                          0.00       0.87 f
  EDC_DUT/i_m8[0] (edge_detection_core)                   0.00       0.87 f
  EDC_DUT/E6/P0[0] (edge_detection_3)                     0.00       0.87 f
  EDC_DUT/E6/sub_199/B[0] (edge_detection_3_DW01_sub_11)
                                                          0.00       0.87 f
  EDC_DUT/E6/sub_199/U46/Y (INVX1)                        0.22       1.09 r
  EDC_DUT/E6/sub_199/U27/Y (NOR2X1)                       0.32       1.41 f
  EDC_DUT/E6/sub_199/U21/Y (OAI21X1)                      0.23       1.64 r
  EDC_DUT/E6/sub_199/U13/Y (AOI21X1)                      0.24       1.87 f
  EDC_DUT/E6/sub_199/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E6/sub_199/U5/YC (FAX1)                         0.38       2.50 r
  EDC_DUT/E6/sub_199/U4/YC (FAX1)                         0.42       2.91 r
  EDC_DUT/E6/sub_199/U50/Y (NAND2X1)                      0.14       3.06 f
  EDC_DUT/E6/sub_199/U45/Y (NAND3X1)                      0.29       3.34 r
  EDC_DUT/E6/sub_199/U54/Y (XOR2X1)                       0.21       3.56 r
  EDC_DUT/E6/sub_199/DIFF[7] (edge_detection_3_DW01_sub_11)
                                                          0.00       3.56 r
  EDC_DUT/E6/U266/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E6/U267/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E6/A1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.47 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m12_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[1]/Q (DFFSR)                           0.45       0.45 f
  B1_DUT/U634/Y (BUFX2)                                   0.42       0.87 f
  B1_DUT/o_m12[1] (buffer_window)                         0.00       0.87 f
  EDC_DUT/i_m12[1] (edge_detection_core)                  0.00       0.87 f
  EDC_DUT/E1/P7[1] (edge_detection_8)                     0.00       0.87 f
  EDC_DUT/E1/sub_202/B[1] (edge_detection_8_DW01_sub_9)
                                                          0.00       0.87 f
  EDC_DUT/E1/sub_202/U43/Y (INVX2)                        0.15       1.02 r
  EDC_DUT/E1/sub_202/U24/Y (NOR2X1)                       0.23       1.25 f
  EDC_DUT/E1/sub_202/U21/Y (OAI21X1)                      0.25       1.50 r
  EDC_DUT/E1/sub_202/U13/Y (AOI21X1)                      0.25       1.75 f
  EDC_DUT/E1/sub_202/U7/Y (OAI21X1)                       0.24       1.99 r
  EDC_DUT/E1/sub_202/U5/YC (FAX1)                         0.38       2.37 r
  EDC_DUT/E1/sub_202/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E1/sub_202/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E1/sub_202/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E1/sub_202/DIFF[7] (edge_detection_8_DW01_sub_9)
                                                          0.00       3.57 r
  EDC_DUT/E1/U369/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E1/U370/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E1/B2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m17_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m17_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m17_reg[0]/Q (DFFSR)                           0.71       0.71 f
  B1_DUT/o_m17[0] (buffer_window)                         0.00       0.71 f
  EDC_DUT/i_m17[0] (edge_detection_core)                  0.00       0.71 f
  EDC_DUT/E4/P7[0] (edge_detection_5)                     0.00       0.71 f
  EDC_DUT/E4/sub_202/B[0] (edge_detection_5_DW01_sub_10)
                                                          0.00       0.71 f
  EDC_DUT/E4/sub_202/U40/Y (INVX2)                        0.19       0.90 r
  EDC_DUT/E4/sub_202/U27/Y (NOR2X1)                       0.31       1.21 f
  EDC_DUT/E4/sub_202/U21/Y (OAI21X1)                      0.29       1.50 r
  EDC_DUT/E4/sub_202/U13/Y (AOI21X1)                      0.25       1.75 f
  EDC_DUT/E4/sub_202/U7/Y (OAI21X1)                       0.24       1.98 r
  EDC_DUT/E4/sub_202/U5/YC (FAX1)                         0.38       2.37 r
  EDC_DUT/E4/sub_202/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E4/sub_202/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E4/sub_202/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E4/sub_202/DIFF[7] (edge_detection_5_DW01_sub_10)
                                                          0.00       3.57 r
  EDC_DUT/E4/U367/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E4/U368/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E4/B2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.29 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.47 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U151/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.47 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.50 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.50 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.59 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.76 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/III/o_raddr_reg[11]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[11]/Q (DFFSR)                   1.16       1.16 f
  AHB_DUT/III/add_234/A[11] (address_counter_DW01_inc_2)
                                                          0.00       1.16 f
  AHB_DUT/III/add_234/U93/Y (NAND2X1)                     0.38       1.54 r
  AHB_DUT/III/add_234/U92/Y (NOR2X1)                      0.25       1.79 f
  AHB_DUT/III/add_234/U68/Y (NAND2X1)                     0.14       1.93 r
  AHB_DUT/III/add_234/U67/Y (NOR2X1)                      0.16       2.09 f
  AHB_DUT/III/add_234/U183/Y (NAND2X1)                    0.13       2.22 r
  AHB_DUT/III/add_234/U162/Y (NOR2X1)                     0.20       2.42 f
  AHB_DUT/III/add_234/U4/YC (HAX1)                        0.28       2.70 f
  AHB_DUT/III/add_234/U3/YC (HAX1)                        0.27       2.97 f
  AHB_DUT/III/add_234/U2/YC (HAX1)                        0.31       3.29 f
  AHB_DUT/III/add_234/U1/Y (XOR2X1)                       0.18       3.47 r
  AHB_DUT/III/add_234/SUM[31] (address_counter_DW01_inc_2)
                                                          0.00       3.47 r
  AHB_DUT/III/U1244/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.17       3.75 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m16_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m16_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m16_reg[0]/Q (DFFSR)                           0.68       0.68 f
  B1_DUT/o_m16[0] (buffer_window)                         0.00       0.68 f
  EDC_DUT/i_m16[0] (edge_detection_core)                  0.00       0.68 f
  EDC_DUT/E7/P3[0] (edge_detection_2)                     0.00       0.68 f
  EDC_DUT/E7/sub_201/B[0] (edge_detection_2_DW01_sub_11)
                                                          0.00       0.68 f
  EDC_DUT/E7/sub_201/U40/Y (INVX2)                        0.19       0.87 r
  EDC_DUT/E7/sub_201/U27/Y (NOR2X1)                       0.34       1.20 f
  EDC_DUT/E7/sub_201/U21/Y (OAI21X1)                      0.29       1.49 r
  EDC_DUT/E7/sub_201/U13/Y (AOI21X1)                      0.25       1.74 f
  EDC_DUT/E7/sub_201/U7/Y (OAI21X1)                       0.24       1.98 r
  EDC_DUT/E7/sub_201/U5/YC (FAX1)                         0.38       2.37 r
  EDC_DUT/E7/sub_201/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E7/sub_201/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E7/sub_201/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E7/sub_201/DIFF[7] (edge_detection_2_DW01_sub_11)
                                                          0.00       3.57 r
  EDC_DUT/E7/U219/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E7/U220/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E7/B1_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m22_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m22_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m22_reg[0]/Q (DFFSR)                           0.68       0.68 f
  B1_DUT/o_m22[0] (buffer_window)                         0.00       0.68 f
  EDC_DUT/i_m22[0] (edge_detection_core)                  0.00       0.68 f
  EDC_DUT/E7/P7[0] (edge_detection_2)                     0.00       0.68 f
  EDC_DUT/E7/sub_202/B[0] (edge_detection_2_DW01_sub_10)
                                                          0.00       0.68 f
  EDC_DUT/E7/sub_202/U40/Y (INVX2)                        0.19       0.87 r
  EDC_DUT/E7/sub_202/U27/Y (NOR2X1)                       0.34       1.20 f
  EDC_DUT/E7/sub_202/U21/Y (OAI21X1)                      0.29       1.49 r
  EDC_DUT/E7/sub_202/U13/Y (AOI21X1)                      0.25       1.74 f
  EDC_DUT/E7/sub_202/U7/Y (OAI21X1)                       0.24       1.98 r
  EDC_DUT/E7/sub_202/U5/YC (FAX1)                         0.38       2.37 r
  EDC_DUT/E7/sub_202/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E7/sub_202/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E7/sub_202/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E7/sub_202/DIFF[7] (edge_detection_2_DW01_sub_10)
                                                          0.00       3.57 r
  EDC_DUT/E7/U366/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E7/U367/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E7/B2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E9/P0[3] (edge_detection_0)                     0.00       1.31 f
  EDC_DUT/E9/sub_200/A[3] (edge_detection_0_DW01_sub_11)
                                                          0.00       1.31 f
  EDC_DUT/E9/sub_200/U11/Y (NAND2X1)                      0.26       1.58 r
  EDC_DUT/E9/sub_200/U7/Y (OAI21X1)                       0.18       1.76 f
  EDC_DUT/E9/sub_200/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E9/sub_200/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E9/sub_200/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E9/sub_200/U2/YS (FAX1)                         0.44       3.56 r
  EDC_DUT/E9/sub_200/DIFF[7] (edge_detection_0_DW01_sub_11)
                                                          0.00       3.56 r
  EDC_DUT/E9/U411/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E9/U412/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E9/A2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.50 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.50 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.59 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.76 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m14_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/D2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U547/Y (INVX2)                                   0.19       0.69 r
  B1_DUT/U723/Y (INVX8)                                   0.20       0.89 f
  B1_DUT/o_m14[0] (buffer_window)                         0.00       0.89 f
  EDC_DUT/i_m14[0] (edge_detection_core)                  0.00       0.89 f
  EDC_DUT/E2/P8[0] (edge_detection_7)                     0.00       0.89 f
  EDC_DUT/E2/sub_204/B[0] (edge_detection_7_DW01_sub_9)
                                                          0.00       0.89 f
  EDC_DUT/E2/sub_204/U58/Y (INVX2)                        0.15       1.03 r
  EDC_DUT/E2/sub_204/U27/Y (NOR2X1)                       0.30       1.33 f
  EDC_DUT/E2/sub_204/U21/Y (OAI21X1)                      0.23       1.56 r
  EDC_DUT/E2/sub_204/U13/Y (AOI21X1)                      0.24       1.80 f
  EDC_DUT/E2/sub_204/U7/Y (OAI21X1)                       0.24       2.03 r
  EDC_DUT/E2/sub_204/U5/YC (FAX1)                         0.38       2.42 r
  EDC_DUT/E2/sub_204/U4/YC (FAX1)                         0.44       2.85 r
  EDC_DUT/E2/sub_204/U48/Y (NAND2X1)                      0.09       2.94 f
  EDC_DUT/E2/sub_204/U50/Y (NAND3X1)                      0.34       3.29 r
  EDC_DUT/E2/sub_204/U54/Y (NAND2X1)                      0.09       3.37 f
  EDC_DUT/E2/sub_204/U56/Y (NAND3X1)                      0.21       3.59 r
  EDC_DUT/E2/sub_204/U64/Y (INVX2)                        0.09       3.67 f
  EDC_DUT/E2/sub_204/DIFF[8] (edge_detection_7_DW01_sub_9)
                                                          0.00       3.67 f
  EDC_DUT/E2/U427/Y (MUX2X1)                              0.15       3.82 r
  EDC_DUT/E2/U428/Y (INVX2)                               0.07       3.89 f
  EDC_DUT/E2/D2_reg[8]/D (DFFSR)                          0.00       3.89 f
  data arrival time                                                  3.89

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/D2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.30 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.59 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/A2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.47       0.47 r
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.47 r
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.47 r
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.65 f
  EDC_DUT/U9/Y (INVX8)                                    0.24       0.89 r
  EDC_DUT/E3/P6[0] (edge_detection_6)                     0.00       0.89 r
  EDC_DUT/E3/sub_200/B[0] (edge_detection_6_DW01_sub_9)
                                                          0.00       0.89 r
  EDC_DUT/E3/sub_200/U55/Y (INVX2)                        0.15       1.04 f
  EDC_DUT/E3/sub_200/U39/Y (OR2X2)                        0.23       1.27 f
  EDC_DUT/E3/sub_200/U41/Y (INVX4)                        0.11       1.38 r
  EDC_DUT/E3/sub_200/U40/Y (OAI21X1)                      0.10       1.48 f
  EDC_DUT/E3/sub_200/U13/Y (AOI21X1)                      0.22       1.70 r
  EDC_DUT/E3/sub_200/U7/Y (OAI21X1)                       0.20       1.90 f
  EDC_DUT/E3/sub_200/U5/YC (FAX1)                         0.45       2.35 f
  EDC_DUT/E3/sub_200/U4/YC (FAX1)                         0.52       2.87 f
  EDC_DUT/E3/sub_200/U45/Y (NAND2X1)                      0.18       3.05 r
  EDC_DUT/E3/sub_200/U47/Y (NAND3X1)                      0.18       3.23 f
  EDC_DUT/E3/sub_200/U51/Y (NAND2X1)                      0.17       3.41 r
  EDC_DUT/E3/sub_200/U53/Y (NAND3X1)                      0.08       3.49 f
  EDC_DUT/E3/sub_200/U66/Y (INVX2)                        0.08       3.57 r
  EDC_DUT/E3/sub_200/DIFF[8] (edge_detection_6_DW01_sub_9)
                                                          0.00       3.57 r
  EDC_DUT/E3/U409/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E3/U410/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E3/A2_reg[8]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/A2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m16_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m16_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m16_reg[0]/Q (DFFSR)                           0.68       0.68 f
  B1_DUT/o_m16[0] (buffer_window)                         0.00       0.68 f
  EDC_DUT/i_m16[0] (edge_detection_core)                  0.00       0.68 f
  EDC_DUT/E4/P6[0] (edge_detection_5)                     0.00       0.68 f
  EDC_DUT/E4/sub_203/B[0] (edge_detection_5_DW01_sub_11)
                                                          0.00       0.68 f
  EDC_DUT/E4/sub_203/U40/Y (INVX2)                        0.19       0.87 r
  EDC_DUT/E4/sub_203/U27/Y (NOR2X1)                       0.34       1.20 f
  EDC_DUT/E4/sub_203/U21/Y (OAI21X1)                      0.29       1.49 r
  EDC_DUT/E4/sub_203/U13/Y (AOI21X1)                      0.25       1.74 f
  EDC_DUT/E4/sub_203/U7/Y (OAI21X1)                       0.24       1.98 r
  EDC_DUT/E4/sub_203/U5/YC (FAX1)                         0.38       2.37 r
  EDC_DUT/E4/sub_203/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E4/sub_203/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E4/sub_203/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E4/sub_203/DIFF[7] (edge_detection_5_DW01_sub_11)
                                                          0.00       3.57 r
  EDC_DUT/E4/U281/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E4/U167/Y (INVX1)                               0.10       3.76 r
  EDC_DUT/E4/D1_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.29 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.47 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.76 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U67/Y (NAND2X1)                     0.22       3.13 r
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.17       3.29 f
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B2_DUT/curr_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B2_DUT/o_empty_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B2_DUT/curr_reg[3]/CLK (DFFSR)           0.00 #     0.00 r
  B2_DUT/curr_reg[3]/Q (DFFSR)             0.61       0.61 f
  B2_DUT/U207/Y (INVX2)                    0.13       0.75 r
  B2_DUT/U448/Y (NOR2X1)                   0.49       1.24 f
  B2_DUT/U442/Y (NAND2X1)                  0.34       1.58 r
  B2_DUT/U116/Y (INVX2)                    0.39       1.97 f
  B2_DUT/U433/Y (NOR2X1)                   0.14       2.10 r
  B2_DUT/U429/Y (NAND3X1)                  0.12       2.23 f
  B2_DUT/U134/Y (INVX2)                    0.25       2.48 r
  B2_DUT/U120/Y (AND2X2)                   0.14       2.62 r
  B2_DUT/U283/Y (NAND3X1)                  0.07       2.69 f
  B2_DUT/U282/Y (NOR2X1)                   0.16       2.85 r
  B2_DUT/U183/Y (INVX2)                    0.17       3.02 f
  B2_DUT/U264/Y (NAND3X1)                  0.17       3.19 r
  B2_DUT/U262/Y (NOR2X1)                   0.18       3.37 f
  B2_DUT/U261/Y (NAND3X1)                  0.18       3.55 r
  B2_DUT/U179/Y (INVX2)                    0.08       3.63 f
  B2_DUT/U637/Y (NAND2X1)                  0.10       3.73 r
  B2_DUT/U241/Y (NOR2X1)                   0.14       3.87 f
  B2_DUT/o_empty_reg/D (DFFSR)             0.00       3.87 f
  data arrival time                                   3.87

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B2_DUT/o_empty_reg/CLK (DFFSR)           0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.87
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.47 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.99 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.27 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.45 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.55 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.75 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m24_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m24_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m24_reg[0]/Q (DFFSR)                           0.45       0.45 f
  B1_DUT/U548/Y (BUFX2)                                   0.33       0.78 f
  B1_DUT/o_m24[0] (buffer_window)                         0.00       0.78 f
  EDC_DUT/i_m24[0] (edge_detection_core)                  0.00       0.78 f
  EDC_DUT/E9/P7[0] (edge_detection_0)                     0.00       0.78 f
  EDC_DUT/E9/sub_202/B[0] (edge_detection_0_DW01_sub_12)
                                                          0.00       0.78 f
  EDC_DUT/E9/sub_202/U41/Y (INVX2)                        0.17       0.95 r
  EDC_DUT/E9/sub_202/U27/Y (NOR2X1)                       0.33       1.28 f
  EDC_DUT/E9/sub_202/U21/Y (OAI21X1)                      0.23       1.51 r
  EDC_DUT/E9/sub_202/U13/Y (AOI21X1)                      0.23       1.75 f
  EDC_DUT/E9/sub_202/U7/Y (OAI21X1)                       0.24       1.98 r
  EDC_DUT/E9/sub_202/U5/YC (FAX1)                         0.39       2.37 r
  EDC_DUT/E9/sub_202/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E9/sub_202/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E9/sub_202/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E9/sub_202/DIFF[7] (edge_detection_0_DW01_sub_12)
                                                          0.00       3.57 r
  EDC_DUT/E9/U369/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E9/U370/Y (INVX2)                               0.08       3.77 r
  EDC_DUT/E9/B2_reg[7]/D (DFFSR)                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E8/U167/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E8/U5/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E8/add_231/A[1] (edge_detection_1_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E8/add_231/U87/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.33 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.56 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.83 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.08 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.32 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.62 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.80 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.98 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U544/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[0]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E8/U167/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E8/U5/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E8/add_231/A[1] (edge_detection_1_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E8/add_231/U87/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.33 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.56 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.83 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.08 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.32 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.62 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.80 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.98 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U546/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[1]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E8/U167/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E8/U5/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E8/add_231/A[1] (edge_detection_1_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E8/add_231/U87/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.33 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.56 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.83 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.08 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.32 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.62 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.80 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.98 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U548/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[2]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E8/U167/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E8/U5/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E8/add_231/A[1] (edge_detection_1_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E8/add_231/U87/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.33 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.56 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.83 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.08 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.32 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.62 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.80 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.98 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U550/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[3]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E8/U167/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E8/U5/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E8/add_231/A[1] (edge_detection_1_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E8/add_231/U87/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.33 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.56 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.83 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.08 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.32 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.62 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.80 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.98 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U552/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[4]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E8/U167/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E8/U5/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E8/add_231/A[1] (edge_detection_1_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E8/add_231/U87/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.33 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.56 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.83 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.08 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.32 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.62 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.80 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.98 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U554/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[5]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E8/U167/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E8/U5/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E8/add_231/A[1] (edge_detection_1_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E8/add_231/U87/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.33 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.56 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.83 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.08 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.32 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.62 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.80 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.98 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U556/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[6]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E8/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E8/U167/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E8/U5/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E8/add_231/A[1] (edge_detection_1_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E8/add_231/U87/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.33 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.56 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.83 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.08 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.32 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.62 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.80 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.98 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U558/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[7]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       3.00 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.27       3.27 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.45 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.55 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.75 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m4_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m4_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m4_reg[0]/Q (DFFSR)                            0.41       0.41 r
  B1_DUT/U227/Y (BUFX2)                                   0.39       0.80 r
  B1_DUT/o_m4[0] (buffer_window)                          0.00       0.80 r
  EDC_DUT/i_m4[0] (edge_detection_core)                   0.00       0.80 r
  EDC_DUT/E2/P2[0] (edge_detection_7)                     0.00       0.80 r
  EDC_DUT/E2/sub_199/A[0] (edge_detection_7_DW01_sub_13)
                                                          0.00       0.80 r
  EDC_DUT/E2/sub_199/U27/Y (NOR2X1)                       0.39       1.18 f
  EDC_DUT/E2/sub_199/U21/Y (OAI21X1)                      0.29       1.48 r
  EDC_DUT/E2/sub_199/U13/Y (AOI21X1)                      0.25       1.73 f
  EDC_DUT/E2/sub_199/U7/Y (OAI21X1)                       0.24       1.97 r
  EDC_DUT/E2/sub_199/U5/YC (FAX1)                         0.38       2.35 r
  EDC_DUT/E2/sub_199/U4/YC (FAX1)                         0.38       2.73 r
  EDC_DUT/E2/sub_199/U3/YC (FAX1)                         0.38       3.12 r
  EDC_DUT/E2/sub_199/U2/YS (FAX1)                         0.44       3.56 r
  EDC_DUT/E2/sub_199/DIFF[7] (edge_detection_7_DW01_sub_13)
                                                          0.00       3.56 r
  EDC_DUT/E2/U265/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E2/U266/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E2/A1_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.47 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U193/Y (NOR2X1)                     0.23       2.43 r
  AHB_DUT/III/add_238/U262/Y (OR2X2)                      0.37       2.80 r
  AHB_DUT/III/add_238/U263/Y (INVX2)                      0.18       2.98 f
  AHB_DUT/III/add_238/U48/Y (NAND2X1)                     0.14       3.12 r
  AHB_DUT/III/add_238/U47/Y (MUX2X1)                      0.17       3.29 f
  AHB_DUT/III/add_238/U288/Y (XOR2X1)                     0.19       3.48 r
  AHB_DUT/III/add_238/SUM[26] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U898/Y (AOI22X1)                            0.10       3.58 f
  AHB_DUT/III/U899/Y (NAND3X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.29 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.47 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.47 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.30 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.30 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/A2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E3/P6[0] (edge_detection_6)                     0.00       0.95 f
  EDC_DUT/E3/sub_200/B[0] (edge_detection_6_DW01_sub_9)
                                                          0.00       0.95 f
  EDC_DUT/E3/sub_200/U55/Y (INVX2)                        0.16       1.11 r
  EDC_DUT/E3/sub_200/U39/Y (OR2X2)                        0.30       1.41 r
  EDC_DUT/E3/sub_200/U41/Y (INVX4)                        0.11       1.52 f
  EDC_DUT/E3/sub_200/U40/Y (OAI21X1)                      0.13       1.65 r
  EDC_DUT/E3/sub_200/U13/Y (AOI21X1)                      0.23       1.88 f
  EDC_DUT/E3/sub_200/U7/Y (OAI21X1)                       0.24       2.12 r
  EDC_DUT/E3/sub_200/U5/YC (FAX1)                         0.39       2.51 r
  EDC_DUT/E3/sub_200/U4/YC (FAX1)                         0.43       2.94 r
  EDC_DUT/E3/sub_200/U45/Y (NAND2X1)                      0.09       3.03 f
  EDC_DUT/E3/sub_200/U47/Y (NAND3X1)                      0.32       3.35 r
  EDC_DUT/E3/sub_200/U52/Y (NAND2X1)                      0.09       3.44 f
  EDC_DUT/E3/sub_200/U53/Y (NAND3X1)                      0.15       3.59 r
  EDC_DUT/E3/sub_200/U66/Y (INVX2)                        0.09       3.67 f
  EDC_DUT/E3/sub_200/DIFF[8] (edge_detection_6_DW01_sub_9)
                                                          0.00       3.67 f
  EDC_DUT/E3/U409/Y (MUX2X1)                              0.15       3.82 r
  EDC_DUT/E3/U410/Y (INVX2)                               0.07       3.88 f
  EDC_DUT/E3/A2_reg[8]/D (DFFSR)                          0.00       3.88 f
  data arrival time                                                  3.88

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/A2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B1_DUT/o_m12_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[2]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[2]/Q (DFFSR)                           0.94       0.94 f
  B1_DUT/o_m12[2] (buffer_window)                         0.00       0.94 f
  EDC_DUT/i_m12[2] (edge_detection_core)                  0.00       0.94 f
  EDC_DUT/E8/P0[2] (edge_detection_1)                     0.00       0.94 f
  EDC_DUT/E8/sub_200/A[2] (edge_detection_1_DW01_sub_13)
                                                          0.00       0.94 f
  EDC_DUT/E8/sub_200/U19/Y (NAND2X1)                      0.33       1.27 r
  EDC_DUT/E8/sub_200/U50/Y (INVX2)                        0.08       1.35 f
  EDC_DUT/E8/sub_200/U13/Y (AOI21X1)                      0.18       1.53 r
  EDC_DUT/E8/sub_200/U7/Y (OAI21X1)                       0.20       1.73 f
  EDC_DUT/E8/sub_200/U5/YC (FAX1)                         0.45       2.18 f
  EDC_DUT/E8/sub_200/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E8/sub_200/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E8/sub_200/U2/YS (FAX1)                         0.45       3.56 r
  EDC_DUT/E8/sub_200/DIFF[7] (edge_detection_1_DW01_sub_13)
                                                          0.00       3.56 r
  EDC_DUT/E8/U409/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E8/U410/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E8/A2_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U67/Y (NAND2X1)                      0.14       0.81 f
  EDC_DUT/E6/add_231/U94/Y (INVX2)                        0.10       0.91 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.27       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U546/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[0]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U67/Y (NAND2X1)                      0.14       0.81 f
  EDC_DUT/E6/add_231/U94/Y (INVX2)                        0.10       0.91 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.27       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U548/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[1]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U67/Y (NAND2X1)                      0.14       0.81 f
  EDC_DUT/E6/add_231/U94/Y (INVX2)                        0.10       0.91 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.27       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U550/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[2]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U67/Y (NAND2X1)                      0.14       0.81 f
  EDC_DUT/E6/add_231/U94/Y (INVX2)                        0.10       0.91 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.27       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U552/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[3]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U67/Y (NAND2X1)                      0.14       0.81 f
  EDC_DUT/E6/add_231/U94/Y (INVX2)                        0.10       0.91 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.27       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U554/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[4]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U67/Y (NAND2X1)                      0.14       0.81 f
  EDC_DUT/E6/add_231/U94/Y (INVX2)                        0.10       0.91 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.27       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U556/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[5]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U67/Y (NAND2X1)                      0.14       0.81 f
  EDC_DUT/E6/add_231/U94/Y (INVX2)                        0.10       0.91 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.27       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U558/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[6]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E6/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E6/add_231/B[1] (edge_detection_3_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E6/add_231/U67/Y (NAND2X1)                      0.14       0.81 f
  EDC_DUT/E6/add_231/U94/Y (INVX2)                        0.10       0.91 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.27       1.18 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.37 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.10 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.35 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.59 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.75 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.93 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E6/U560/Y (NAND2X1)                             0.15       3.76 r
  EDC_DUT/E6/temp_sum_reg[7]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U182/Y (NAND2X1)                    0.15       3.14 r
  AHB_DUT/III/add_238/U180/Y (MUX2X1)                     0.16       3.30 f
  AHB_DUT/III/add_238/U171/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[10] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1081/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1082/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.50 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.50 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.59 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.03 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.20 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.31 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.56 f
  AHB_DUT/III/U428/Y (NAND2X1)                            0.20       1.77 r
  AHB_DUT/III/U314/Y (OR2X2)                              0.27       2.04 r
  AHB_DUT/III/U298/Y (XNOR2X1)                            0.31       2.35 r
  AHB_DUT/III/U301/Y (XOR2X1)                             0.19       2.54 r
  AHB_DUT/III/U300/Y (NOR2X1)                             0.17       2.71 f
  AHB_DUT/III/U434/Y (NAND3X1)                            0.14       2.85 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.31       3.16 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.28 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.49 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.60 f
  AHB_DUT/III/U485/Y (NAND3X1)                            0.15       3.75 r
  AHB_DUT/III/curr_write_state_reg[3]/D (DFFSR)           0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[3]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E4/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E4/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E4/add_231/B[0] (edge_detection_5_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E4/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E4/add_231/U95/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E4/add_231/U61/Y (AOI21X1)                      0.23       1.44 r
  EDC_DUT/E4/add_231/U55/Y (OAI21X1)                      0.16       1.60 f
  EDC_DUT/E4/add_231/U47/Y (AOI21X1)                      0.16       1.76 r
  EDC_DUT/E4/add_231/U41/Y (OAI21X1)                      0.21       1.96 f
  EDC_DUT/E4/add_231/U33/Y (AOI21X1)                      0.23       2.19 r
  EDC_DUT/E4/add_231/U27/Y (OAI21X1)                      0.21       2.41 f
  EDC_DUT/E4/add_231/U19/Y (AOI21X1)                      0.22       2.63 r
  EDC_DUT/E4/add_231/U88/Y (OAI21X1)                      0.13       2.76 f
  EDC_DUT/E4/add_231/U5/Y (AOI21X1)                       0.17       2.93 r
  EDC_DUT/E4/add_231/U89/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E4/add_231/SUM[10] (edge_detection_5_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E4/U204/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E4/U203/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E4/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E4/U542/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E4/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E4/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E4/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E4/add_231/B[0] (edge_detection_5_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E4/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E4/add_231/U95/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E4/add_231/U61/Y (AOI21X1)                      0.23       1.44 r
  EDC_DUT/E4/add_231/U55/Y (OAI21X1)                      0.16       1.60 f
  EDC_DUT/E4/add_231/U47/Y (AOI21X1)                      0.16       1.76 r
  EDC_DUT/E4/add_231/U41/Y (OAI21X1)                      0.21       1.96 f
  EDC_DUT/E4/add_231/U33/Y (AOI21X1)                      0.23       2.19 r
  EDC_DUT/E4/add_231/U27/Y (OAI21X1)                      0.21       2.41 f
  EDC_DUT/E4/add_231/U19/Y (AOI21X1)                      0.22       2.63 r
  EDC_DUT/E4/add_231/U88/Y (OAI21X1)                      0.13       2.76 f
  EDC_DUT/E4/add_231/U5/Y (AOI21X1)                       0.17       2.93 r
  EDC_DUT/E4/add_231/U89/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E4/add_231/SUM[10] (edge_detection_5_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E4/U204/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E4/U203/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E4/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E4/U544/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E4/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E4/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E4/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E4/add_231/B[0] (edge_detection_5_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E4/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E4/add_231/U95/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E4/add_231/U61/Y (AOI21X1)                      0.23       1.44 r
  EDC_DUT/E4/add_231/U55/Y (OAI21X1)                      0.16       1.60 f
  EDC_DUT/E4/add_231/U47/Y (AOI21X1)                      0.16       1.76 r
  EDC_DUT/E4/add_231/U41/Y (OAI21X1)                      0.21       1.96 f
  EDC_DUT/E4/add_231/U33/Y (AOI21X1)                      0.23       2.19 r
  EDC_DUT/E4/add_231/U27/Y (OAI21X1)                      0.21       2.41 f
  EDC_DUT/E4/add_231/U19/Y (AOI21X1)                      0.22       2.63 r
  EDC_DUT/E4/add_231/U88/Y (OAI21X1)                      0.13       2.76 f
  EDC_DUT/E4/add_231/U5/Y (AOI21X1)                       0.17       2.93 r
  EDC_DUT/E4/add_231/U89/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E4/add_231/SUM[10] (edge_detection_5_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E4/U204/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E4/U203/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E4/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E4/U546/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E4/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E4/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E4/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E4/add_231/B[0] (edge_detection_5_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E4/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E4/add_231/U95/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E4/add_231/U61/Y (AOI21X1)                      0.23       1.44 r
  EDC_DUT/E4/add_231/U55/Y (OAI21X1)                      0.16       1.60 f
  EDC_DUT/E4/add_231/U47/Y (AOI21X1)                      0.16       1.76 r
  EDC_DUT/E4/add_231/U41/Y (OAI21X1)                      0.21       1.96 f
  EDC_DUT/E4/add_231/U33/Y (AOI21X1)                      0.23       2.19 r
  EDC_DUT/E4/add_231/U27/Y (OAI21X1)                      0.21       2.41 f
  EDC_DUT/E4/add_231/U19/Y (AOI21X1)                      0.22       2.63 r
  EDC_DUT/E4/add_231/U88/Y (OAI21X1)                      0.13       2.76 f
  EDC_DUT/E4/add_231/U5/Y (AOI21X1)                       0.17       2.93 r
  EDC_DUT/E4/add_231/U89/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E4/add_231/SUM[10] (edge_detection_5_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E4/U204/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E4/U203/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E4/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E4/U548/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E4/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E4/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E4/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E4/add_231/B[0] (edge_detection_5_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E4/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E4/add_231/U95/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E4/add_231/U61/Y (AOI21X1)                      0.23       1.44 r
  EDC_DUT/E4/add_231/U55/Y (OAI21X1)                      0.16       1.60 f
  EDC_DUT/E4/add_231/U47/Y (AOI21X1)                      0.16       1.76 r
  EDC_DUT/E4/add_231/U41/Y (OAI21X1)                      0.21       1.96 f
  EDC_DUT/E4/add_231/U33/Y (AOI21X1)                      0.23       2.19 r
  EDC_DUT/E4/add_231/U27/Y (OAI21X1)                      0.21       2.41 f
  EDC_DUT/E4/add_231/U19/Y (AOI21X1)                      0.22       2.63 r
  EDC_DUT/E4/add_231/U88/Y (OAI21X1)                      0.13       2.76 f
  EDC_DUT/E4/add_231/U5/Y (AOI21X1)                       0.17       2.93 r
  EDC_DUT/E4/add_231/U89/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E4/add_231/SUM[10] (edge_detection_5_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E4/U204/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E4/U203/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E4/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E4/U550/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E4/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E4/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E4/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E4/add_231/B[0] (edge_detection_5_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E4/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E4/add_231/U95/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E4/add_231/U61/Y (AOI21X1)                      0.23       1.44 r
  EDC_DUT/E4/add_231/U55/Y (OAI21X1)                      0.16       1.60 f
  EDC_DUT/E4/add_231/U47/Y (AOI21X1)                      0.16       1.76 r
  EDC_DUT/E4/add_231/U41/Y (OAI21X1)                      0.21       1.96 f
  EDC_DUT/E4/add_231/U33/Y (AOI21X1)                      0.23       2.19 r
  EDC_DUT/E4/add_231/U27/Y (OAI21X1)                      0.21       2.41 f
  EDC_DUT/E4/add_231/U19/Y (AOI21X1)                      0.22       2.63 r
  EDC_DUT/E4/add_231/U88/Y (OAI21X1)                      0.13       2.76 f
  EDC_DUT/E4/add_231/U5/Y (AOI21X1)                       0.17       2.93 r
  EDC_DUT/E4/add_231/U89/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E4/add_231/SUM[10] (edge_detection_5_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E4/U204/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E4/U203/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E4/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E4/U552/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E4/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E4/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E4/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E4/add_231/B[0] (edge_detection_5_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E4/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E4/add_231/U95/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E4/add_231/U61/Y (AOI21X1)                      0.23       1.44 r
  EDC_DUT/E4/add_231/U55/Y (OAI21X1)                      0.16       1.60 f
  EDC_DUT/E4/add_231/U47/Y (AOI21X1)                      0.16       1.76 r
  EDC_DUT/E4/add_231/U41/Y (OAI21X1)                      0.21       1.96 f
  EDC_DUT/E4/add_231/U33/Y (AOI21X1)                      0.23       2.19 r
  EDC_DUT/E4/add_231/U27/Y (OAI21X1)                      0.21       2.41 f
  EDC_DUT/E4/add_231/U19/Y (AOI21X1)                      0.22       2.63 r
  EDC_DUT/E4/add_231/U88/Y (OAI21X1)                      0.13       2.76 f
  EDC_DUT/E4/add_231/U5/Y (AOI21X1)                       0.17       2.93 r
  EDC_DUT/E4/add_231/U89/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E4/add_231/SUM[10] (edge_detection_5_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E4/U204/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E4/U203/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E4/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E4/U554/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E4/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E4/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E4/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E4/add_231/B[0] (edge_detection_5_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E4/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E4/add_231/U95/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E4/add_231/U61/Y (AOI21X1)                      0.23       1.44 r
  EDC_DUT/E4/add_231/U55/Y (OAI21X1)                      0.16       1.60 f
  EDC_DUT/E4/add_231/U47/Y (AOI21X1)                      0.16       1.76 r
  EDC_DUT/E4/add_231/U41/Y (OAI21X1)                      0.21       1.96 f
  EDC_DUT/E4/add_231/U33/Y (AOI21X1)                      0.23       2.19 r
  EDC_DUT/E4/add_231/U27/Y (OAI21X1)                      0.21       2.41 f
  EDC_DUT/E4/add_231/U19/Y (AOI21X1)                      0.22       2.63 r
  EDC_DUT/E4/add_231/U88/Y (OAI21X1)                      0.13       2.76 f
  EDC_DUT/E4/add_231/U5/Y (AOI21X1)                       0.17       2.93 r
  EDC_DUT/E4/add_231/U89/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E4/add_231/SUM[10] (edge_detection_5_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E4/U204/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E4/U203/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E4/U5/Y (INVX2)                                 0.22       3.61 f
  EDC_DUT/E4/U556/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E4/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.50 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.50 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.59 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E8/P1[3] (edge_detection_1)                     0.00       1.31 f
  EDC_DUT/E8/sub_202/A[3] (edge_detection_1_DW01_sub_9)
                                                          0.00       1.31 f
  EDC_DUT/E8/sub_202/U11/Y (NAND2X1)                      0.26       1.58 r
  EDC_DUT/E8/sub_202/U7/Y (OAI21X1)                       0.18       1.76 f
  EDC_DUT/E8/sub_202/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E8/sub_202/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E8/sub_202/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E8/sub_202/U2/YS (FAX1)                         0.45       3.57 r
  EDC_DUT/E8/sub_202/DIFF[7] (edge_detection_1_DW01_sub_9)
                                                          0.00       3.57 r
  EDC_DUT/E8/U367/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E8/U368/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E8/B2_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E4/P5[3] (edge_detection_5)                     0.00       1.31 f
  EDC_DUT/E4/sub_201/A[3] (edge_detection_5_DW01_sub_9)
                                                          0.00       1.31 f
  EDC_DUT/E4/sub_201/U11/Y (NAND2X1)                      0.26       1.58 r
  EDC_DUT/E4/sub_201/U7/Y (OAI21X1)                       0.18       1.76 f
  EDC_DUT/E4/sub_201/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E4/sub_201/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E4/sub_201/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E4/sub_201/U2/YS (FAX1)                         0.45       3.57 r
  EDC_DUT/E4/sub_201/DIFF[7] (edge_detection_5_DW01_sub_9)
                                                          0.00       3.57 r
  EDC_DUT/E4/U221/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E4/U222/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E4/B1_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E8/add_231/B[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.38 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.53 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.75 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.94 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.39 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.67 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.81 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.98 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U544/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[0]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E8/add_231/B[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.38 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.53 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.75 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.94 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.39 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.67 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.81 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.98 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U546/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[1]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E8/add_231/B[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.38 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.53 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.75 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.94 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.39 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.67 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.81 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.98 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U548/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[2]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E8/add_231/B[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.38 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.53 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.75 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.94 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.39 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.67 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.81 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.98 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U550/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[3]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E8/add_231/B[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.38 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.53 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.75 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.94 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.39 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.67 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.81 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.98 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U552/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[4]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E8/add_231/B[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.38 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.53 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.75 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.94 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.39 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.67 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.81 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.98 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U554/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[5]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E8/add_231/B[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.38 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.53 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.75 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.94 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.39 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.67 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.81 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.98 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U556/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[6]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gy_reg[0]/Q (DFFSR)                          0.75       0.75 f
  EDC_DUT/E8/add_231/B[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.75 f
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.29       1.04 r
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       1.21 f
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.17       1.38 r
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.15       1.53 f
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.22       1.75 r
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.19       1.94 f
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.23       2.18 r
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.21       2.39 f
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.28       2.67 r
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.13       2.81 f
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.17       2.98 r
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E8/U558/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E8/temp_sum_reg[7]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.47 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U193/Y (NOR2X1)                     0.23       2.41 r
  AHB_DUT/III/add_238/U262/Y (OR2X2)                      0.37       2.78 r
  AHB_DUT/III/add_238/U263/Y (INVX2)                      0.18       2.96 f
  AHB_DUT/III/add_238/U8/Y (NAND2X1)                      0.14       3.10 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.16       3.27 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.45 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.55 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.74 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.31 r
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.50 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.50 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.59 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.30 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.47 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/III/o_raddr_reg[21]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[21]/Q (DFFSR)                   1.17       1.17 f
  AHB_DUT/III/add_234/A[21] (address_counter_DW01_inc_2)
                                                          0.00       1.17 f
  AHB_DUT/III/add_234/U36/Y (NAND2X1)                     0.37       1.54 r
  AHB_DUT/III/add_234/U26/Y (NOR2X1)                      0.16       1.70 f
  AHB_DUT/III/add_234/U25/Y (NAND2X1)                     0.19       1.89 r
  AHB_DUT/III/add_234/U15/Y (NOR2X1)                      0.17       2.06 f
  AHB_DUT/III/add_234/U183/Y (NAND2X1)                    0.16       2.22 r
  AHB_DUT/III/add_234/U162/Y (NOR2X1)                     0.20       2.41 f
  AHB_DUT/III/add_234/U4/YC (HAX1)                        0.28       2.70 f
  AHB_DUT/III/add_234/U3/YC (HAX1)                        0.27       2.97 f
  AHB_DUT/III/add_234/U2/YC (HAX1)                        0.31       3.28 f
  AHB_DUT/III/add_234/U1/Y (XOR2X1)                       0.18       3.47 r
  AHB_DUT/III/add_234/SUM[31] (address_counter_DW01_inc_2)
                                                          0.00       3.47 r
  AHB_DUT/III/U1244/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.17       3.74 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.50 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.50 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.59 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m17_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m17_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m17_reg[0]/Q (DFFSR)                           0.71       0.71 f
  B1_DUT/o_m17[0] (buffer_window)                         0.00       0.71 f
  EDC_DUT/i_m17[0] (edge_detection_core)                  0.00       0.71 f
  EDC_DUT/E8/P3[0] (edge_detection_1)                     0.00       0.71 f
  EDC_DUT/E8/sub_201/B[0] (edge_detection_1_DW01_sub_10)
                                                          0.00       0.71 f
  EDC_DUT/E8/sub_201/U46/Y (INVX2)                        0.19       0.90 r
  EDC_DUT/E8/sub_201/U27/Y (NOR2X1)                       0.31       1.21 f
  EDC_DUT/E8/sub_201/U21/Y (OAI21X1)                      0.29       1.50 r
  EDC_DUT/E8/sub_201/U13/Y (AOI21X1)                      0.25       1.75 f
  EDC_DUT/E8/sub_201/U7/Y (OAI21X1)                       0.24       1.98 r
  EDC_DUT/E8/sub_201/U5/YC (FAX1)                         0.42       2.40 r
  EDC_DUT/E8/sub_201/U42/Y (NAND2X1)                      0.06       2.47 f
  EDC_DUT/E8/sub_201/U44/Y (NAND3X1)                      0.27       2.74 r
  EDC_DUT/E8/sub_201/U3/YC (FAX1)                         0.39       3.13 r
  EDC_DUT/E8/sub_201/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E8/sub_201/DIFF[7] (edge_detection_1_DW01_sub_10)
                                                          0.00       3.57 r
  EDC_DUT/E8/U221/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E8/U222/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E8/B1_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m18_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m18_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m18_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U705/Y (INVX2)                                   0.17       0.66 r
  B1_DUT/U214/Y (INVX8)                                   0.14       0.80 f
  B1_DUT/o_m18[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m18[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E5/P7[0] (edge_detection_4)                     0.00       0.80 f
  EDC_DUT/E5/sub_202/B[0] (edge_detection_4_DW01_sub_8)
                                                          0.00       0.80 f
  EDC_DUT/E5/sub_202/U46/Y (INVX2)                        0.13       0.93 r
  EDC_DUT/E5/sub_202/U27/Y (NOR2X1)                       0.29       1.22 f
  EDC_DUT/E5/sub_202/U21/Y (OAI21X1)                      0.29       1.51 r
  EDC_DUT/E5/sub_202/U13/Y (AOI21X1)                      0.25       1.76 f
  EDC_DUT/E5/sub_202/U7/Y (OAI21X1)                       0.24       2.00 r
  EDC_DUT/E5/sub_202/U5/YC (FAX1)                         0.39       2.38 r
  EDC_DUT/E5/sub_202/U4/YC (FAX1)                         0.38       2.76 r
  EDC_DUT/E5/sub_202/U3/YC (FAX1)                         0.38       3.14 r
  EDC_DUT/E5/sub_202/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E5/sub_202/DIFF[7] (edge_detection_4_DW01_sub_8)
                                                          0.00       3.58 r
  EDC_DUT/E5/U370/Y (MUX2X1)                              0.10       3.68 f
  EDC_DUT/E5/U209/Y (INVX1)                               0.08       3.76 r
  EDC_DUT/E5/B2_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.30 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.49 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.59 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/curr_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[0]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[0]/Q (DFFSR)             0.61       0.61 f
  B1_DUT/U930/Y (INVX2)                    0.17       0.78 r
  B1_DUT/U797/Y (NOR2X1)                   0.45       1.23 f
  B1_DUT/U245/Y (AND2X1)                   0.42       1.66 f
  B1_DUT/U834/Y (NAND2X1)                  0.72       2.37 r
  B1_DUT/U218/Y (AND2X2)                   0.13       2.50 r
  B1_DUT/U371/Y (NAND3X1)                  0.08       2.58 f
  B1_DUT/U332/Y (NOR2X1)                   0.10       2.68 r
  B1_DUT/U331/Y (NAND3X1)                  0.07       2.75 f
  B1_DUT/U616/Y (BUFX4)                    0.27       3.01 f
  B1_DUT/U309/Y (OAI21X1)                  0.14       3.15 r
  B1_DUT/U308/Y (NOR2X1)                   0.14       3.29 f
  B1_DUT/U302/Y (NAND3X1)                  0.20       3.49 r
  B1_DUT/U925/Y (INVX2)                    0.11       3.60 f
  B1_DUT/U281/Y (NAND3X1)                  0.15       3.75 r
  B1_DUT/U280/Y (NOR2X1)                   0.12       3.87 f
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.87 f
  data arrival time                                   3.87

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.87
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U174/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.59 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m12_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[1]/Q (DFFSR)                           0.45       0.45 f
  B1_DUT/U634/Y (BUFX2)                                   0.42       0.87 f
  B1_DUT/o_m12[1] (buffer_window)                         0.00       0.87 f
  EDC_DUT/i_m12[1] (edge_detection_core)                  0.00       0.87 f
  EDC_DUT/E8/P0[1] (edge_detection_1)                     0.00       0.87 f
  EDC_DUT/E8/sub_200/A[1] (edge_detection_1_DW01_sub_13)
                                                          0.00       0.87 f
  EDC_DUT/E8/sub_200/U24/Y (NOR2X1)                       0.22       1.09 r
  EDC_DUT/E8/sub_200/U21/Y (OAI21X1)                      0.21       1.30 f
  EDC_DUT/E8/sub_200/U13/Y (AOI21X1)                      0.23       1.53 r
  EDC_DUT/E8/sub_200/U7/Y (OAI21X1)                       0.20       1.73 f
  EDC_DUT/E8/sub_200/U5/YC (FAX1)                         0.45       2.18 f
  EDC_DUT/E8/sub_200/U4/YC (FAX1)                         0.46       2.64 f
  EDC_DUT/E8/sub_200/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E8/sub_200/U2/YS (FAX1)                         0.45       3.55 r
  EDC_DUT/E8/sub_200/DIFF[7] (edge_detection_1_DW01_sub_13)
                                                          0.00       3.55 r
  EDC_DUT/E8/U409/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E8/U410/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E8/A2_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.31 r
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.59 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.59 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.99 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.27       3.27 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.45 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.55 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.74 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.59 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.59 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.03 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.20 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.31 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.56 f
  AHB_DUT/III/U307/Y (NAND2X1)                            0.14       1.70 r
  AHB_DUT/III/U48/Y (OR2X2)                               0.23       1.93 r
  AHB_DUT/III/U47/Y (XNOR2X1)                             0.30       2.24 r
  AHB_DUT/III/U447/Y (XOR2X1)                             0.22       2.46 f
  AHB_DUT/III/U449/Y (NAND3X1)                            0.18       2.64 r
  AHB_DUT/III/U450/Y (NOR2X1)                             0.13       2.77 f
  AHB_DUT/III/U305/Y (NAND2X1)                            0.14       2.91 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.25       3.16 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.28 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.49 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.60 f
  AHB_DUT/III/U485/Y (NAND3X1)                            0.15       3.75 r
  AHB_DUT/III/curr_write_state_reg[3]/D (DFFSR)           0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[3]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.01 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.18 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.29 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.54 f
  AHB_DUT/III/U428/Y (NAND2X1)                            0.20       1.75 r
  AHB_DUT/III/U314/Y (OR2X2)                              0.27       2.02 r
  AHB_DUT/III/U298/Y (XNOR2X1)                            0.31       2.33 r
  AHB_DUT/III/U301/Y (XOR2X1)                             0.19       2.52 r
  AHB_DUT/III/U300/Y (NOR2X1)                             0.17       2.70 f
  AHB_DUT/III/U434/Y (NAND3X1)                            0.14       2.83 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.31       3.15 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.26 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.47 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.58 f
  AHB_DUT/III/U474/Y (NAND3X1)                            0.15       3.73 r
  AHB_DUT/III/curr_write_state_reg[0]/D (DFFSR)           0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[0]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.24       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E1/U203/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E1/add_231/A[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E1/U546/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E1/temp_sum_reg[0]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E1/U203/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E1/add_231/A[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E1/U548/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E1/temp_sum_reg[1]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E1/U203/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E1/add_231/A[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E1/U550/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E1/temp_sum_reg[2]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E1/U203/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E1/add_231/A[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E1/U552/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E1/temp_sum_reg[3]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E1/U203/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E1/add_231/A[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E1/U554/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E1/temp_sum_reg[4]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E1/U203/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E1/add_231/A[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E1/U556/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E1/temp_sum_reg[5]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E1/U203/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E1/add_231/A[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E1/U558/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E1/temp_sum_reg[6]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E1/U203/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E1/add_231/A[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.64 f
  EDC_DUT/E1/U560/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E1/temp_sum_reg[7]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.99 f
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.26 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.45 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.55 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.74 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m4_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m4_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m4_reg[0]/Q (DFFSR)                            0.45       0.45 f
  B1_DUT/U227/Y (BUFX2)                                   0.41       0.87 f
  B1_DUT/o_m4[0] (buffer_window)                          0.00       0.87 f
  EDC_DUT/i_m4[0] (edge_detection_core)                   0.00       0.87 f
  EDC_DUT/E2/P2[0] (edge_detection_7)                     0.00       0.87 f
  EDC_DUT/E2/sub_199/A[0] (edge_detection_7_DW01_sub_13)
                                                          0.00       0.87 f
  EDC_DUT/E2/sub_199/U27/Y (NOR2X1)                       0.24       1.11 r
  EDC_DUT/E2/sub_199/U21/Y (OAI21X1)                      0.19       1.30 f
  EDC_DUT/E2/sub_199/U13/Y (AOI21X1)                      0.23       1.53 r
  EDC_DUT/E2/sub_199/U7/Y (OAI21X1)                       0.20       1.74 f
  EDC_DUT/E2/sub_199/U5/YC (FAX1)                         0.45       2.18 f
  EDC_DUT/E2/sub_199/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E2/sub_199/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E2/sub_199/U2/YS (FAX1)                         0.45       3.55 r
  EDC_DUT/E2/sub_199/DIFF[7] (edge_detection_7_DW01_sub_13)
                                                          0.00       3.55 r
  EDC_DUT/E2/U265/Y (MUX2X1)                              0.12       3.67 f
  EDC_DUT/E2/U266/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E2/A1_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.03 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.20 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.31 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.56 f
  AHB_DUT/III/U307/Y (NAND2X1)                            0.14       1.70 r
  AHB_DUT/III/U48/Y (OR2X2)                               0.23       1.93 r
  AHB_DUT/III/U47/Y (XNOR2X1)                             0.30       2.23 f
  AHB_DUT/III/U447/Y (XOR2X1)                             0.21       2.44 f
  AHB_DUT/III/U449/Y (NAND3X1)                            0.18       2.62 r
  AHB_DUT/III/U450/Y (NOR2X1)                             0.13       2.75 f
  AHB_DUT/III/U305/Y (NAND2X1)                            0.14       2.89 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.25       3.15 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.26 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.47 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.58 f
  AHB_DUT/III/U474/Y (NAND3X1)                            0.15       3.73 r
  AHB_DUT/III/curr_write_state_reg[0]/D (DFFSR)           0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[0]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.24       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.28 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.31 f
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.59 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m8_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m8_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m8_reg[0]/Q (DFFSR)                            0.49       0.49 f
  B1_DUT/U726/Y (INVX2)                                   0.19       0.69 r
  B1_DUT/U257/Y (INVX8)                                   0.19       0.87 f
  B1_DUT/o_m8[0] (buffer_window)                          0.00       0.87 f
  EDC_DUT/i_m8[0] (edge_detection_core)                   0.00       0.87 f
  EDC_DUT/E6/P0[0] (edge_detection_3)                     0.00       0.87 f
  EDC_DUT/E6/sub_199/B[0] (edge_detection_3_DW01_sub_11)
                                                          0.00       0.87 f
  EDC_DUT/E6/sub_199/U46/Y (INVX1)                        0.22       1.09 r
  EDC_DUT/E6/sub_199/U27/Y (NOR2X1)                       0.32       1.41 f
  EDC_DUT/E6/sub_199/U21/Y (OAI21X1)                      0.23       1.64 r
  EDC_DUT/E6/sub_199/U13/Y (AOI21X1)                      0.24       1.87 f
  EDC_DUT/E6/sub_199/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E6/sub_199/U5/YC (FAX1)                         0.38       2.50 r
  EDC_DUT/E6/sub_199/U4/YC (FAX1)                         0.42       2.91 r
  EDC_DUT/E6/sub_199/U50/Y (NAND2X1)                      0.14       3.06 f
  EDC_DUT/E6/sub_199/U52/Y (NAND3X1)                      0.25       3.31 r
  EDC_DUT/E6/sub_199/U56/Y (NAND2X1)                      0.09       3.40 f
  EDC_DUT/E6/sub_199/U58/Y (NAND3X1)                      0.19       3.58 r
  EDC_DUT/E6/sub_199/U65/Y (INVX2)                        0.09       3.67 f
  EDC_DUT/E6/sub_199/DIFF[8] (edge_detection_3_DW01_sub_11)
                                                          0.00       3.67 f
  EDC_DUT/E6/U264/Y (MUX2X1)                              0.15       3.81 r
  EDC_DUT/E6/U265/Y (INVX2)                               0.07       3.88 f
  EDC_DUT/E6/A1_reg[8]/D (DFFSR)                          0.00       3.88 f
  data arrival time                                                  3.88

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U94/Y (NAND2X1)                     0.15       3.15 r
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.16       3.31 f
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.59 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E2/U202/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E2/add_231/A[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U546/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E2/temp_sum_reg[0]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E2/U202/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E2/add_231/A[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U548/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E2/temp_sum_reg[1]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E2/U202/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E2/add_231/A[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U550/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E2/temp_sum_reg[2]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E2/U202/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E2/add_231/A[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U552/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E2/temp_sum_reg[3]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E2/U202/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E2/add_231/A[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U554/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E2/temp_sum_reg[4]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E2/U202/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E2/add_231/A[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U556/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E2/temp_sum_reg[5]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E2/U202/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E2/add_231/A[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U558/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E2/temp_sum_reg[6]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[0]/Q (DFFSR)                          0.42       0.42 r
  EDC_DUT/E2/U202/Y (BUFX4)                               0.24       0.67 r
  EDC_DUT/E2/add_231/A[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.15       0.94 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U560/Y (NAND2X1)                             0.12       3.76 r
  EDC_DUT/E2/temp_sum_reg[7]/D (DFFSR)                    0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.47 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E8/P1[0] (edge_detection_1)                     0.00       0.95 f
  EDC_DUT/E8/sub_202/A[0] (edge_detection_1_DW01_sub_9)
                                                          0.00       0.95 f
  EDC_DUT/E8/sub_202/U27/Y (NOR2X1)                       0.25       1.20 r
  EDC_DUT/E8/sub_202/U21/Y (OAI21X1)                      0.19       1.39 f
  EDC_DUT/E8/sub_202/U13/Y (AOI21X1)                      0.17       1.56 r
  EDC_DUT/E8/sub_202/U7/Y (OAI21X1)                       0.20       1.76 f
  EDC_DUT/E8/sub_202/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E8/sub_202/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E8/sub_202/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E8/sub_202/U2/YS (FAX1)                         0.45       3.56 r
  EDC_DUT/E8/sub_202/DIFF[7] (edge_detection_1_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E8/U367/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E8/U368/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E8/B2_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U122/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.28 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.67 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.79 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       3.00 f
  AHB_DUT/III/add_238/U112/Y (NAND2X1)                    0.15       3.15 r
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.16       3.31 f
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.30 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.31 f
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.47 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U734/Y (NAND2X1)                            0.21       1.54 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.29       1.84 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.84 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.15 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.03 r
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.47 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E6/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E6/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E6/add_231/B[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.36 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.09 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.34 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.58 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.74 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.92 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.60 f
  EDC_DUT/E6/U546/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E6/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E6/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E6/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E6/add_231/B[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.36 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.09 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.34 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.58 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.74 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.92 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.60 f
  EDC_DUT/E6/U548/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E6/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E6/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E6/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E6/add_231/B[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.36 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.09 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.34 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.58 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.74 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.92 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.60 f
  EDC_DUT/E6/U550/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E6/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E6/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E6/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E6/add_231/B[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.36 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.09 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.34 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.58 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.74 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.92 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.60 f
  EDC_DUT/E6/U552/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E6/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E6/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E6/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E6/add_231/B[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.36 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.09 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.34 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.58 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.74 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.92 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.60 f
  EDC_DUT/E6/U554/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E6/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E6/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E6/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E6/add_231/B[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.36 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.09 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.34 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.58 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.74 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.92 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.60 f
  EDC_DUT/E6/U556/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E6/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E6/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E6/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E6/add_231/B[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.36 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.09 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.34 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.58 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.74 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.92 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.60 f
  EDC_DUT/E6/U558/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E6/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E6/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E6/Gy_reg[0]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E6/U202/Y (INVX2)                               0.10       0.54 f
  EDC_DUT/E6/U197/Y (INVX2)                               0.16       0.70 r
  EDC_DUT/E6/add_231/B[0] (edge_detection_3_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E6/add_231/U73/Y (NAND2X1)                      0.12       0.82 f
  EDC_DUT/E6/add_231/U93/Y (INVX2)                        0.15       0.97 r
  EDC_DUT/E6/add_231/U61/Y (AOI21X1)                      0.21       1.17 f
  EDC_DUT/E6/add_231/U55/Y (OAI21X1)                      0.19       1.36 r
  EDC_DUT/E6/add_231/U47/Y (AOI21X1)                      0.23       1.60 f
  EDC_DUT/E6/add_231/U41/Y (OAI21X1)                      0.25       1.85 r
  EDC_DUT/E6/add_231/U33/Y (AOI21X1)                      0.25       2.09 f
  EDC_DUT/E6/add_231/U27/Y (OAI21X1)                      0.25       2.34 r
  EDC_DUT/E6/add_231/U19/Y (AOI21X1)                      0.24       2.58 f
  EDC_DUT/E6/add_231/U85/Y (OAI21X1)                      0.16       2.74 r
  EDC_DUT/E6/add_231/U5/Y (AOI21X1)                       0.18       2.92 f
  EDC_DUT/E6/add_231/U88/Y (XNOR2X1)                      0.17       3.10 r
  EDC_DUT/E6/add_231/SUM[10] (edge_detection_3_DW01_add_7)
                                                          0.00       3.10 r
  EDC_DUT/E6/U207/Y (NOR2X1)                              0.15       3.25 f
  EDC_DUT/E6/U206/Y (AOI21X1)                             0.13       3.38 r
  EDC_DUT/E6/U5/Y (INVX2)                                 0.22       3.60 f
  EDC_DUT/E6/U560/Y (NAND2X1)                             0.15       3.75 r
  EDC_DUT/E6/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.47 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.01 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.18 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.29 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.54 f
  AHB_DUT/III/U307/Y (NAND2X1)                            0.14       1.68 r
  AHB_DUT/III/U48/Y (OR2X2)                               0.23       1.92 r
  AHB_DUT/III/U47/Y (XNOR2X1)                             0.30       2.22 r
  AHB_DUT/III/U447/Y (XOR2X1)                             0.22       2.44 f
  AHB_DUT/III/U449/Y (NAND3X1)                            0.18       2.62 r
  AHB_DUT/III/U450/Y (NOR2X1)                             0.13       2.75 f
  AHB_DUT/III/U305/Y (NAND2X1)                            0.14       2.89 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.25       3.14 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.26 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.47 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.58 f
  AHB_DUT/III/U474/Y (NAND3X1)                            0.15       3.73 r
  AHB_DUT/III/curr_write_state_reg[0]/D (DFFSR)           0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[0]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.24       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/III/o_raddr_reg[19]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[19]/Q (DFFSR)                   1.13       1.13 f
  AHB_DUT/III/add_234/A[19] (address_counter_DW01_inc_2)
                                                          0.00       1.13 f
  AHB_DUT/III/add_234/U48/Y (NAND2X1)                     0.37       1.50 r
  AHB_DUT/III/add_234/U47/Y (NOR2X1)                      0.19       1.70 f
  AHB_DUT/III/add_234/U25/Y (NAND2X1)                     0.19       1.89 r
  AHB_DUT/III/add_234/U15/Y (NOR2X1)                      0.17       2.06 f
  AHB_DUT/III/add_234/U183/Y (NAND2X1)                    0.16       2.22 r
  AHB_DUT/III/add_234/U162/Y (NOR2X1)                     0.20       2.41 f
  AHB_DUT/III/add_234/U4/YC (HAX1)                        0.28       2.69 f
  AHB_DUT/III/add_234/U3/YC (HAX1)                        0.27       2.97 f
  AHB_DUT/III/add_234/U2/YC (HAX1)                        0.31       3.28 f
  AHB_DUT/III/add_234/U1/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_234/SUM[31] (address_counter_DW01_inc_2)
                                                          0.00       3.46 r
  AHB_DUT/III/U1244/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.17       3.74 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U560/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.28 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.47 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m11_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m11_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m11_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U259/Y (INVX2)                                   0.08       0.57 r
  B1_DUT/U260/Y (INVX2)                                   0.20       0.77 f
  B1_DUT/o_m11[0] (buffer_window)                         0.00       0.77 f
  EDC_DUT/i_m11[0] (edge_detection_core)                  0.00       0.77 f
  EDC_DUT/E7/P0[0] (edge_detection_2)                     0.00       0.77 f
  EDC_DUT/E7/sub_199/B[0] (edge_detection_2_DW01_sub_9)
                                                          0.00       0.77 f
  EDC_DUT/E7/sub_199/U41/Y (INVX1)                        0.24       1.01 r
  EDC_DUT/E7/sub_199/U27/Y (NOR2X1)                       0.34       1.35 f
  EDC_DUT/E7/sub_199/U21/Y (OAI21X1)                      0.22       1.57 r
  EDC_DUT/E7/sub_199/U13/Y (AOI21X1)                      0.18       1.75 f
  EDC_DUT/E7/sub_199/U7/Y (OAI21X1)                       0.22       1.97 r
  EDC_DUT/E7/sub_199/U5/YC (FAX1)                         0.38       2.35 r
  EDC_DUT/E7/sub_199/U4/YC (FAX1)                         0.38       2.73 r
  EDC_DUT/E7/sub_199/U3/YC (FAX1)                         0.38       3.11 r
  EDC_DUT/E7/sub_199/U2/YS (FAX1)                         0.44       3.55 r
  EDC_DUT/E7/sub_199/DIFF[7] (edge_detection_2_DW01_sub_9)
                                                          0.00       3.55 r
  EDC_DUT/E7/U261/Y (MUX2X1)                              0.12       3.67 f
  EDC_DUT/E7/U262/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E7/A1_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.47 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U86/Y (NAND2X1)                     0.15       3.14 r
  AHB_DUT/III/add_238/U84/Y (MUX2X1)                      0.16       3.29 f
  AHB_DUT/III/add_238/U73/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[22] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U944/Y (AOI22X1)                            0.10       3.58 f
  AHB_DUT/III/U945/Y (NAND3X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U104/Y (NAND2X1)                    0.15       3.14 r
  AHB_DUT/III/add_238/U102/Y (MUX2X1)                     0.16       3.29 f
  AHB_DUT/III/add_238/U91/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[20] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U967/Y (AOI22X1)                            0.10       3.58 f
  AHB_DUT/III/U968/Y (NAND3X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E1/U204/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E1/U205/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E1/add_231/A[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E1/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E1/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U560/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.30 r
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.75 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U158/Y (NAND2X1)                    0.15       3.14 r
  AHB_DUT/III/add_238/U156/Y (MUX2X1)                     0.16       3.29 f
  AHB_DUT/III/add_238/U149/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[13] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1046/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1047/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[13]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U68/Y (NAND2X1)                     0.15       3.14 r
  AHB_DUT/III/add_238/U66/Y (MUX2X1)                      0.16       3.29 f
  AHB_DUT/III/add_238/U54/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[24] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U921/Y (AOI22X1)                            0.10       3.58 f
  AHB_DUT/III/U922/Y (NAND3X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E5/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E5/U204/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E5/U6/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E5/add_231/A[1] (edge_detection_4_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E5/add_231/U85/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.38 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.57 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.81 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.52 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.77 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E5/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E5/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E5/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E5/U204/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E5/U6/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E5/add_231/A[1] (edge_detection_4_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E5/add_231/U85/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.38 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.57 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.81 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.52 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.77 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E5/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E5/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E5/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E5/U204/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E5/U6/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E5/add_231/A[1] (edge_detection_4_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E5/add_231/U85/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.38 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.57 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.81 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.52 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.77 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E5/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E5/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E5/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E5/U204/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E5/U6/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E5/add_231/A[1] (edge_detection_4_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E5/add_231/U85/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.38 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.57 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.81 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.52 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.77 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E5/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E5/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E5/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E5/U204/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E5/U6/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E5/add_231/A[1] (edge_detection_4_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E5/add_231/U85/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.38 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.57 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.81 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.52 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.77 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E5/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E5/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E5/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E5/U204/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E5/U6/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E5/add_231/A[1] (edge_detection_4_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E5/add_231/U85/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.38 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.57 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.81 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.52 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.77 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E5/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E5/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E5/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E5/U204/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E5/U6/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E5/add_231/A[1] (edge_detection_4_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E5/add_231/U85/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.38 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.57 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.81 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.52 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.77 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E5/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E5/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E5/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E5/U204/Y (INVX2)                               0.07       0.52 f
  EDC_DUT/E5/U6/Y (INVX2)                                 0.18       0.69 r
  EDC_DUT/E5/add_231/A[1] (edge_detection_4_DW01_add_7)
                                                          0.00       0.69 r
  EDC_DUT/E5/add_231/U85/Y (OR2X2)                        0.30       1.00 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.16       1.15 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.38 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.57 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.81 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.52 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.77 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.49 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E5/U560/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E5/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.28 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m14_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/B1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[3]/Q (DFFSR)                           1.15       1.15 f
  B1_DUT/o_m14[3] (buffer_window)                         0.00       1.15 f
  EDC_DUT/i_m14[3] (edge_detection_core)                  0.00       1.15 f
  EDC_DUT/E5/P5[3] (edge_detection_4)                     0.00       1.15 f
  EDC_DUT/E5/sub_201/A[3] (edge_detection_4_DW01_sub_9)
                                                          0.00       1.15 f
  EDC_DUT/E5/sub_201/U11/Y (NAND2X1)                      0.42       1.57 r
  EDC_DUT/E5/sub_201/U7/Y (OAI21X1)                       0.19       1.77 f
  EDC_DUT/E5/sub_201/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E5/sub_201/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E5/sub_201/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E5/sub_201/U2/YC (FAX1)                         0.34       3.47 f
  EDC_DUT/E5/sub_201/U51/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E5/sub_201/DIFF[8] (edge_detection_4_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E5/U218/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E5/U219/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E5/B1_reg[8]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/B1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m14_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[3]/Q (DFFSR)                           1.15       1.15 f
  B1_DUT/o_m14[3] (buffer_window)                         0.00       1.15 f
  EDC_DUT/i_m14[3] (edge_detection_core)                  0.00       1.15 f
  EDC_DUT/E8/P2[3] (edge_detection_1)                     0.00       1.15 f
  EDC_DUT/E8/sub_199/A[3] (edge_detection_1_DW01_sub_8)
                                                          0.00       1.15 f
  EDC_DUT/E8/sub_199/U11/Y (NAND2X1)                      0.42       1.57 r
  EDC_DUT/E8/sub_199/U7/Y (OAI21X1)                       0.19       1.77 f
  EDC_DUT/E8/sub_199/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E8/sub_199/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E8/sub_199/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E8/sub_199/U2/YC (FAX1)                         0.34       3.47 f
  EDC_DUT/E8/sub_199/U51/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E8/sub_199/DIFF[8] (edge_detection_1_DW01_sub_8)
                                                          0.00       3.56 r
  EDC_DUT/E8/U261/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E8/U262/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E8/A1_reg[8]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.12       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U560/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U76/Y (NAND2X1)                     0.15       3.14 r
  AHB_DUT/III/add_238/U74/Y (MUX2X1)                      0.16       3.29 f
  AHB_DUT/III/add_238/U65/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[23] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U932/Y (AOI22X1)                            0.10       3.58 f
  AHB_DUT/III/U933/Y (NAND3X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.47 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U59/Y (NOR2X1)                      0.16       2.66 f
  AHB_DUT/III/add_238/U285/Y (BUFX2)                      0.30       2.96 f
  AHB_DUT/III/add_238/U9/Y (NAND2X1)                      0.15       3.11 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.16       3.26 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.45 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.55 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.74 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U144/Y (NAND2X1)                    0.15       3.14 r
  AHB_DUT/III/add_238/U142/Y (MUX2X1)                     0.16       3.29 f
  AHB_DUT/III/add_238/U135/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_238/SUM[15] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1022/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1023/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.31 r
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E7/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E7/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E7/Gx_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E7/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E7/add_231/A[1] (edge_detection_2_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E7/add_231/U86/Y (OR2X2)                        0.31       1.01 r
  EDC_DUT/E7/add_231/U61/Y (AOI21X1)                      0.21       1.22 f
  EDC_DUT/E7/add_231/U55/Y (OAI21X1)                      0.25       1.47 r
  EDC_DUT/E7/add_231/U47/Y (AOI21X1)                      0.25       1.71 f
  EDC_DUT/E7/add_231/U41/Y (OAI21X1)                      0.25       1.96 r
  EDC_DUT/E7/add_231/U33/Y (AOI21X1)                      0.19       2.15 f
  EDC_DUT/E7/add_231/U27/Y (OAI21X1)                      0.24       2.39 r
  EDC_DUT/E7/add_231/U19/Y (AOI21X1)                      0.24       2.63 f
  EDC_DUT/E7/add_231/U84/Y (OAI21X1)                      0.16       2.79 r
  EDC_DUT/E7/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E7/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E7/add_231/SUM[10] (edge_detection_2_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E7/U203/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E7/U202/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E7/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E7/U544/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E7/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E7/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E7/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E7/Gx_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E7/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E7/add_231/A[1] (edge_detection_2_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E7/add_231/U86/Y (OR2X2)                        0.31       1.01 r
  EDC_DUT/E7/add_231/U61/Y (AOI21X1)                      0.21       1.22 f
  EDC_DUT/E7/add_231/U55/Y (OAI21X1)                      0.25       1.47 r
  EDC_DUT/E7/add_231/U47/Y (AOI21X1)                      0.25       1.71 f
  EDC_DUT/E7/add_231/U41/Y (OAI21X1)                      0.25       1.96 r
  EDC_DUT/E7/add_231/U33/Y (AOI21X1)                      0.19       2.15 f
  EDC_DUT/E7/add_231/U27/Y (OAI21X1)                      0.24       2.39 r
  EDC_DUT/E7/add_231/U19/Y (AOI21X1)                      0.24       2.63 f
  EDC_DUT/E7/add_231/U84/Y (OAI21X1)                      0.16       2.79 r
  EDC_DUT/E7/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E7/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E7/add_231/SUM[10] (edge_detection_2_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E7/U203/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E7/U202/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E7/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E7/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E7/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E7/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E7/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E7/Gx_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E7/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E7/add_231/A[1] (edge_detection_2_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E7/add_231/U86/Y (OR2X2)                        0.31       1.01 r
  EDC_DUT/E7/add_231/U61/Y (AOI21X1)                      0.21       1.22 f
  EDC_DUT/E7/add_231/U55/Y (OAI21X1)                      0.25       1.47 r
  EDC_DUT/E7/add_231/U47/Y (AOI21X1)                      0.25       1.71 f
  EDC_DUT/E7/add_231/U41/Y (OAI21X1)                      0.25       1.96 r
  EDC_DUT/E7/add_231/U33/Y (AOI21X1)                      0.19       2.15 f
  EDC_DUT/E7/add_231/U27/Y (OAI21X1)                      0.24       2.39 r
  EDC_DUT/E7/add_231/U19/Y (AOI21X1)                      0.24       2.63 f
  EDC_DUT/E7/add_231/U84/Y (OAI21X1)                      0.16       2.79 r
  EDC_DUT/E7/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E7/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E7/add_231/SUM[10] (edge_detection_2_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E7/U203/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E7/U202/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E7/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E7/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E7/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E7/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E7/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E7/Gx_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E7/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E7/add_231/A[1] (edge_detection_2_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E7/add_231/U86/Y (OR2X2)                        0.31       1.01 r
  EDC_DUT/E7/add_231/U61/Y (AOI21X1)                      0.21       1.22 f
  EDC_DUT/E7/add_231/U55/Y (OAI21X1)                      0.25       1.47 r
  EDC_DUT/E7/add_231/U47/Y (AOI21X1)                      0.25       1.71 f
  EDC_DUT/E7/add_231/U41/Y (OAI21X1)                      0.25       1.96 r
  EDC_DUT/E7/add_231/U33/Y (AOI21X1)                      0.19       2.15 f
  EDC_DUT/E7/add_231/U27/Y (OAI21X1)                      0.24       2.39 r
  EDC_DUT/E7/add_231/U19/Y (AOI21X1)                      0.24       2.63 f
  EDC_DUT/E7/add_231/U84/Y (OAI21X1)                      0.16       2.79 r
  EDC_DUT/E7/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E7/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E7/add_231/SUM[10] (edge_detection_2_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E7/U203/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E7/U202/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E7/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E7/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E7/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E7/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E7/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E7/Gx_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E7/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E7/add_231/A[1] (edge_detection_2_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E7/add_231/U86/Y (OR2X2)                        0.31       1.01 r
  EDC_DUT/E7/add_231/U61/Y (AOI21X1)                      0.21       1.22 f
  EDC_DUT/E7/add_231/U55/Y (OAI21X1)                      0.25       1.47 r
  EDC_DUT/E7/add_231/U47/Y (AOI21X1)                      0.25       1.71 f
  EDC_DUT/E7/add_231/U41/Y (OAI21X1)                      0.25       1.96 r
  EDC_DUT/E7/add_231/U33/Y (AOI21X1)                      0.19       2.15 f
  EDC_DUT/E7/add_231/U27/Y (OAI21X1)                      0.24       2.39 r
  EDC_DUT/E7/add_231/U19/Y (AOI21X1)                      0.24       2.63 f
  EDC_DUT/E7/add_231/U84/Y (OAI21X1)                      0.16       2.79 r
  EDC_DUT/E7/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E7/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E7/add_231/SUM[10] (edge_detection_2_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E7/U203/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E7/U202/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E7/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E7/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E7/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E7/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E7/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E7/Gx_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E7/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E7/add_231/A[1] (edge_detection_2_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E7/add_231/U86/Y (OR2X2)                        0.31       1.01 r
  EDC_DUT/E7/add_231/U61/Y (AOI21X1)                      0.21       1.22 f
  EDC_DUT/E7/add_231/U55/Y (OAI21X1)                      0.25       1.47 r
  EDC_DUT/E7/add_231/U47/Y (AOI21X1)                      0.25       1.71 f
  EDC_DUT/E7/add_231/U41/Y (OAI21X1)                      0.25       1.96 r
  EDC_DUT/E7/add_231/U33/Y (AOI21X1)                      0.19       2.15 f
  EDC_DUT/E7/add_231/U27/Y (OAI21X1)                      0.24       2.39 r
  EDC_DUT/E7/add_231/U19/Y (AOI21X1)                      0.24       2.63 f
  EDC_DUT/E7/add_231/U84/Y (OAI21X1)                      0.16       2.79 r
  EDC_DUT/E7/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E7/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E7/add_231/SUM[10] (edge_detection_2_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E7/U203/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E7/U202/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E7/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E7/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E7/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E7/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E7/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E7/Gx_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E7/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E7/add_231/A[1] (edge_detection_2_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E7/add_231/U86/Y (OR2X2)                        0.31       1.01 r
  EDC_DUT/E7/add_231/U61/Y (AOI21X1)                      0.21       1.22 f
  EDC_DUT/E7/add_231/U55/Y (OAI21X1)                      0.25       1.47 r
  EDC_DUT/E7/add_231/U47/Y (AOI21X1)                      0.25       1.71 f
  EDC_DUT/E7/add_231/U41/Y (OAI21X1)                      0.25       1.96 r
  EDC_DUT/E7/add_231/U33/Y (AOI21X1)                      0.19       2.15 f
  EDC_DUT/E7/add_231/U27/Y (OAI21X1)                      0.24       2.39 r
  EDC_DUT/E7/add_231/U19/Y (AOI21X1)                      0.24       2.63 f
  EDC_DUT/E7/add_231/U84/Y (OAI21X1)                      0.16       2.79 r
  EDC_DUT/E7/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E7/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E7/add_231/SUM[10] (edge_detection_2_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E7/U203/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E7/U202/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E7/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E7/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E7/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E7/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E7/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E7/Gx_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E7/U6/Y (BUFX2)                                 0.29       0.70 r
  EDC_DUT/E7/add_231/A[1] (edge_detection_2_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E7/add_231/U86/Y (OR2X2)                        0.31       1.01 r
  EDC_DUT/E7/add_231/U61/Y (AOI21X1)                      0.21       1.22 f
  EDC_DUT/E7/add_231/U55/Y (OAI21X1)                      0.25       1.47 r
  EDC_DUT/E7/add_231/U47/Y (AOI21X1)                      0.25       1.71 f
  EDC_DUT/E7/add_231/U41/Y (OAI21X1)                      0.25       1.96 r
  EDC_DUT/E7/add_231/U33/Y (AOI21X1)                      0.19       2.15 f
  EDC_DUT/E7/add_231/U27/Y (OAI21X1)                      0.24       2.39 r
  EDC_DUT/E7/add_231/U19/Y (AOI21X1)                      0.24       2.63 f
  EDC_DUT/E7/add_231/U84/Y (OAI21X1)                      0.16       2.79 r
  EDC_DUT/E7/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E7/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E7/add_231/SUM[10] (edge_detection_2_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E7/U203/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E7/U202/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E7/U5/Y (INVX4)                                 0.15       3.63 f
  EDC_DUT/E7/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E7/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m3_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m3_reg[2]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m3_reg[2]/Q (DFFSR)                            0.97       0.97 f
  B1_DUT/o_m3[2] (buffer_window)                          0.00       0.97 f
  EDC_DUT/i_m3[2] (edge_detection_core)                   0.00       0.97 f
  EDC_DUT/E2/P1[2] (edge_detection_7)                     0.00       0.97 f
  EDC_DUT/E2/sub_202/A[2] (edge_detection_7_DW01_sub_8)
                                                          0.00       0.97 f
  EDC_DUT/E2/sub_202/U40/Y (AND2X2)                       0.40       1.37 f
  EDC_DUT/E2/sub_202/U13/Y (AOI21X1)                      0.19       1.56 r
  EDC_DUT/E2/sub_202/U7/Y (OAI21X1)                       0.20       1.76 f
  EDC_DUT/E2/sub_202/U5/YC (FAX1)                         0.45       2.21 f
  EDC_DUT/E2/sub_202/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E2/sub_202/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E2/sub_202/U2/YS (FAX1)                         0.44       3.56 r
  EDC_DUT/E2/sub_202/DIFF[7] (edge_detection_7_DW01_sub_8)
                                                          0.00       3.56 r
  EDC_DUT/E2/U369/Y (MUX2X1)                              0.12       3.69 f
  EDC_DUT/E2/U370/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E2/B2_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.28 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.28 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gx_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gx_reg[1]/Q (DFFSR)                          0.44       0.44 r
  EDC_DUT/E2/U203/Y (INVX2)                               0.11       0.55 f
  EDC_DUT/E2/U204/Y (INVX4)                               0.12       0.67 r
  EDC_DUT/E2/add_231/A[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E2/add_231/U67/Y (NAND2X1)                      0.13       0.80 f
  EDC_DUT/E2/add_231/U93/Y (INVX2)                        0.08       0.88 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.27       1.15 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.40 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.64 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.89 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.19 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.37 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.54 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.77 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.97 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.30 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U560/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U194/Y (NAND2X1)                    0.22       2.43 r
  AHB_DUT/III/add_368/U282/Y (OR2X2)                      0.37       2.79 r
  AHB_DUT/III/add_368/U263/Y (INVX2)                      0.18       2.97 f
  AHB_DUT/III/add_368/U49/Y (NAND2X1)                     0.14       3.11 r
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.17       3.28 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/curr_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[0]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[0]/Q (DFFSR)             0.61       0.61 f
  B1_DUT/U930/Y (INVX2)                    0.17       0.78 r
  B1_DUT/U797/Y (NOR2X1)                   0.45       1.23 f
  B1_DUT/U245/Y (AND2X1)                   0.42       1.66 f
  B1_DUT/U825/Y (NAND2X1)                  0.72       2.37 r
  B1_DUT/U217/Y (AND2X2)                   0.13       2.50 r
  B1_DUT/U371/Y (NAND3X1)                  0.08       2.58 f
  B1_DUT/U332/Y (NOR2X1)                   0.10       2.68 r
  B1_DUT/U331/Y (NAND3X1)                  0.07       2.74 f
  B1_DUT/U616/Y (BUFX4)                    0.27       3.01 f
  B1_DUT/U309/Y (OAI21X1)                  0.14       3.15 r
  B1_DUT/U308/Y (NOR2X1)                   0.14       3.29 f
  B1_DUT/U302/Y (NAND3X1)                  0.20       3.49 r
  B1_DUT/U925/Y (INVX2)                    0.11       3.60 f
  B1_DUT/U281/Y (NAND3X1)                  0.15       3.74 r
  B1_DUT/U280/Y (NOR2X1)                   0.12       3.86 f
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.86 f
  data arrival time                                   3.86

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.86
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/D2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E1/P8[0] (edge_detection_8)                     0.00       0.95 f
  EDC_DUT/E1/sub_204/B[0] (edge_detection_8_DW01_sub_8)
                                                          0.00       0.95 f
  EDC_DUT/E1/sub_204/U54/Y (INVX2)                        0.16       1.11 r
  EDC_DUT/E1/sub_204/U27/Y (NOR2X1)                       0.30       1.41 f
  EDC_DUT/E1/sub_204/U21/Y (OAI21X1)                      0.23       1.64 r
  EDC_DUT/E1/sub_204/U13/Y (AOI21X1)                      0.23       1.88 f
  EDC_DUT/E1/sub_204/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E1/sub_204/U5/YC (FAX1)                         0.39       2.50 r
  EDC_DUT/E1/sub_204/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E1/sub_204/U43/Y (NAND2X1)                      0.09       3.02 f
  EDC_DUT/E1/sub_204/U45/Y (NAND3X1)                      0.32       3.34 r
  EDC_DUT/E1/sub_204/U50/Y (NAND2X1)                      0.09       3.43 f
  EDC_DUT/E1/sub_204/U51/Y (NAND3X1)                      0.15       3.58 r
  EDC_DUT/E1/sub_204/U65/Y (INVX2)                        0.09       3.67 f
  EDC_DUT/E1/sub_204/DIFF[8] (edge_detection_8_DW01_sub_8)
                                                          0.00       3.67 f
  EDC_DUT/E1/U427/Y (MUX2X1)                              0.15       3.81 r
  EDC_DUT/E1/U428/Y (INVX2)                               0.07       3.88 f
  EDC_DUT/E1/D2_reg[8]/D (DFFSR)                          0.00       3.88 f
  data arrival time                                                  3.88

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/D2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U168/Y (NAND2X1)                    0.15       3.14 r
  AHB_DUT/III/add_238/U166/Y (MUX2X1)                     0.16       3.29 f
  AHB_DUT/III/add_238/U155/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[12] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1058/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1059/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[12]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U138/Y (NAND2X1)                    0.15       3.14 r
  AHB_DUT/III/add_238/U136/Y (MUX2X1)                     0.16       3.29 f
  AHB_DUT/III/add_238/U125/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[16] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1010/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1011/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[16]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U128/Y (NAND2X1)                    0.15       3.14 r
  AHB_DUT/III/add_238/U126/Y (MUX2X1)                     0.16       3.29 f
  AHB_DUT/III/add_238/U119/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[17] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U998/Y (AOI22X1)                            0.10       3.58 f
  AHB_DUT/III/U999/Y (NAND3X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m14_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/B1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[1]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U653/Y (INVX2)                                   0.08       0.57 r
  B1_DUT/U654/Y (INVX2)                                   0.32       0.90 f
  B1_DUT/o_m14[1] (buffer_window)                         0.00       0.90 f
  EDC_DUT/i_m14[1] (edge_detection_core)                  0.00       0.90 f
  EDC_DUT/E5/P5[1] (edge_detection_4)                     0.00       0.90 f
  EDC_DUT/E5/sub_201/A[1] (edge_detection_4_DW01_sub_9)
                                                          0.00       0.90 f
  EDC_DUT/E5/sub_201/U25/Y (NAND2X1)                      0.25       1.14 r
  EDC_DUT/E5/sub_201/U21/Y (OAI21X1)                      0.19       1.33 f
  EDC_DUT/E5/sub_201/U13/Y (AOI21X1)                      0.23       1.57 r
  EDC_DUT/E5/sub_201/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E5/sub_201/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E5/sub_201/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E5/sub_201/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E5/sub_201/U2/YC (FAX1)                         0.34       3.47 f
  EDC_DUT/E5/sub_201/U51/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E5/sub_201/DIFF[8] (edge_detection_4_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E5/U218/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E5/U219/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E5/B1_reg[8]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/B1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m14_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[1]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U653/Y (INVX2)                                   0.08       0.57 r
  B1_DUT/U654/Y (INVX2)                                   0.32       0.90 f
  B1_DUT/o_m14[1] (buffer_window)                         0.00       0.90 f
  EDC_DUT/i_m14[1] (edge_detection_core)                  0.00       0.90 f
  EDC_DUT/E8/P2[1] (edge_detection_1)                     0.00       0.90 f
  EDC_DUT/E8/sub_199/A[1] (edge_detection_1_DW01_sub_8)
                                                          0.00       0.90 f
  EDC_DUT/E8/sub_199/U25/Y (NAND2X1)                      0.25       1.14 r
  EDC_DUT/E8/sub_199/U21/Y (OAI21X1)                      0.19       1.33 f
  EDC_DUT/E8/sub_199/U13/Y (AOI21X1)                      0.23       1.57 r
  EDC_DUT/E8/sub_199/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E8/sub_199/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E8/sub_199/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E8/sub_199/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E8/sub_199/U2/YC (FAX1)                         0.34       3.47 f
  EDC_DUT/E8/sub_199/U51/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E8/sub_199/DIFF[8] (edge_detection_1_DW01_sub_8)
                                                          0.00       3.56 r
  EDC_DUT/E8/U261/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E8/U262/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E8/A1_reg[8]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.28 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/III/o_raddr_reg[5]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[5]/CLK (DFFSR)                  0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[5]/Q (DFFSR)                    1.15       1.15 f
  AHB_DUT/III/add_234/A[5] (address_counter_DW01_inc_2)
                                                          0.00       1.15 f
  AHB_DUT/III/add_234/U124/Y (NAND2X1)                    0.43       1.58 r
  AHB_DUT/III/add_234/U114/Y (NOR2X1)                     0.16       1.74 f
  AHB_DUT/III/add_234/U113/Y (NAND2X1)                    0.16       1.90 r
  AHB_DUT/III/add_234/U67/Y (NOR2X1)                      0.20       2.10 f
  AHB_DUT/III/add_234/U182/Y (INVX1)                      0.25       2.35 r
  AHB_DUT/III/add_234/U45/Y (NOR2X1)                      0.23       2.58 f
  AHB_DUT/III/add_234/U196/Y (INVX2)                      0.15       2.73 r
  AHB_DUT/III/add_234/U35/Y (NOR2X1)                      0.25       2.98 f
  AHB_DUT/III/add_234/U31/Y (NAND2X1)                     0.21       3.20 r
  AHB_DUT/III/add_234/U168/Y (XNOR2X1)                    0.20       3.40 r
  AHB_DUT/III/add_234/SUM[23] (address_counter_DW01_inc_2)
                                                          0.00       3.40 r
  AHB_DUT/III/U930/Y (AOI22X1)                            0.10       3.50 f
  AHB_DUT/III/U933/Y (NAND3X1)                            0.24       3.74 r
  AHB_DUT/III/o_raddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U166/Y (MUX2X1)                     0.29       3.30 r
  AHB_DUT/III/add_368/U155/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[12] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U633/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U634/Y (NAND2X1)                            0.13       3.75 r
  AHB_DUT/III/o_waddr_reg[12]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U136/Y (MUX2X1)                     0.29       3.30 r
  AHB_DUT/III/add_368/U125/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[16] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U601/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U602/Y (NAND2X1)                            0.13       3.75 r
  AHB_DUT/III/o_waddr_reg[16]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.31 r
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.48 r
  AHB_DUT/III/add_238/U273/Y (INVX1)                      0.17       2.65 f
  AHB_DUT/III/add_238/U272/Y (INVX2)                      0.13       2.78 r
  AHB_DUT/III/add_238/U260/Y (INVX4)                      0.21       2.98 f
  AHB_DUT/III/add_238/U152/Y (NAND2X1)                    0.15       3.14 r
  AHB_DUT/III/add_238/U150/Y (MUX2X1)                     0.16       3.29 f
  AHB_DUT/III/add_238/U141/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[14] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1034/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1035/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.47 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.31 r
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/Gy_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  EDC_DUT/E4/Gy_reg[0]/CLK (DFFSR)         0.00 #     0.00 r
  EDC_DUT/E4/Gy_reg[0]/Q (DFFSR)           0.65       0.65 r
  EDC_DUT/E4/U155/Y (INVX1)                0.14       0.79 f
  EDC_DUT/E4/U486/Y (NAND2X1)              0.25       1.03 r
  EDC_DUT/E4/U497/Y (INVX2)                0.08       1.11 f
  EDC_DUT/E4/U498/Y (NAND2X1)              0.23       1.34 r
  EDC_DUT/E4/U503/Y (INVX2)                0.08       1.41 f
  EDC_DUT/E4/U504/Y (NAND2X1)              0.23       1.64 r
  EDC_DUT/E4/U509/Y (INVX2)                0.08       1.72 f
  EDC_DUT/E4/U510/Y (NAND2X1)              0.23       1.95 r
  EDC_DUT/E4/U515/Y (INVX2)                0.08       2.02 f
  EDC_DUT/E4/U516/Y (NAND2X1)              0.23       2.25 r
  EDC_DUT/E4/U521/Y (INVX2)                0.08       2.33 f
  EDC_DUT/E4/U522/Y (NAND2X1)              0.23       2.56 r
  EDC_DUT/E4/U527/Y (INVX2)                0.08       2.63 f
  EDC_DUT/E4/U528/Y (NAND2X1)              0.22       2.85 r
  EDC_DUT/E4/U164/Y (NOR2X1)               0.23       3.08 f
  EDC_DUT/E4/U537/Y (NAND2X1)              0.20       3.28 r
  EDC_DUT/E4/U538/Y (XOR2X1)               0.18       3.46 r
  EDC_DUT/E4/U539/Y (AOI22X1)              0.13       3.59 f
  EDC_DUT/E4/U540/Y (OAI21X1)              0.14       3.73 r
  EDC_DUT/E4/Gy_reg[10]/D (DFFSR)          0.00       3.73 r
  data arrival time                                   3.73

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  EDC_DUT/E4/Gy_reg[10]/CLK (DFFSR)        0.00       4.00 r
  library setup time                      -0.24       3.76
  data required time                                  3.76
  -----------------------------------------------------------
  data required time                                  3.76
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: EDC_DUT/E8/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/Gy_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  EDC_DUT/E8/Gy_reg[0]/CLK (DFFSR)         0.00 #     0.00 r
  EDC_DUT/E8/Gy_reg[0]/Q (DFFSR)           0.65       0.65 r
  EDC_DUT/E8/U155/Y (INVX1)                0.14       0.79 f
  EDC_DUT/E8/U494/Y (NAND2X1)              0.25       1.03 r
  EDC_DUT/E8/U499/Y (INVX2)                0.08       1.11 f
  EDC_DUT/E8/U500/Y (NAND2X1)              0.23       1.34 r
  EDC_DUT/E8/U505/Y (INVX2)                0.08       1.41 f
  EDC_DUT/E8/U506/Y (NAND2X1)              0.23       1.64 r
  EDC_DUT/E8/U511/Y (INVX2)                0.08       1.72 f
  EDC_DUT/E8/U512/Y (NAND2X1)              0.23       1.95 r
  EDC_DUT/E8/U517/Y (INVX2)                0.08       2.02 f
  EDC_DUT/E8/U518/Y (NAND2X1)              0.23       2.25 r
  EDC_DUT/E8/U523/Y (INVX2)                0.08       2.33 f
  EDC_DUT/E8/U524/Y (NAND2X1)              0.23       2.56 r
  EDC_DUT/E8/U529/Y (INVX2)                0.08       2.63 f
  EDC_DUT/E8/U530/Y (NAND2X1)              0.22       2.85 r
  EDC_DUT/E8/U164/Y (NOR2X1)               0.23       3.08 f
  EDC_DUT/E8/U539/Y (NAND2X1)              0.20       3.28 r
  EDC_DUT/E8/U540/Y (XOR2X1)               0.18       3.46 r
  EDC_DUT/E8/U541/Y (AOI22X1)              0.13       3.59 f
  EDC_DUT/E8/U542/Y (OAI21X1)              0.14       3.73 r
  EDC_DUT/E8/Gy_reg[10]/D (DFFSR)          0.00       3.73 r
  data arrival time                                   3.73

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  EDC_DUT/E8/Gy_reg[10]/CLK (DFFSR)        0.00       4.00 r
  library setup time                      -0.24       3.76
  data required time                                  3.76
  -----------------------------------------------------------
  data required time                                  3.76
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.30 f
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.47 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m15_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/D2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m15_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m15_reg[0]/Q (DFFSR)                           0.51       0.51 f
  B1_DUT/o_m15[0] (buffer_window)                         0.00       0.51 f
  EDC_DUT/i_m15[0] (edge_detection_core)                  0.00       0.51 f
  EDC_DUT/U8/Y (BUFX4)                                    0.38       0.89 f
  EDC_DUT/E9/P2[0] (edge_detection_0)                     0.00       0.89 f
  EDC_DUT/E9/sub_204/A[0] (edge_detection_0_DW01_sub_13)
                                                          0.00       0.89 f
  EDC_DUT/E9/sub_204/U27/Y (NOR2X1)                       0.23       1.12 r
  EDC_DUT/E9/sub_204/U21/Y (OAI21X1)                      0.19       1.31 f
  EDC_DUT/E9/sub_204/U13/Y (AOI21X1)                      0.23       1.54 r
  EDC_DUT/E9/sub_204/U7/Y (OAI21X1)                       0.20       1.74 f
  EDC_DUT/E9/sub_204/U5/YC (FAX1)                         0.45       2.19 f
  EDC_DUT/E9/sub_204/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E9/sub_204/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E9/sub_204/U2/YS (FAX1)                         0.44       3.55 r
  EDC_DUT/E9/sub_204/DIFF[7] (edge_detection_0_DW01_sub_13)
                                                          0.00       3.55 r
  EDC_DUT/E9/U429/Y (MUX2X1)                              0.12       3.67 f
  EDC_DUT/E9/U430/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E9/D2_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/D2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.49 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.49 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.31 r
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.31 r
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.99 f
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.27       3.26 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.55 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.74 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.28 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.31 f
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U166/Y (MUX2X1)                     0.29       3.30 f
  AHB_DUT/III/add_368/U155/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[12] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U633/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U634/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[12]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U136/Y (MUX2X1)                     0.29       3.30 f
  AHB_DUT/III/add_368/U125/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[16] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U601/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U602/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[16]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E1/U197/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E1/U197/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E1/U197/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E1/U197/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E1/U197/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E1/U197/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E1/U197/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E1/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E1/U202/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E1/U197/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E1/add_231/B[0] (edge_detection_8_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E1/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E1/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E1/U560/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E2/U196/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E2/U196/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E2/U196/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E2/U196/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E2/U196/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E2/U196/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E2/U196/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E2/Gy_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[0]/Q (DFFSR)                          0.49       0.49 f
  EDC_DUT/E2/U201/Y (INVX2)                               0.10       0.59 r
  EDC_DUT/E2/U196/Y (INVX2)                               0.17       0.76 f
  EDC_DUT/E2/add_231/B[0] (edge_detection_7_DW01_add_7)
                                                          0.00       0.76 f
  EDC_DUT/E2/add_231/U73/Y (NAND2X1)                      0.20       0.96 r
  EDC_DUT/E2/add_231/U92/Y (INVX2)                        0.16       1.12 f
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.23       1.35 r
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.21       1.56 f
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.23       1.79 r
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.21       2.01 f
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.28       2.29 r
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.13       2.43 f
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.16       2.59 r
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.21       2.79 f
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.18       2.97 r
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.17       3.15 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.15 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E2/U560/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.28 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.28 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.58 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.31 f
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m13_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[1]/Q (DFFSR)                           0.57       0.57 f
  B1_DUT/o_m13[1] (buffer_window)                         0.00       0.57 f
  EDC_DUT/i_m13[1] (edge_detection_core)                  0.00       0.57 f
  EDC_DUT/U10/Y (INVX2)                                   0.13       0.70 r
  EDC_DUT/U15/Y (INVX2)                                   0.28       0.97 f
  EDC_DUT/E8/P1[1] (edge_detection_1)                     0.00       0.97 f
  EDC_DUT/E8/sub_202/A[1] (edge_detection_1_DW01_sub_9)
                                                          0.00       0.97 f
  EDC_DUT/E8/sub_202/U24/Y (NOR2X1)                       0.20       1.18 r
  EDC_DUT/E8/sub_202/U21/Y (OAI21X1)                      0.21       1.39 f
  EDC_DUT/E8/sub_202/U13/Y (AOI21X1)                      0.17       1.56 r
  EDC_DUT/E8/sub_202/U7/Y (OAI21X1)                       0.20       1.75 f
  EDC_DUT/E8/sub_202/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E8/sub_202/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E8/sub_202/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E8/sub_202/U2/YS (FAX1)                         0.45       3.56 r
  EDC_DUT/E8/sub_202/DIFF[7] (edge_detection_1_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E8/U367/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E8/U368/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E8/B2_reg[7]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.43 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.64 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.81 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 r
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.75 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.98 f
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.26 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.74 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m19_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/D2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m19_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m19_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U671/Y (INVX2)                                   0.14       0.63 r
  B1_DUT/U674/Y (INVX4)                                   0.17       0.80 f
  B1_DUT/o_m19[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m19[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E5/P8[0] (edge_detection_4)                     0.00       0.80 f
  EDC_DUT/E5/sub_204/B[0] (edge_detection_4_DW01_sub_10)
                                                          0.00       0.80 f
  EDC_DUT/E5/sub_204/U40/Y (INVX1)                        0.21       1.01 r
  EDC_DUT/E5/sub_204/U27/Y (NOR2X1)                       0.32       1.32 f
  EDC_DUT/E5/sub_204/U21/Y (OAI21X1)                      0.30       1.62 r
  EDC_DUT/E5/sub_204/U13/Y (AOI21X1)                      0.25       1.87 f
  EDC_DUT/E5/sub_204/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E5/sub_204/U5/YC (FAX1)                         0.38       2.49 r
  EDC_DUT/E5/sub_204/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E5/sub_204/U44/Y (NAND2X1)                      0.09       3.02 f
  EDC_DUT/E5/sub_204/U46/Y (NAND3X1)                      0.32       3.34 r
  EDC_DUT/E5/sub_204/U51/Y (NAND2X1)                      0.09       3.43 f
  EDC_DUT/E5/sub_204/U52/Y (NAND3X1)                      0.15       3.58 r
  EDC_DUT/E5/sub_204/U63/Y (INVX2)                        0.09       3.66 f
  EDC_DUT/E5/sub_204/DIFF[8] (edge_detection_4_DW01_sub_10)
                                                          0.00       3.66 f
  EDC_DUT/E5/U427/Y (MUX2X1)                              0.15       3.81 r
  EDC_DUT/E5/U428/Y (INVX2)                               0.07       3.88 f
  EDC_DUT/E5/D2_reg[8]/D (DFFSR)                          0.00       3.88 f
  data arrival time                                                  3.88

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/D2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E4/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/Gx_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  EDC_DUT/E4/Gx_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  EDC_DUT/E4/Gx_reg[1]/Q (DFFSR)           0.67       0.67 r
  EDC_DUT/E4/U171/Y (OR2X2)                0.40       1.07 r
  EDC_DUT/E4/U196/Y (OR2X1)                0.29       1.36 r
  EDC_DUT/E4/U197/Y (OR2X1)                0.31       1.67 r
  EDC_DUT/E4/U168/Y (OR2X2)                0.28       1.96 r
  EDC_DUT/E4/U199/Y (OR2X1)                0.29       2.25 r
  EDC_DUT/E4/U169/Y (OR2X2)                0.28       2.53 r
  EDC_DUT/E4/U198/Y (OR2X1)                0.29       2.82 r
  EDC_DUT/E4/U170/Y (OR2X2)                0.28       3.10 r
  EDC_DUT/E4/U356/Y (NOR2X1)               0.20       3.30 f
  EDC_DUT/E4/U357/Y (XNOR2X1)              0.19       3.50 r
  EDC_DUT/E4/U358/Y (AOI22X1)              0.09       3.59 f
  EDC_DUT/E4/U360/Y (NAND2X1)              0.16       3.75 r
  EDC_DUT/E4/Gx_reg[10]/D (DFFSR)          0.00       3.75 r
  data arrival time                                   3.75

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  EDC_DUT/E4/Gx_reg[10]/CLK (DFFSR)        0.00       4.00 r
  library setup time                      -0.22       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.31 f
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m20_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/D1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m20_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m20_reg[0]/Q (DFFSR)                           0.69       0.69 r
  B1_DUT/o_m20[0] (buffer_window)                         0.00       0.69 r
  EDC_DUT/i_m20[0] (edge_detection_core)                  0.00       0.69 r
  EDC_DUT/E6/P8[0] (edge_detection_3)                     0.00       0.69 r
  EDC_DUT/E6/U203/Y (INVX1)                               0.18       0.87 f
  EDC_DUT/E6/U204/Y (INVX2)                               0.15       1.02 r
  EDC_DUT/E6/sub_203/A[0] (edge_detection_3_DW01_sub_9)
                                                          0.00       1.02 r
  EDC_DUT/E6/sub_203/U27/Y (NOR2X1)                       0.33       1.35 f
  EDC_DUT/E6/sub_203/U21/Y (OAI21X1)                      0.23       1.58 r
  EDC_DUT/E6/sub_203/U13/Y (AOI21X1)                      0.23       1.81 f
  EDC_DUT/E6/sub_203/U7/Y (OAI21X1)                       0.24       2.05 r
  EDC_DUT/E6/sub_203/U5/YC (FAX1)                         0.38       2.43 r
  EDC_DUT/E6/sub_203/U4/YC (FAX1)                         0.43       2.87 r
  EDC_DUT/E6/sub_203/U44/Y (NAND2X1)                      0.09       2.96 f
  EDC_DUT/E6/sub_203/U46/Y (NAND3X1)                      0.33       3.29 r
  EDC_DUT/E6/sub_203/U50/Y (NAND2X1)                      0.09       3.38 f
  EDC_DUT/E6/sub_203/U52/Y (NAND3X1)                      0.20       3.58 r
  EDC_DUT/E6/sub_203/U65/Y (INVX2)                        0.09       3.66 f
  EDC_DUT/E6/sub_203/DIFF[8] (edge_detection_3_DW01_sub_9)
                                                          0.00       3.66 f
  EDC_DUT/E6/U282/Y (MUX2X1)                              0.15       3.81 r
  EDC_DUT/E6/U283/Y (INVX2)                               0.07       3.87 f
  EDC_DUT/E6/D1_reg[8]/D (DFFSR)                          0.00       3.87 f
  data arrival time                                                  3.87

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/D1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E3/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/Gx_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  EDC_DUT/E3/Gx_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  EDC_DUT/E3/Gx_reg[1]/Q (DFFSR)           0.44       0.44 r
  EDC_DUT/E3/U205/Y (INVX2)                0.07       0.52 f
  EDC_DUT/E3/U6/Y (INVX2)                  0.18       0.69 r
  EDC_DUT/E3/U168/Y (OR2X1)                0.36       1.05 r
  EDC_DUT/E3/U169/Y (OR2X1)                0.31       1.36 r
  EDC_DUT/E3/U200/Y (OR2X1)                0.31       1.67 r
  EDC_DUT/E3/U170/Y (OR2X2)                0.28       1.96 r
  EDC_DUT/E3/U201/Y (OR2X1)                0.29       2.25 r
  EDC_DUT/E3/U171/Y (OR2X2)                0.28       2.53 r
  EDC_DUT/E3/U197/Y (OR2X1)                0.29       2.82 r
  EDC_DUT/E3/U172/Y (OR2X2)                0.28       3.10 r
  EDC_DUT/E3/U358/Y (NOR2X1)               0.20       3.30 f
  EDC_DUT/E3/U359/Y (XNOR2X1)              0.19       3.50 r
  EDC_DUT/E3/U360/Y (AOI22X1)              0.09       3.59 f
  EDC_DUT/E3/U362/Y (NAND2X1)              0.16       3.75 r
  EDC_DUT/E3/Gx_reg[10]/D (DFFSR)          0.00       3.75 r
  data arrival time                                   3.75

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  EDC_DUT/E3/Gx_reg[10]/CLK (DFFSR)        0.00       4.00 r
  library setup time                      -0.22       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: EDC_DUT/E5/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/Gx_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  EDC_DUT/E5/Gx_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[1]/Q (DFFSR)           0.44       0.44 r
  EDC_DUT/E5/U204/Y (INVX2)                0.07       0.52 f
  EDC_DUT/E5/U6/Y (INVX2)                  0.18       0.69 r
  EDC_DUT/E5/U167/Y (OR2X1)                0.36       1.05 r
  EDC_DUT/E5/U168/Y (OR2X1)                0.31       1.36 r
  EDC_DUT/E5/U199/Y (OR2X1)                0.31       1.67 r
  EDC_DUT/E5/U169/Y (OR2X2)                0.28       1.96 r
  EDC_DUT/E5/U200/Y (OR2X1)                0.29       2.25 r
  EDC_DUT/E5/U170/Y (OR2X2)                0.28       2.53 r
  EDC_DUT/E5/U196/Y (OR2X1)                0.29       2.82 r
  EDC_DUT/E5/U171/Y (OR2X2)                0.28       3.10 r
  EDC_DUT/E5/U359/Y (NOR2X1)               0.20       3.30 f
  EDC_DUT/E5/U360/Y (XNOR2X1)              0.19       3.50 r
  EDC_DUT/E5/U361/Y (AOI22X1)              0.09       3.59 f
  EDC_DUT/E5/U363/Y (NAND2X1)              0.16       3.75 r
  EDC_DUT/E5/Gx_reg[10]/D (DFFSR)          0.00       3.75 r
  data arrival time                                   3.75

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  EDC_DUT/E5/Gx_reg[10]/CLK (DFFSR)        0.00       4.00 r
  library setup time                      -0.22       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: EDC_DUT/E9/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/Gx_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  EDC_DUT/E9/Gx_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  EDC_DUT/E9/Gx_reg[1]/Q (DFFSR)           0.44       0.44 r
  EDC_DUT/E9/U205/Y (INVX2)                0.07       0.52 f
  EDC_DUT/E9/U6/Y (INVX2)                  0.18       0.69 r
  EDC_DUT/E9/U168/Y (OR2X1)                0.36       1.05 r
  EDC_DUT/E9/U169/Y (OR2X1)                0.31       1.36 r
  EDC_DUT/E9/U200/Y (OR2X1)                0.31       1.67 r
  EDC_DUT/E9/U170/Y (OR2X2)                0.28       1.96 r
  EDC_DUT/E9/U201/Y (OR2X1)                0.29       2.25 r
  EDC_DUT/E9/U171/Y (OR2X2)                0.28       2.53 r
  EDC_DUT/E9/U197/Y (OR2X1)                0.29       2.82 r
  EDC_DUT/E9/U172/Y (OR2X2)                0.28       3.10 r
  EDC_DUT/E9/U358/Y (NOR2X1)               0.20       3.30 f
  EDC_DUT/E9/U359/Y (XNOR2X1)              0.19       3.50 r
  EDC_DUT/E9/U360/Y (AOI22X1)              0.09       3.59 f
  EDC_DUT/E9/U362/Y (NAND2X1)              0.16       3.75 r
  EDC_DUT/E9/Gx_reg[10]/D (DFFSR)          0.00       3.75 r
  data arrival time                                   3.75

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  EDC_DUT/E9/Gx_reg[10]/CLK (DFFSR)        0.00       4.00 r
  library setup time                      -0.22       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.75 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E6/Gx_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/Gx_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  EDC_DUT/E6/Gx_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  EDC_DUT/E6/Gx_reg[1]/Q (DFFSR)           0.67       0.67 r
  EDC_DUT/E6/U166/Y (OR2X2)                0.40       1.07 r
  EDC_DUT/E6/U194/Y (OR2X1)                0.29       1.36 r
  EDC_DUT/E6/U198/Y (OR2X1)                0.31       1.67 r
  EDC_DUT/E6/U167/Y (OR2X2)                0.28       1.96 r
  EDC_DUT/E6/U199/Y (OR2X1)                0.29       2.25 r
  EDC_DUT/E6/U168/Y (OR2X2)                0.28       2.53 r
  EDC_DUT/E6/U195/Y (OR2X1)                0.29       2.82 r
  EDC_DUT/E6/U169/Y (OR2X2)                0.28       3.10 r
  EDC_DUT/E6/U360/Y (NOR2X1)               0.20       3.30 f
  EDC_DUT/E6/U361/Y (XNOR2X1)              0.19       3.50 r
  EDC_DUT/E6/U362/Y (AOI22X1)              0.09       3.59 f
  EDC_DUT/E6/U364/Y (NAND2X1)              0.16       3.75 r
  EDC_DUT/E6/Gx_reg[10]/D (DFFSR)          0.00       3.75 r
  data arrival time                                   3.75

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  EDC_DUT/E6/Gx_reg[10]/CLK (DFFSR)        0.00       4.00 r
  library setup time                      -0.22       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.98 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.26 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.74 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.31 f
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.31 f
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/III/o_raddr_reg[13]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[13]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[13]/Q (DFFSR)                   1.16       1.16 f
  AHB_DUT/III/add_234/A[13] (address_counter_DW01_inc_2)
                                                          0.00       1.16 f
  AHB_DUT/III/add_234/U81/Y (NAND2X1)                     0.47       1.62 r
  AHB_DUT/III/add_234/U69/Y (NOR2X1)                      0.17       1.79 f
  AHB_DUT/III/add_234/U68/Y (NAND2X1)                     0.15       1.94 r
  AHB_DUT/III/add_234/U67/Y (NOR2X1)                      0.16       2.10 f
  AHB_DUT/III/add_234/U182/Y (INVX1)                      0.25       2.34 r
  AHB_DUT/III/add_234/U45/Y (NOR2X1)                      0.23       2.58 f
  AHB_DUT/III/add_234/U196/Y (INVX2)                      0.15       2.73 r
  AHB_DUT/III/add_234/U35/Y (NOR2X1)                      0.25       2.98 f
  AHB_DUT/III/add_234/U31/Y (NAND2X1)                     0.21       3.19 r
  AHB_DUT/III/add_234/U168/Y (XNOR2X1)                    0.20       3.39 r
  AHB_DUT/III/add_234/SUM[23] (address_counter_DW01_inc_2)
                                                          0.00       3.39 r
  AHB_DUT/III/U930/Y (AOI22X1)                            0.10       3.49 f
  AHB_DUT/III/U933/Y (NAND3X1)                            0.24       3.73 r
  AHB_DUT/III/o_raddr_reg[23]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.49 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.49 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.15       0.83 f
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       0.99 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.31 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.55 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.82 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.61 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.79 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.14 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E8/U544/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E8/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.15       0.83 f
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       0.99 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.31 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.55 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.82 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.61 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.79 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.14 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E8/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E8/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.15       0.83 f
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       0.99 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.31 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.55 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.82 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.61 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.79 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.14 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E8/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E8/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.15       0.83 f
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       0.99 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.31 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.55 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.82 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.61 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.79 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.14 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E8/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E8/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.15       0.83 f
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       0.99 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.31 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.55 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.82 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.61 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.79 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.14 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E8/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E8/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.15       0.83 f
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       0.99 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.31 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.55 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.82 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.61 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.79 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.14 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E8/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E8/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.15       0.83 f
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       0.99 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.31 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.55 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.82 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.61 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.79 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.14 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E8/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E8/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EDC_DUT/E8/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E8/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E8/Gx_reg[0]/Q (DFFSR)                          0.67       0.67 r
  EDC_DUT/E8/add_231/A[0] (edge_detection_1_DW01_add_7)
                                                          0.00       0.67 r
  EDC_DUT/E8/add_231/U73/Y (NAND2X1)                      0.15       0.83 f
  EDC_DUT/E8/add_231/U94/Y (INVX2)                        0.16       0.99 r
  EDC_DUT/E8/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E8/add_231/U55/Y (OAI21X1)                      0.17       1.31 r
  EDC_DUT/E8/add_231/U47/Y (AOI21X1)                      0.23       1.55 f
  EDC_DUT/E8/add_231/U41/Y (OAI21X1)                      0.27       1.82 r
  EDC_DUT/E8/add_231/U33/Y (AOI21X1)                      0.25       2.06 f
  EDC_DUT/E8/add_231/U27/Y (OAI21X1)                      0.25       2.31 r
  EDC_DUT/E8/add_231/U19/Y (AOI21X1)                      0.30       2.61 f
  EDC_DUT/E8/add_231/U86/Y (OAI21X1)                      0.18       2.79 r
  EDC_DUT/E8/add_231/U5/Y (AOI21X1)                       0.18       2.97 f
  EDC_DUT/E8/add_231/U88/Y (XNOR2X1)                      0.17       3.14 r
  EDC_DUT/E8/add_231/SUM[10] (edge_detection_1_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E8/U205/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E8/U204/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E8/U166/Y (INVX4)                               0.15       3.63 f
  EDC_DUT/E8/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E8/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.86 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.86 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.14 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.62 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.46 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m14_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[0]/Q (DFFSR)                           0.44       0.44 r
  B1_DUT/U547/Y (INVX2)                                   0.21       0.65 f
  B1_DUT/U723/Y (INVX8)                                   0.20       0.85 r
  B1_DUT/o_m14[0] (buffer_window)                         0.00       0.85 r
  EDC_DUT/i_m14[0] (edge_detection_core)                  0.00       0.85 r
  EDC_DUT/E2/P8[0] (edge_detection_7)                     0.00       0.85 r
  EDC_DUT/E2/sub_203/A[0] (edge_detection_7_DW01_sub_10)
                                                          0.00       0.85 r
  EDC_DUT/E2/sub_203/U27/Y (NOR2X1)                       0.34       1.19 f
  EDC_DUT/E2/sub_203/U21/Y (OAI21X1)                      0.29       1.48 r
  EDC_DUT/E2/sub_203/U13/Y (AOI21X1)                      0.25       1.73 f
  EDC_DUT/E2/sub_203/U7/Y (OAI21X1)                       0.24       1.97 r
  EDC_DUT/E2/sub_203/U5/YC (FAX1)                         0.39       2.36 r
  EDC_DUT/E2/sub_203/U4/YC (FAX1)                         0.38       2.74 r
  EDC_DUT/E2/sub_203/U3/YC (FAX1)                         0.38       3.12 r
  EDC_DUT/E2/sub_203/U2/YS (FAX1)                         0.44       3.56 r
  EDC_DUT/E2/sub_203/DIFF[7] (edge_detection_7_DW01_sub_10)
                                                          0.00       3.56 r
  EDC_DUT/E2/U283/Y (MUX2X1)                              0.10       3.65 f
  EDC_DUT/E2/U208/Y (INVX1)                               0.10       3.75 r
  EDC_DUT/E2/D1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/o_m15_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/B1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m15_reg[2]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m15_reg[2]/Q (DFFSR)                           0.93       0.93 f
  B1_DUT/o_m15[2] (buffer_window)                         0.00       0.93 f
  EDC_DUT/i_m15[2] (edge_detection_core)                  0.00       0.93 f
  EDC_DUT/E6/P5[2] (edge_detection_3)                     0.00       0.93 f
  EDC_DUT/E6/sub_201/A[2] (edge_detection_3_DW01_sub_8)
                                                          0.00       0.93 f
  EDC_DUT/E6/sub_201/U19/Y (NAND2X1)                      0.37       1.30 r
  EDC_DUT/E6/sub_201/U53/Y (INVX2)                        0.09       1.39 f
  EDC_DUT/E6/sub_201/U13/Y (AOI21X1)                      0.18       1.57 r
  EDC_DUT/E6/sub_201/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E6/sub_201/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E6/sub_201/U4/YC (FAX1)                         0.46       2.68 f
  EDC_DUT/E6/sub_201/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E6/sub_201/U2/YC (FAX1)                         0.34       3.47 f
  EDC_DUT/E6/sub_201/U54/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E6/sub_201/DIFF[8] (edge_detection_3_DW01_sub_8)
                                                          0.00       3.56 r
  EDC_DUT/E6/U218/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E6/U219/Y (INVX2)                               0.08       3.76 r
  EDC_DUT/E6/B1_reg[8]/D (DFFSR)                          0.00       3.76 r
  data arrival time                                                  3.76

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/B1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.98 f
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.26 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: B1_DUT/curr_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[0]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[0]/Q (DFFSR)             0.61       0.61 f
  B1_DUT/U930/Y (INVX2)                    0.17       0.78 r
  B1_DUT/U797/Y (NOR2X1)                   0.45       1.23 f
  B1_DUT/U245/Y (AND2X1)                   0.42       1.66 f
  B1_DUT/U229/Y (AND2X2)                   0.24       1.90 f
  B1_DUT/U410/Y (INVX2)                    0.33       2.22 r
  B1_DUT/U374/Y (NAND2X1)                  0.16       2.39 f
  B1_DUT/U372/Y (NOR2X1)                   0.11       2.50 r
  B1_DUT/U371/Y (NAND3X1)                  0.07       2.57 f
  B1_DUT/U332/Y (NOR2X1)                   0.10       2.67 r
  B1_DUT/U331/Y (NAND3X1)                  0.07       2.74 f
  B1_DUT/U616/Y (BUFX4)                    0.27       3.01 f
  B1_DUT/U309/Y (OAI21X1)                  0.14       3.14 r
  B1_DUT/U308/Y (NOR2X1)                   0.14       3.28 f
  B1_DUT/U302/Y (NAND3X1)                  0.20       3.48 r
  B1_DUT/U925/Y (INVX2)                    0.11       3.59 f
  B1_DUT/U281/Y (NAND3X1)                  0.15       3.74 r
  B1_DUT/U280/Y (NOR2X1)                   0.12       3.86 f
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.86 f
  data arrival time                                   3.86

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.86
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.28 r
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.94 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.42 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.78 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m14_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[3]/Q (DFFSR)                           1.15       1.15 f
  B1_DUT/o_m14[3] (buffer_window)                         0.00       1.15 f
  EDC_DUT/i_m14[3] (edge_detection_core)                  0.00       1.15 f
  EDC_DUT/E5/P5[3] (edge_detection_4)                     0.00       1.15 f
  EDC_DUT/E5/sub_201/A[3] (edge_detection_4_DW01_sub_9)
                                                          0.00       1.15 f
  EDC_DUT/E5/sub_201/U11/Y (NAND2X1)                      0.42       1.57 r
  EDC_DUT/E5/sub_201/U7/Y (OAI21X1)                       0.19       1.77 f
  EDC_DUT/E5/sub_201/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E5/sub_201/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E5/sub_201/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E5/sub_201/U2/YS (FAX1)                         0.44       3.58 r
  EDC_DUT/E5/sub_201/DIFF[7] (edge_detection_4_DW01_sub_9)
                                                          0.00       3.58 r
  EDC_DUT/E5/U224/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E5/U205/Y (INVX1)                               0.08       3.75 r
  EDC_DUT/E5/B1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[1]/Q (DFFSR)                           0.57       0.57 f
  B1_DUT/o_m13[1] (buffer_window)                         0.00       0.57 f
  EDC_DUT/i_m13[1] (edge_detection_core)                  0.00       0.57 f
  EDC_DUT/U10/Y (INVX2)                                   0.13       0.70 r
  EDC_DUT/U13/Y (INVX2)                                   0.31       1.01 f
  EDC_DUT/E9/P0[1] (edge_detection_0)                     0.00       1.01 f
  EDC_DUT/E9/sub_199/B[1] (edge_detection_0_DW01_sub_8)
                                                          0.00       1.01 f
  EDC_DUT/E9/sub_199/U55/Y (INVX2)                        0.14       1.15 r
  EDC_DUT/E9/sub_199/U24/Y (NOR2X1)                       0.23       1.38 f
  EDC_DUT/E9/sub_199/U21/Y (OAI21X1)                      0.25       1.62 r
  EDC_DUT/E9/sub_199/U13/Y (AOI21X1)                      0.25       1.87 f
  EDC_DUT/E9/sub_199/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E9/sub_199/U5/YC (FAX1)                         0.39       2.49 r
  EDC_DUT/E9/sub_199/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E9/sub_199/U45/Y (NAND2X1)                      0.14       3.07 f
  EDC_DUT/E9/sub_199/U47/Y (NAND3X1)                      0.23       3.30 r
  EDC_DUT/E9/sub_199/U51/Y (NAND2X1)                      0.09       3.39 f
  EDC_DUT/E9/sub_199/U53/Y (NAND3X1)                      0.19       3.58 r
  EDC_DUT/E9/sub_199/U65/Y (INVX2)                        0.09       3.67 f
  EDC_DUT/E9/sub_199/DIFF[8] (edge_detection_0_DW01_sub_8)
                                                          0.00       3.67 f
  EDC_DUT/E9/U264/Y (MUX2X1)                              0.12       3.78 r
  EDC_DUT/E9/U13/Y (INVX1)                                0.09       3.87 f
  EDC_DUT/E9/A1_reg[8]/D (DFFSR)                          0.00       3.87 f
  data arrival time                                                  3.87

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.03 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.20 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.31 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.56 f
  AHB_DUT/III/U428/Y (NAND2X1)                            0.20       1.77 r
  AHB_DUT/III/U314/Y (OR2X2)                              0.27       2.04 r
  AHB_DUT/III/U298/Y (XNOR2X1)                            0.30       2.34 f
  AHB_DUT/III/U301/Y (XOR2X1)                             0.19       2.53 r
  AHB_DUT/III/U300/Y (NOR2X1)                             0.17       2.70 f
  AHB_DUT/III/U434/Y (NAND3X1)                            0.14       2.84 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.31       3.15 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.27 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.48 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.59 f
  AHB_DUT/III/U485/Y (NAND3X1)                            0.15       3.74 r
  AHB_DUT/III/curr_write_state_reg[3]/D (DFFSR)           0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[3]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U277/Y (OR2X2)                      0.41       2.86 r
  AHB_DUT/III/add_368/U260/Y (INVX4)                      0.12       2.98 f
  AHB_DUT/III/add_368/U48/Y (NAND2X1)                     0.12       3.10 r
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.17       3.27 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.98 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.26 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U166/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U155/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[12] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U633/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U634/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[12]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U136/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U125/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[16] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U601/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U602/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[16]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/curr_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[0]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[0]/Q (DFFSR)             0.61       0.61 f
  B1_DUT/U930/Y (INVX2)                    0.17       0.78 r
  B1_DUT/U797/Y (NOR2X1)                   0.45       1.23 f
  B1_DUT/U238/Y (AND2X2)                   0.40       1.64 f
  B1_DUT/U863/Y (NAND2X1)                  0.67       2.31 r
  B1_DUT/U373/Y (NAND2X1)                  0.07       2.38 f
  B1_DUT/U372/Y (NOR2X1)                   0.12       2.50 r
  B1_DUT/U371/Y (NAND3X1)                  0.07       2.57 f
  B1_DUT/U332/Y (NOR2X1)                   0.10       2.67 r
  B1_DUT/U331/Y (NAND3X1)                  0.07       2.74 f
  B1_DUT/U616/Y (BUFX4)                    0.27       3.01 f
  B1_DUT/U309/Y (OAI21X1)                  0.14       3.14 r
  B1_DUT/U308/Y (NOR2X1)                   0.14       3.28 f
  B1_DUT/U302/Y (NAND3X1)                  0.20       3.48 r
  B1_DUT/U925/Y (INVX2)                    0.11       3.59 f
  B1_DUT/U281/Y (NAND3X1)                  0.15       3.74 r
  B1_DUT/U280/Y (NOR2X1)                   0.12       3.86 f
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.86 f
  data arrival time                                   3.86

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.86
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m14_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[1]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U653/Y (INVX2)                                   0.08       0.57 r
  B1_DUT/U654/Y (INVX2)                                   0.32       0.90 f
  B1_DUT/o_m14[1] (buffer_window)                         0.00       0.90 f
  EDC_DUT/i_m14[1] (edge_detection_core)                  0.00       0.90 f
  EDC_DUT/E5/P5[1] (edge_detection_4)                     0.00       0.90 f
  EDC_DUT/E5/sub_201/A[1] (edge_detection_4_DW01_sub_9)
                                                          0.00       0.90 f
  EDC_DUT/E5/sub_201/U25/Y (NAND2X1)                      0.25       1.14 r
  EDC_DUT/E5/sub_201/U21/Y (OAI21X1)                      0.19       1.33 f
  EDC_DUT/E5/sub_201/U13/Y (AOI21X1)                      0.23       1.57 r
  EDC_DUT/E5/sub_201/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E5/sub_201/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E5/sub_201/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E5/sub_201/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E5/sub_201/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E5/sub_201/DIFF[7] (edge_detection_4_DW01_sub_9)
                                                          0.00       3.57 r
  EDC_DUT/E5/U224/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E5/U205/Y (INVX1)                               0.08       3.75 r
  EDC_DUT/E5/B1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m18_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m18_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m18_reg[0]/Q (DFFSR)                           0.49       0.49 f
  B1_DUT/U705/Y (INVX2)                                   0.17       0.66 r
  B1_DUT/U214/Y (INVX8)                                   0.14       0.80 f
  B1_DUT/o_m18[0] (buffer_window)                         0.00       0.80 f
  EDC_DUT/i_m18[0] (edge_detection_core)                  0.00       0.80 f
  EDC_DUT/E9/P3[0] (edge_detection_0)                     0.00       0.80 f
  EDC_DUT/E9/sub_201/B[0] (edge_detection_0_DW01_sub_9)
                                                          0.00       0.80 f
  EDC_DUT/E9/sub_201/U42/Y (INVX2)                        0.13       0.93 r
  EDC_DUT/E9/sub_201/U27/Y (NOR2X1)                       0.29       1.22 f
  EDC_DUT/E9/sub_201/U21/Y (OAI21X1)                      0.30       1.52 r
  EDC_DUT/E9/sub_201/U13/Y (AOI21X1)                      0.22       1.74 f
  EDC_DUT/E9/sub_201/U7/Y (OAI21X1)                       0.24       1.97 r
  EDC_DUT/E9/sub_201/U5/YC (FAX1)                         0.38       2.36 r
  EDC_DUT/E9/sub_201/U4/YC (FAX1)                         0.38       2.74 r
  EDC_DUT/E9/sub_201/U3/YC (FAX1)                         0.38       3.12 r
  EDC_DUT/E9/sub_201/U2/YS (FAX1)                         0.44       3.56 r
  EDC_DUT/E9/sub_201/DIFF[7] (edge_detection_0_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E9/U224/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E9/U225/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E9/B1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.30 r
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E3/P6[3] (edge_detection_6)                     0.00       1.31 f
  EDC_DUT/E3/sub_203/B[3] (edge_detection_6_DW01_sub_8)
                                                          0.00       1.31 f
  EDC_DUT/E3/sub_203/U60/Y (INVX2)                        0.17       1.49 r
  EDC_DUT/E3/sub_203/U10/Y (NOR2X1)                       0.31       1.80 f
  EDC_DUT/E3/sub_203/U7/Y (OAI21X1)                       0.24       2.04 r
  EDC_DUT/E3/sub_203/U46/Y (NAND2X1)                      0.07       2.11 f
  EDC_DUT/E3/sub_203/U48/Y (NAND3X1)                      0.26       2.37 r
  EDC_DUT/E3/sub_203/U52/Y (NAND2X1)                      0.07       2.43 f
  EDC_DUT/E3/sub_203/U54/Y (NAND3X1)                      0.30       2.73 r
  EDC_DUT/E3/sub_203/U3/YC (FAX1)                         0.39       3.12 r
  EDC_DUT/E3/sub_203/U2/YS (FAX1)                         0.44       3.56 r
  EDC_DUT/E3/sub_203/DIFF[7] (edge_detection_6_DW01_sub_8)
                                                          0.00       3.56 r
  EDC_DUT/E3/U283/Y (MUX2X1)                              0.10       3.65 f
  EDC_DUT/E3/U165/Y (INVX1)                               0.10       3.75 r
  EDC_DUT/E3/D1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/III/o_waddr_reg[18]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_waddr_reg[18]/Q (DFFSR)                   1.25       1.25 f
  AHB_DUT/III/add_368/A[18] (address_counter_DW01_add_7)
                                                          0.00       1.25 f
  AHB_DUT/III/add_368/U322/Y (INVX2)                      0.32       1.57 r
  AHB_DUT/III/add_368/U117/Y (NOR2X1)                     0.33       1.91 f
  AHB_DUT/III/add_368/U98/Y (NAND2X1)                     0.28       2.19 r
  AHB_DUT/III/add_368/U61/Y (NOR2X1)                      0.15       2.34 f
  AHB_DUT/III/add_368/U60/Y (NAND2X1)                     0.18       2.53 r
  AHB_DUT/III/add_368/U282/Y (OR2X2)                      0.26       2.79 r
  AHB_DUT/III/add_368/U263/Y (INVX2)                      0.18       2.96 f
  AHB_DUT/III/add_368/U49/Y (NAND2X1)                     0.14       3.11 r
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.17       3.27 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       3.00 r
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m1_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m1_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m1_reg[0]/Q (DFFSR)                            0.77       0.77 f
  B1_DUT/o_m1[0] (buffer_window)                          0.00       0.77 f
  EDC_DUT/i_m1[0] (edge_detection_core)                   0.00       0.77 f
  EDC_DUT/E1/P0[0] (edge_detection_8)                     0.00       0.77 f
  EDC_DUT/E1/sub_199/B[0] (edge_detection_8_DW01_sub_13)
                                                          0.00       0.77 f
  EDC_DUT/E1/sub_199/U52/Y (INVX2)                        0.22       0.98 r
  EDC_DUT/E1/sub_199/U27/Y (NOR2X1)                       0.34       1.33 f
  EDC_DUT/E1/sub_199/U21/Y (OAI21X1)                      0.29       1.62 r
  EDC_DUT/E1/sub_199/U13/Y (AOI21X1)                      0.25       1.87 f
  EDC_DUT/E1/sub_199/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E1/sub_199/U5/YC (FAX1)                         0.38       2.49 r
  EDC_DUT/E1/sub_199/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E1/sub_199/U43/Y (NAND2X1)                      0.09       3.01 f
  EDC_DUT/E1/sub_199/U45/Y (NAND3X1)                      0.30       3.31 r
  EDC_DUT/E1/sub_199/U49/Y (NAND2X1)                      0.09       3.40 f
  EDC_DUT/E1/sub_199/U51/Y (NAND3X1)                      0.17       3.57 r
  EDC_DUT/E1/sub_199/U63/Y (INVX2)                        0.09       3.66 f
  EDC_DUT/E1/sub_199/DIFF[8] (edge_detection_8_DW01_sub_13)
                                                          0.00       3.66 f
  EDC_DUT/E1/U263/Y (MUX2X1)                              0.15       3.81 r
  EDC_DUT/E1/U264/Y (INVX2)                               0.07       3.87 f
  EDC_DUT/E1/A1_reg[8]/D (DFFSR)                          0.00       3.87 f
  data arrival time                                                  3.87

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.86 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.86 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.14 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.62 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.49 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/B2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E8/P1[3] (edge_detection_1)                     0.00       1.31 f
  EDC_DUT/E8/sub_202/A[3] (edge_detection_1_DW01_sub_9)
                                                          0.00       1.31 f
  EDC_DUT/E8/sub_202/U11/Y (NAND2X1)                      0.26       1.58 r
  EDC_DUT/E8/sub_202/U7/Y (OAI21X1)                       0.18       1.76 f
  EDC_DUT/E8/sub_202/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E8/sub_202/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E8/sub_202/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E8/sub_202/U2/YC (FAX1)                         0.35       3.47 f
  EDC_DUT/E8/sub_202/U52/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E8/sub_202/DIFF[8] (edge_detection_1_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E8/U362/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E8/U363/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E8/B2_reg[8]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/B2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/B1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E4/P5[3] (edge_detection_5)                     0.00       1.31 f
  EDC_DUT/E4/sub_201/A[3] (edge_detection_5_DW01_sub_9)
                                                          0.00       1.31 f
  EDC_DUT/E4/sub_201/U11/Y (NAND2X1)                      0.26       1.58 r
  EDC_DUT/E4/sub_201/U7/Y (OAI21X1)                       0.18       1.76 f
  EDC_DUT/E4/sub_201/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E4/sub_201/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E4/sub_201/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E4/sub_201/U2/YC (FAX1)                         0.35       3.47 f
  EDC_DUT/E4/sub_201/U55/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E4/sub_201/DIFF[8] (edge_detection_5_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E4/U215/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E4/U216/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E4/B1_reg[8]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/B1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m8_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m8_reg[3]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m8_reg[3]/Q (DFFSR)                            1.15       1.15 f
  B1_DUT/o_m8[3] (buffer_window)                          0.00       1.15 f
  EDC_DUT/i_m8[3] (edge_detection_core)                   0.00       1.15 f
  EDC_DUT/E5/P1[3] (edge_detection_4)                     0.00       1.15 f
  EDC_DUT/E5/sub_202/A[3] (edge_detection_4_DW01_sub_8)
                                                          0.00       1.15 f
  EDC_DUT/E5/sub_202/U11/Y (NAND2X1)                      0.42       1.57 r
  EDC_DUT/E5/sub_202/U7/Y (OAI21X1)                       0.19       1.77 f
  EDC_DUT/E5/sub_202/U5/YC (FAX1)                         0.45       2.22 f
  EDC_DUT/E5/sub_202/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E5/sub_202/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E5/sub_202/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E5/sub_202/DIFF[7] (edge_detection_4_DW01_sub_8)
                                                          0.00       3.57 r
  EDC_DUT/E5/U370/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E5/U209/Y (INVX1)                               0.08       3.75 r
  EDC_DUT/E5/B2_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.49 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m12_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[1]/Q (DFFSR)                           0.45       0.45 f
  B1_DUT/U634/Y (BUFX2)                                   0.42       0.87 f
  B1_DUT/o_m12[1] (buffer_window)                         0.00       0.87 f
  EDC_DUT/i_m12[1] (edge_detection_core)                  0.00       0.87 f
  EDC_DUT/E5/P3[1] (edge_detection_4)                     0.00       0.87 f
  EDC_DUT/E5/sub_201/B[1] (edge_detection_4_DW01_sub_9)
                                                          0.00       0.87 f
  EDC_DUT/E5/sub_201/U44/Y (INVX2)                        0.15       1.02 r
  EDC_DUT/E5/sub_201/U24/Y (NOR2X1)                       0.23       1.25 f
  EDC_DUT/E5/sub_201/U21/Y (OAI21X1)                      0.25       1.50 r
  EDC_DUT/E5/sub_201/U13/Y (AOI21X1)                      0.25       1.75 f
  EDC_DUT/E5/sub_201/U7/Y (OAI21X1)                       0.24       1.99 r
  EDC_DUT/E5/sub_201/U5/YC (FAX1)                         0.39       2.37 r
  EDC_DUT/E5/sub_201/U4/YC (FAX1)                         0.38       2.75 r
  EDC_DUT/E5/sub_201/U3/YC (FAX1)                         0.38       3.13 r
  EDC_DUT/E5/sub_201/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E5/sub_201/DIFF[7] (edge_detection_4_DW01_sub_9)
                                                          0.00       3.57 r
  EDC_DUT/E5/U224/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E5/U205/Y (INVX1)                               0.08       3.75 r
  EDC_DUT/E5/B1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m14_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m14_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m14_reg[0]/Q (DFFSR)                           0.44       0.44 r
  B1_DUT/U547/Y (INVX2)                                   0.21       0.65 f
  B1_DUT/U723/Y (INVX8)                                   0.20       0.85 r
  B1_DUT/o_m14[0] (buffer_window)                         0.00       0.85 r
  EDC_DUT/i_m14[0] (edge_detection_core)                  0.00       0.85 r
  EDC_DUT/E8/P2[0] (edge_detection_1)                     0.00       0.85 r
  EDC_DUT/E8/sub_199/A[0] (edge_detection_1_DW01_sub_8)
                                                          0.00       0.85 r
  EDC_DUT/E8/sub_199/U27/Y (NOR2X1)                       0.34       1.19 f
  EDC_DUT/E8/sub_199/U21/Y (OAI21X1)                      0.29       1.48 r
  EDC_DUT/E8/sub_199/U13/Y (AOI21X1)                      0.25       1.73 f
  EDC_DUT/E8/sub_199/U7/Y (OAI21X1)                       0.24       1.97 r
  EDC_DUT/E8/sub_199/U5/YC (FAX1)                         0.39       2.36 r
  EDC_DUT/E8/sub_199/U4/YC (FAX1)                         0.38       2.74 r
  EDC_DUT/E8/sub_199/U3/YC (FAX1)                         0.38       3.12 r
  EDC_DUT/E8/sub_199/U2/YS (FAX1)                         0.44       3.56 r
  EDC_DUT/E8/sub_199/DIFF[7] (edge_detection_1_DW01_sub_8)
                                                          0.00       3.56 r
  EDC_DUT/E8/U263/Y (MUX2X1)                              0.10       3.65 f
  EDC_DUT/E8/U203/Y (INVX1)                               0.10       3.75 r
  EDC_DUT/E8/A1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/III/o_waddr_reg[19]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_waddr_reg[19]/Q (DFFSR)                   1.20       1.20 f
  AHB_DUT/III/r362/A[19] (address_counter_DW01_inc_3)     0.00       1.20 f
  AHB_DUT/III/r362/U52/Y (NAND2X1)                        0.40       1.60 r
  AHB_DUT/III/r362/U51/Y (NOR2X1)                         0.24       1.84 f
  AHB_DUT/III/r362/U29/Y (NAND2X1)                        0.21       2.05 r
  AHB_DUT/III/r362/U25/Y (NOR2X1)                         0.19       2.24 f
  AHB_DUT/III/r362/U163/Y (AND2X1)                        0.23       2.46 f
  AHB_DUT/III/r362/U166/Y (NAND2X1)                       0.12       2.58 r
  AHB_DUT/III/r362/U165/Y (NOR2X1)                        0.24       2.82 f
  AHB_DUT/III/r362/U7/YC (HAX1)                           0.26       3.08 f
  AHB_DUT/III/r362/U168/Y (AND2X2)                        0.24       3.32 f
  AHB_DUT/III/r362/U1/Y (XOR2X1)                          0.18       3.49 r
  AHB_DUT/III/r362/SUM[31] (address_counter_DW01_inc_3)
                                                          0.00       3.49 r
  AHB_DUT/III/U742/Y (AOI22X1)                            0.09       3.59 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.30 r
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.49 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.42 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.78 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.28 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.49 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.49 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U121/Y (NAND2X1)                    0.22       3.11 r
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.17       3.27 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.98 f
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.27       3.26 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m18_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m18_reg[2]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m18_reg[2]/Q (DFFSR)                           0.94       0.94 f
  B1_DUT/o_m18[2] (buffer_window)                         0.00       0.94 f
  EDC_DUT/i_m18[2] (edge_detection_core)                  0.00       0.94 f
  EDC_DUT/E7/P5[2] (edge_detection_2)                     0.00       0.94 f
  EDC_DUT/E7/sub_201/A[2] (edge_detection_2_DW01_sub_11)
                                                          0.00       0.94 f
  EDC_DUT/E7/sub_201/U19/Y (NAND2X1)                      0.33       1.27 r
  EDC_DUT/E7/sub_201/U50/Y (INVX2)                        0.08       1.35 f
  EDC_DUT/E7/sub_201/U13/Y (AOI21X1)                      0.18       1.53 r
  EDC_DUT/E7/sub_201/U7/Y (OAI21X1)                       0.20       1.73 f
  EDC_DUT/E7/sub_201/U5/YC (FAX1)                         0.45       2.18 f
  EDC_DUT/E7/sub_201/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E7/sub_201/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E7/sub_201/U2/YS (FAX1)                         0.45       3.56 r
  EDC_DUT/E7/sub_201/DIFF[7] (edge_detection_2_DW01_sub_11)
                                                          0.00       3.56 r
  EDC_DUT/E7/U219/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E7/U220/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E7/B1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m12_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[2]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[2]/Q (DFFSR)                           0.94       0.94 f
  B1_DUT/o_m12[2] (buffer_window)                         0.00       0.94 f
  EDC_DUT/i_m12[2] (edge_detection_core)                  0.00       0.94 f
  EDC_DUT/E7/P1[2] (edge_detection_2)                     0.00       0.94 f
  EDC_DUT/E7/sub_202/A[2] (edge_detection_2_DW01_sub_10)
                                                          0.00       0.94 f
  EDC_DUT/E7/sub_202/U19/Y (NAND2X1)                      0.33       1.27 r
  EDC_DUT/E7/sub_202/U50/Y (INVX2)                        0.08       1.35 f
  EDC_DUT/E7/sub_202/U13/Y (AOI21X1)                      0.18       1.53 r
  EDC_DUT/E7/sub_202/U7/Y (OAI21X1)                       0.20       1.73 f
  EDC_DUT/E7/sub_202/U5/YC (FAX1)                         0.45       2.18 f
  EDC_DUT/E7/sub_202/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E7/sub_202/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E7/sub_202/U2/YS (FAX1)                         0.45       3.56 r
  EDC_DUT/E7/sub_202/DIFF[7] (edge_detection_2_DW01_sub_10)
                                                          0.00       3.56 r
  EDC_DUT/E7/U366/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E7/U367/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E7/B2_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/III/o_raddr_reg[7]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[7]/CLK (DFFSR)                  0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[7]/Q (DFFSR)                    1.15       1.15 f
  AHB_DUT/III/add_234/A[7] (address_counter_DW01_inc_2)
                                                          0.00       1.15 f
  AHB_DUT/III/add_234/U115/Y (NAND2X1)                    0.38       1.53 r
  AHB_DUT/III/add_234/U114/Y (NOR2X1)                     0.20       1.73 f
  AHB_DUT/III/add_234/U113/Y (NAND2X1)                    0.16       1.89 r
  AHB_DUT/III/add_234/U67/Y (NOR2X1)                      0.20       2.09 f
  AHB_DUT/III/add_234/U182/Y (INVX1)                      0.25       2.34 r
  AHB_DUT/III/add_234/U45/Y (NOR2X1)                      0.23       2.57 f
  AHB_DUT/III/add_234/U196/Y (INVX2)                      0.15       2.73 r
  AHB_DUT/III/add_234/U35/Y (NOR2X1)                      0.25       2.97 f
  AHB_DUT/III/add_234/U31/Y (NAND2X1)                     0.21       3.19 r
  AHB_DUT/III/add_234/U168/Y (XNOR2X1)                    0.20       3.39 r
  AHB_DUT/III/add_234/SUM[23] (address_counter_DW01_inc_2)
                                                          0.00       3.39 r
  AHB_DUT/III/U930/Y (AOI22X1)                            0.10       3.49 f
  AHB_DUT/III/U933/Y (NAND3X1)                            0.24       3.73 r
  AHB_DUT/III/o_raddr_reg[23]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U13/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U6/Y (XNOR2X1)                      0.18       3.48 r
  AHB_DUT/III/add_368/SUM[30] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U729/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U730/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U166/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U155/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[12] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U633/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U634/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[12]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U136/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U125/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_368/SUM[16] (address_counter_DW01_add_7)
                                                          0.00       3.48 r
  AHB_DUT/III/U601/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U602/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[16]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.94 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.19       2.42 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.78 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       2.99 r
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       2.99 r
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.28 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.28 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m18_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/D1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m18_reg[2]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m18_reg[2]/Q (DFFSR)                           0.94       0.94 f
  B1_DUT/o_m18[2] (buffer_window)                         0.00       0.94 f
  EDC_DUT/i_m18[2] (edge_detection_core)                  0.00       0.94 f
  EDC_DUT/E4/P8[2] (edge_detection_5)                     0.00       0.94 f
  EDC_DUT/E4/sub_203/A[2] (edge_detection_5_DW01_sub_11)
                                                          0.00       0.94 f
  EDC_DUT/E4/sub_203/U19/Y (NAND2X1)                      0.33       1.27 r
  EDC_DUT/E4/sub_203/U50/Y (INVX2)                        0.08       1.35 f
  EDC_DUT/E4/sub_203/U13/Y (AOI21X1)                      0.18       1.53 r
  EDC_DUT/E4/sub_203/U7/Y (OAI21X1)                       0.20       1.73 f
  EDC_DUT/E4/sub_203/U5/YC (FAX1)                         0.45       2.18 f
  EDC_DUT/E4/sub_203/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E4/sub_203/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E4/sub_203/U2/YS (FAX1)                         0.45       3.56 r
  EDC_DUT/E4/sub_203/DIFF[7] (edge_detection_5_DW01_sub_11)
                                                          0.00       3.56 r
  EDC_DUT/E4/U281/Y (MUX2X1)                              0.10       3.65 f
  EDC_DUT/E4/U167/Y (INVX1)                               0.10       3.75 r
  EDC_DUT/E4/D1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/D1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U157/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U181/Y (NAND2X1)                    0.22       3.11 r
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.17       3.28 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.01 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.18 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.29 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.54 f
  AHB_DUT/III/U428/Y (NAND2X1)                            0.20       1.75 r
  AHB_DUT/III/U314/Y (OR2X2)                              0.27       2.02 r
  AHB_DUT/III/U298/Y (XNOR2X1)                            0.30       2.32 f
  AHB_DUT/III/U301/Y (XOR2X1)                             0.19       2.51 r
  AHB_DUT/III/U300/Y (NOR2X1)                             0.17       2.69 f
  AHB_DUT/III/U434/Y (NAND3X1)                            0.14       2.82 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.31       3.14 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.25 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.46 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.57 f
  AHB_DUT/III/U474/Y (NAND3X1)                            0.15       3.72 r
  AHB_DUT/III/curr_write_state_reg[0]/D (DFFSR)           0.00       3.72 r
  data arrival time                                                  3.72

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[0]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.24       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.98 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.27       3.26 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U111/Y (NAND2X1)                    0.22       3.11 r
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.17       3.27 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U93/Y (NAND2X1)                     0.22       3.11 r
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.17       3.27 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.30 f
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U166/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U155/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[12] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U633/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U634/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[12]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U136/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U125/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[16] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U601/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U602/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[16]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E7/P2[3] (edge_detection_2)                     0.00       1.31 f
  EDC_DUT/E7/sub_199/A[3] (edge_detection_2_DW01_sub_9)
                                                          0.00       1.31 f
  EDC_DUT/E7/sub_199/U11/Y (NAND2X1)                      0.26       1.58 r
  EDC_DUT/E7/sub_199/U7/Y (OAI21X1)                       0.18       1.76 f
  EDC_DUT/E7/sub_199/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E7/sub_199/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E7/sub_199/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E7/sub_199/U2/YC (FAX1)                         0.35       3.46 f
  EDC_DUT/E7/sub_199/U55/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E7/sub_199/DIFF[8] (edge_detection_2_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E7/U259/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E7/U260/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E7/A1_reg[8]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/D2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E7/P2[3] (edge_detection_2)                     0.00       1.31 f
  EDC_DUT/E7/sub_204/A[3] (edge_detection_2_DW01_sub_8)
                                                          0.00       1.31 f
  EDC_DUT/E7/sub_204/U11/Y (NAND2X1)                      0.26       1.58 r
  EDC_DUT/E7/sub_204/U7/Y (OAI21X1)                       0.18       1.76 f
  EDC_DUT/E7/sub_204/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E7/sub_204/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E7/sub_204/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E7/sub_204/U2/YC (FAX1)                         0.35       3.46 f
  EDC_DUT/E7/sub_204/U55/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E7/sub_204/DIFF[8] (edge_detection_2_DW01_sub_8)
                                                          0.00       3.56 r
  EDC_DUT/E7/U424/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E7/U425/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E7/D2_reg[8]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/D2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m1_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m1_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m1_reg[0]/Q (DFFSR)                            0.77       0.77 f
  B1_DUT/o_m1[0] (buffer_window)                          0.00       0.77 f
  EDC_DUT/i_m1[0] (edge_detection_core)                   0.00       0.77 f
  EDC_DUT/E1/P0[0] (edge_detection_8)                     0.00       0.77 f
  EDC_DUT/E1/sub_199/B[0] (edge_detection_8_DW01_sub_13)
                                                          0.00       0.77 f
  EDC_DUT/E1/sub_199/U52/Y (INVX2)                        0.22       0.98 r
  EDC_DUT/E1/sub_199/U27/Y (NOR2X1)                       0.34       1.33 f
  EDC_DUT/E1/sub_199/U21/Y (OAI21X1)                      0.29       1.62 r
  EDC_DUT/E1/sub_199/U13/Y (AOI21X1)                      0.25       1.87 f
  EDC_DUT/E1/sub_199/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E1/sub_199/U5/YC (FAX1)                         0.38       2.49 r
  EDC_DUT/E1/sub_199/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E1/sub_199/U44/Y (NAND2X1)                      0.09       3.01 f
  EDC_DUT/E1/sub_199/U45/Y (NAND3X1)                      0.30       3.31 r
  EDC_DUT/E1/sub_199/U49/Y (NAND2X1)                      0.09       3.40 f
  EDC_DUT/E1/sub_199/U51/Y (NAND3X1)                      0.17       3.57 r
  EDC_DUT/E1/sub_199/U63/Y (INVX2)                        0.09       3.66 f
  EDC_DUT/E1/sub_199/DIFF[8] (edge_detection_8_DW01_sub_13)
                                                          0.00       3.66 f
  EDC_DUT/E1/U263/Y (MUX2X1)                              0.15       3.80 r
  EDC_DUT/E1/U264/Y (INVX2)                               0.07       3.87 f
  EDC_DUT/E1/A1_reg[8]/D (DFFSR)                          0.00       3.87 f
  data arrival time                                                  3.87

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.30 r
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U173/Y (NAND2X1)                    0.22       3.11 r
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.17       3.27 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E1/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E1/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E1/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E1/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E1/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E1/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E1/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E1/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E1/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E1/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E1/U196/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E1/add_231/B[1] (edge_detection_8_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E1/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E1/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E1/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E1/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E1/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E1/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E1/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E1/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E1/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E1/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E1/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E1/add_231/SUM[10] (edge_detection_8_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E1/U207/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E1/U206/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E1/U165/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E1/U560/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E1/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.30 f
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.58 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U167/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U166/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U155/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[12] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U633/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U634/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[12]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.90 f
  AHB_DUT/III/add_368/U137/Y (NAND2X1)                    0.22       3.13 r
  AHB_DUT/III/add_368/U136/Y (MUX2X1)                     0.17       3.29 f
  AHB_DUT/III/add_368/U125/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[16] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U601/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U602/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[16]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       2.99 r
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       2.99 r
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.58 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U143/Y (NAND2X1)                    0.22       3.11 r
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.17       3.27 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U127/Y (NAND2X1)                    0.22       3.11 r
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.17       3.27 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U75/Y (NAND2X1)                     0.22       3.11 r
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.17       3.27 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/B2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.53       0.53 f
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.53 f
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.53 f
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.71 r
  EDC_DUT/U9/Y (INVX8)                                    0.25       0.95 f
  EDC_DUT/E8/P1[0] (edge_detection_1)                     0.00       0.95 f
  EDC_DUT/E8/sub_202/A[0] (edge_detection_1_DW01_sub_9)
                                                          0.00       0.95 f
  EDC_DUT/E8/sub_202/U27/Y (NOR2X1)                       0.25       1.20 r
  EDC_DUT/E8/sub_202/U21/Y (OAI21X1)                      0.19       1.39 f
  EDC_DUT/E8/sub_202/U13/Y (AOI21X1)                      0.17       1.56 r
  EDC_DUT/E8/sub_202/U7/Y (OAI21X1)                       0.20       1.76 f
  EDC_DUT/E8/sub_202/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E8/sub_202/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E8/sub_202/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E8/sub_202/U2/YC (FAX1)                         0.35       3.46 f
  EDC_DUT/E8/sub_202/U52/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E8/sub_202/DIFF[8] (edge_detection_1_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E8/U362/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E8/U363/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E8/B2_reg[8]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/B2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.88 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.16 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.42 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.78 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.99 r
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.01 f
  AHB_DUT/III/add_368/U13/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_368/SUM[30] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U729/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U730/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[30]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U193/Y (NOR2X1)                     0.23       2.43 r
  AHB_DUT/III/add_238/U262/Y (OR2X2)                      0.37       2.80 r
  AHB_DUT/III/add_238/U263/Y (INVX2)                      0.18       2.98 f
  AHB_DUT/III/add_238/U32/Y (NAND2X1)                     0.14       3.12 r
  AHB_DUT/III/add_238/U31/Y (MUX2X1)                      0.16       3.29 f
  AHB_DUT/III/add_238/U20/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_238/SUM[28] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U874/Y (AOI22X1)                            0.10       3.57 f
  AHB_DUT/III/U875/Y (NAND3X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[28]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E2/U546/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[0]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E2/U548/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[1]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E2/U550/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[2]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E2/U552/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[3]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E2/U554/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[4]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E2/U556/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[5]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E2/U558/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[6]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E2/Gy_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E2/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E2/Gy_reg[1]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E2/Gy_reg[1]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E2/U195/Y (BUFX2)                               0.27       0.68 r
  EDC_DUT/E2/add_231/B[1] (edge_detection_7_DW01_add_7)
                                                          0.00       0.68 r
  EDC_DUT/E2/add_231/U85/Y (OR2X2)                        0.25       0.93 r
  EDC_DUT/E2/add_231/U61/Y (AOI21X1)                      0.21       1.14 f
  EDC_DUT/E2/add_231/U55/Y (OAI21X1)                      0.25       1.39 r
  EDC_DUT/E2/add_231/U47/Y (AOI21X1)                      0.25       1.63 f
  EDC_DUT/E2/add_231/U41/Y (OAI21X1)                      0.25       1.88 r
  EDC_DUT/E2/add_231/U33/Y (AOI21X1)                      0.30       2.18 f
  EDC_DUT/E2/add_231/U27/Y (OAI21X1)                      0.18       2.36 r
  EDC_DUT/E2/add_231/U19/Y (AOI21X1)                      0.17       2.53 f
  EDC_DUT/E2/add_231/U13/Y (OAI21X1)                      0.23       2.76 r
  EDC_DUT/E2/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E2/add_231/U87/Y (XNOR2X1)                      0.18       3.14 r
  EDC_DUT/E2/add_231/SUM[10] (edge_detection_7_DW01_add_7)
                                                          0.00       3.14 r
  EDC_DUT/E2/U206/Y (NOR2X1)                              0.15       3.29 f
  EDC_DUT/E2/U205/Y (AOI21X1)                             0.19       3.48 r
  EDC_DUT/E2/U164/Y (INVX4)                               0.15       3.62 f
  EDC_DUT/E2/U560/Y (NAND2X1)                             0.12       3.75 r
  EDC_DUT/E2/temp_sum_reg[7]/D (DFFSR)                    0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E2/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m15_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m15_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m15_reg[0]/Q (DFFSR)                           0.51       0.51 f
  B1_DUT/o_m15[0] (buffer_window)                         0.00       0.51 f
  EDC_DUT/i_m15[0] (edge_detection_core)                  0.00       0.51 f
  EDC_DUT/U8/Y (BUFX4)                                    0.38       0.89 f
  EDC_DUT/E6/P5[0] (edge_detection_3)                     0.00       0.89 f
  EDC_DUT/E6/sub_201/A[0] (edge_detection_3_DW01_sub_8)
                                                          0.00       0.89 f
  EDC_DUT/E6/sub_201/U39/Y (INVX2)                        0.10       0.99 r
  EDC_DUT/E6/sub_201/U41/Y (AND2X2)                       0.21       1.20 r
  EDC_DUT/E6/sub_201/U21/Y (OAI21X1)                      0.13       1.33 f
  EDC_DUT/E6/sub_201/U13/Y (AOI21X1)                      0.22       1.55 r
  EDC_DUT/E6/sub_201/U7/Y (OAI21X1)                       0.20       1.75 f
  EDC_DUT/E6/sub_201/U5/YC (FAX1)                         0.45       2.20 f
  EDC_DUT/E6/sub_201/U4/YC (FAX1)                         0.46       2.66 f
  EDC_DUT/E6/sub_201/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E6/sub_201/U2/YS (FAX1)                         0.44       3.55 r
  EDC_DUT/E6/sub_201/DIFF[7] (edge_detection_3_DW01_sub_8)
                                                          0.00       3.55 r
  EDC_DUT/E6/U224/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E6/U225/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E6/B1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U85/Y (NAND2X1)                     0.22       3.11 r
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.17       3.27 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U103/Y (NAND2X1)                    0.22       3.11 r
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.17       3.27 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m12_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m12_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m12_reg[1]/Q (DFFSR)                           0.45       0.45 f
  B1_DUT/U634/Y (BUFX2)                                   0.42       0.87 f
  B1_DUT/o_m12[1] (buffer_window)                         0.00       0.87 f
  EDC_DUT/i_m12[1] (edge_detection_core)                  0.00       0.87 f
  EDC_DUT/E7/P1[1] (edge_detection_2)                     0.00       0.87 f
  EDC_DUT/E7/sub_202/A[1] (edge_detection_2_DW01_sub_10)
                                                          0.00       0.87 f
  EDC_DUT/E7/sub_202/U24/Y (NOR2X1)                       0.22       1.09 r
  EDC_DUT/E7/sub_202/U21/Y (OAI21X1)                      0.21       1.30 f
  EDC_DUT/E7/sub_202/U13/Y (AOI21X1)                      0.23       1.53 r
  EDC_DUT/E7/sub_202/U7/Y (OAI21X1)                       0.20       1.73 f
  EDC_DUT/E7/sub_202/U5/YC (FAX1)                         0.45       2.18 f
  EDC_DUT/E7/sub_202/U4/YC (FAX1)                         0.46       2.64 f
  EDC_DUT/E7/sub_202/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E7/sub_202/U2/YS (FAX1)                         0.45       3.55 r
  EDC_DUT/E7/sub_202/DIFF[7] (edge_detection_2_DW01_sub_10)
                                                          0.00       3.55 r
  EDC_DUT/E7/U366/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E7/U367/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E7/B2_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.30 r
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m5_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m5_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m5_reg[0]/Q (DFFSR)                            0.91       0.91 f
  B1_DUT/o_m5[0] (buffer_window)                          0.00       0.91 f
  EDC_DUT/i_m5[0] (edge_detection_core)                   0.00       0.91 f
  EDC_DUT/E3/P2[0] (edge_detection_6)                     0.00       0.91 f
  EDC_DUT/E3/sub_199/A[0] (edge_detection_6_DW01_sub_13)
                                                          0.00       0.91 f
  EDC_DUT/E3/sub_199/U45/Y (INVX2)                        0.15       1.06 r
  EDC_DUT/E3/sub_199/U46/Y (AND2X2)                       0.22       1.28 r
  EDC_DUT/E3/sub_199/U21/Y (OAI21X1)                      0.13       1.41 f
  EDC_DUT/E3/sub_199/U13/Y (AOI21X1)                      0.16       1.57 r
  EDC_DUT/E3/sub_199/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E3/sub_199/U5/YC (FAX1)                         0.44       2.21 f
  EDC_DUT/E3/sub_199/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E3/sub_199/U3/YC (FAX1)                         0.46       3.12 f
  EDC_DUT/E3/sub_199/U2/YC (FAX1)                         0.34       3.47 f
  EDC_DUT/E3/sub_199/U57/Y (INVX2)                        0.09       3.56 r
  EDC_DUT/E3/sub_199/DIFF[8] (edge_detection_6_DW01_sub_13)
                                                          0.00       3.56 r
  EDC_DUT/E3/U263/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E3/U264/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E3/A1_reg[8]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m18_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/B1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m18_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m18_reg[0]/Q (DFFSR)                           0.44       0.44 r
  B1_DUT/U705/Y (INVX2)                                   0.18       0.62 f
  B1_DUT/U214/Y (INVX8)                                   0.14       0.76 r
  B1_DUT/o_m18[0] (buffer_window)                         0.00       0.76 r
  EDC_DUT/i_m18[0] (edge_detection_core)                  0.00       0.76 r
  EDC_DUT/E9/P3[0] (edge_detection_0)                     0.00       0.76 r
  EDC_DUT/E9/sub_201/B[0] (edge_detection_0_DW01_sub_9)
                                                          0.00       0.76 r
  EDC_DUT/E9/sub_201/U42/Y (INVX2)                        0.13       0.89 f
  EDC_DUT/E9/sub_201/U27/Y (NOR2X1)                       0.22       1.10 r
  EDC_DUT/E9/sub_201/U21/Y (OAI21X1)                      0.19       1.30 f
  EDC_DUT/E9/sub_201/U13/Y (AOI21X1)                      0.25       1.54 r
  EDC_DUT/E9/sub_201/U7/Y (OAI21X1)                       0.20       1.74 f
  EDC_DUT/E9/sub_201/U5/YC (FAX1)                         0.45       2.19 f
  EDC_DUT/E9/sub_201/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E9/sub_201/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E9/sub_201/U2/YS (FAX1)                         0.44       3.55 r
  EDC_DUT/E9/sub_201/DIFF[7] (edge_detection_0_DW01_sub_9)
                                                          0.00       3.55 r
  EDC_DUT/E9/U224/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E9/U225/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E9/B1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/B1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/III/o_raddr_reg[11]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[11]/Q (DFFSR)                   1.16       1.16 f
  AHB_DUT/III/add_234/A[11] (address_counter_DW01_inc_2)
                                                          0.00       1.16 f
  AHB_DUT/III/add_234/U93/Y (NAND2X1)                     0.38       1.54 r
  AHB_DUT/III/add_234/U92/Y (NOR2X1)                      0.25       1.79 f
  AHB_DUT/III/add_234/U68/Y (NAND2X1)                     0.14       1.93 r
  AHB_DUT/III/add_234/U67/Y (NOR2X1)                      0.16       2.09 f
  AHB_DUT/III/add_234/U182/Y (INVX1)                      0.25       2.34 r
  AHB_DUT/III/add_234/U45/Y (NOR2X1)                      0.23       2.57 f
  AHB_DUT/III/add_234/U196/Y (INVX2)                      0.15       2.72 r
  AHB_DUT/III/add_234/U35/Y (NOR2X1)                      0.25       2.97 f
  AHB_DUT/III/add_234/U31/Y (NAND2X1)                     0.21       3.19 r
  AHB_DUT/III/add_234/U168/Y (XNOR2X1)                    0.20       3.39 r
  AHB_DUT/III/add_234/SUM[23] (address_counter_DW01_inc_2)
                                                          0.00       3.39 r
  AHB_DUT/III/U930/Y (AOI22X1)                            0.10       3.49 f
  AHB_DUT/III/U933/Y (NAND3X1)                            0.24       3.73 r
  AHB_DUT/III/o_raddr_reg[23]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U193/Y (NOR2X1)                     0.23       2.43 r
  AHB_DUT/III/add_238/U262/Y (OR2X2)                      0.37       2.80 r
  AHB_DUT/III/add_238/U263/Y (INVX2)                      0.18       2.98 f
  AHB_DUT/III/add_238/U38/Y (NAND2X1)                     0.14       3.12 r
  AHB_DUT/III/add_238/U37/Y (MUX2X1)                      0.16       3.29 f
  AHB_DUT/III/add_238/U30/Y (XNOR2X1)                     0.18       3.47 r
  AHB_DUT/III/add_238/SUM[27] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U886/Y (AOI22X1)                            0.10       3.57 f
  AHB_DUT/III/U887/Y (NAND3X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[27]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.98 f
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.27       3.25 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m18_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m18_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m18_reg[1]/Q (DFFSR)                           0.41       0.41 r
  B1_DUT/U224/Y (BUFX2)                                   0.36       0.77 r
  B1_DUT/o_m18[1] (buffer_window)                         0.00       0.77 r
  EDC_DUT/i_m18[1] (edge_detection_core)                  0.00       0.77 r
  EDC_DUT/E5/P7[1] (edge_detection_4)                     0.00       0.77 r
  EDC_DUT/E5/sub_202/B[1] (edge_detection_4_DW01_sub_8)
                                                          0.00       0.77 r
  EDC_DUT/E5/sub_202/U45/Y (INVX1)                        0.20       0.97 f
  EDC_DUT/E5/sub_202/U24/Y (NOR2X1)                       0.15       1.13 r
  EDC_DUT/E5/sub_202/U21/Y (OAI21X1)                      0.21       1.33 f
  EDC_DUT/E5/sub_202/U13/Y (AOI21X1)                      0.23       1.56 r
  EDC_DUT/E5/sub_202/U7/Y (OAI21X1)                       0.20       1.77 f
  EDC_DUT/E5/sub_202/U5/YC (FAX1)                         0.45       2.21 f
  EDC_DUT/E5/sub_202/U4/YC (FAX1)                         0.46       2.67 f
  EDC_DUT/E5/sub_202/U3/YC (FAX1)                         0.46       3.13 f
  EDC_DUT/E5/sub_202/U2/YS (FAX1)                         0.44       3.57 r
  EDC_DUT/E5/sub_202/DIFF[7] (edge_detection_4_DW01_sub_8)
                                                          0.00       3.57 r
  EDC_DUT/E5/U370/Y (MUX2X1)                              0.10       3.67 f
  EDC_DUT/E5/U209/Y (INVX1)                               0.08       3.75 r
  EDC_DUT/E5/B2_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U166/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U155/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[12] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U633/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U634/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[12]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.01 f
  AHB_DUT/III/add_368/U136/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U125/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[16] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U601/Y (AOI22X1)                            0.13       3.61 f
  AHB_DUT/III/U602/Y (NAND2X1)                            0.13       3.74 r
  AHB_DUT/III/o_waddr_reg[16]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E7/P2[3] (edge_detection_2)                     0.00       1.31 f
  EDC_DUT/E7/sub_199/A[3] (edge_detection_2_DW01_sub_9)
                                                          0.00       1.31 f
  EDC_DUT/E7/sub_199/U10/Y (NOR2X1)                       0.24       1.56 r
  EDC_DUT/E7/sub_199/U7/Y (OAI21X1)                       0.18       1.73 f
  EDC_DUT/E7/sub_199/U5/YC (FAX1)                         0.44       2.18 f
  EDC_DUT/E7/sub_199/U4/YC (FAX1)                         0.46       2.63 f
  EDC_DUT/E7/sub_199/U3/YC (FAX1)                         0.46       3.09 f
  EDC_DUT/E7/sub_199/U2/YS (FAX1)                         0.45       3.54 r
  EDC_DUT/E7/sub_199/DIFF[7] (edge_detection_2_DW01_sub_9)
                                                          0.00       3.54 r
  EDC_DUT/E7/U261/Y (MUX2X1)                              0.12       3.66 f
  EDC_DUT/E7/U262/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E7/A1_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m8_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m8_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m8_reg[0]/Q (DFFSR)                            0.49       0.49 f
  B1_DUT/U726/Y (INVX2)                                   0.19       0.69 r
  B1_DUT/U257/Y (INVX8)                                   0.19       0.87 f
  B1_DUT/o_m8[0] (buffer_window)                          0.00       0.87 f
  EDC_DUT/i_m8[0] (edge_detection_core)                   0.00       0.87 f
  EDC_DUT/E6/P0[0] (edge_detection_3)                     0.00       0.87 f
  EDC_DUT/E6/sub_199/B[0] (edge_detection_3_DW01_sub_11)
                                                          0.00       0.87 f
  EDC_DUT/E6/sub_199/U46/Y (INVX1)                        0.22       1.09 r
  EDC_DUT/E6/sub_199/U27/Y (NOR2X1)                       0.32       1.41 f
  EDC_DUT/E6/sub_199/U21/Y (OAI21X1)                      0.23       1.64 r
  EDC_DUT/E6/sub_199/U13/Y (AOI21X1)                      0.24       1.87 f
  EDC_DUT/E6/sub_199/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E6/sub_199/U5/YC (FAX1)                         0.38       2.50 r
  EDC_DUT/E6/sub_199/U4/YC (FAX1)                         0.42       2.91 r
  EDC_DUT/E6/sub_199/U50/Y (NAND2X1)                      0.14       3.06 f
  EDC_DUT/E6/sub_199/U52/Y (NAND3X1)                      0.25       3.31 r
  EDC_DUT/E6/sub_199/U57/Y (NAND2X1)                      0.09       3.40 f
  EDC_DUT/E6/sub_199/U58/Y (NAND3X1)                      0.18       3.57 r
  EDC_DUT/E6/sub_199/U65/Y (INVX2)                        0.09       3.66 f
  EDC_DUT/E6/sub_199/DIFF[8] (edge_detection_3_DW01_sub_11)
                                                          0.00       3.66 f
  EDC_DUT/E6/U264/Y (MUX2X1)                              0.15       3.80 r
  EDC_DUT/E6/U265/Y (INVX2)                               0.07       3.87 f
  EDC_DUT/E6/A1_reg[8]/D (DFFSR)                          0.00       3.87 f
  data arrival time                                                  3.87

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/A2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.47       0.47 r
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.47 r
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.47 r
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.65 f
  EDC_DUT/U9/Y (INVX8)                                    0.24       0.89 r
  EDC_DUT/E3/P6[0] (edge_detection_6)                     0.00       0.89 r
  EDC_DUT/E3/sub_200/B[0] (edge_detection_6_DW01_sub_9)
                                                          0.00       0.89 r
  EDC_DUT/E3/sub_200/U55/Y (INVX2)                        0.15       1.04 f
  EDC_DUT/E3/sub_200/U39/Y (OR2X2)                        0.23       1.27 f
  EDC_DUT/E3/sub_200/U41/Y (INVX4)                        0.11       1.38 r
  EDC_DUT/E3/sub_200/U40/Y (OAI21X1)                      0.10       1.48 f
  EDC_DUT/E3/sub_200/U13/Y (AOI21X1)                      0.22       1.70 r
  EDC_DUT/E3/sub_200/U7/Y (OAI21X1)                       0.20       1.90 f
  EDC_DUT/E3/sub_200/U5/YC (FAX1)                         0.45       2.35 f
  EDC_DUT/E3/sub_200/U4/YC (FAX1)                         0.52       2.87 f
  EDC_DUT/E3/sub_200/U46/Y (NAND2X1)                      0.18       3.05 r
  EDC_DUT/E3/sub_200/U47/Y (NAND3X1)                      0.19       3.24 f
  EDC_DUT/E3/sub_200/U52/Y (NAND2X1)                      0.15       3.39 r
  EDC_DUT/E3/sub_200/U53/Y (NAND3X1)                      0.08       3.47 f
  EDC_DUT/E3/sub_200/U66/Y (INVX2)                        0.08       3.56 r
  EDC_DUT/E3/sub_200/DIFF[8] (edge_detection_6_DW01_sub_9)
                                                          0.00       3.56 r
  EDC_DUT/E3/U409/Y (MUX2X1)                              0.12       3.68 f
  EDC_DUT/E3/U410/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E3/A2_reg[8]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/A2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/III/wct3_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/wct3_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AHB_DUT/III/wct3_reg[0]/CLK (DFFSR)      0.00 #     0.00 r
  AHB_DUT/III/wct3_reg[0]/Q (DFFSR)        0.75       0.75 f
  AHB_DUT/III/U150/Y (OR2X2)               0.28       1.03 f
  AHB_DUT/III/U52/Y (AND2X2)               0.29       1.32 f
  AHB_DUT/III/U370/Y (NAND3X1)             0.20       1.52 r
  AHB_DUT/III/U371/Y (INVX2)               0.15       1.67 f
  AHB_DUT/III/U380/Y (NAND3X1)             0.20       1.88 r
  AHB_DUT/III/U381/Y (INVX2)               0.15       2.03 f
  AHB_DUT/III/U390/Y (NAND3X1)             0.15       2.18 r
  AHB_DUT/III/U391/Y (INVX2)               0.18       2.37 f
  AHB_DUT/III/U400/Y (NAND3X1)             0.21       2.58 r
  AHB_DUT/III/U401/Y (INVX2)               0.15       2.73 f
  AHB_DUT/III/U410/Y (NAND3X1)             0.15       2.88 r
  AHB_DUT/III/U411/Y (INVX2)               0.14       3.02 f
  AHB_DUT/III/U413/Y (OAI21X1)             0.14       3.17 r
  AHB_DUT/III/U414/Y (INVX2)               0.11       3.28 f
  AHB_DUT/III/U417/Y (OAI21X1)             0.15       3.43 r
  AHB_DUT/III/U422/Y (AOI21X1)             0.18       3.61 f
  AHB_DUT/III/U423/Y (MUX2X1)              0.13       3.74 r
  AHB_DUT/III/wct3_reg[15]/D (DFFSR)       0.00       3.74 r
  data arrival time                                   3.74

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  AHB_DUT/III/wct3_reg[15]/CLK (DFFSR)     0.00       4.00 r
  library setup time                      -0.22       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                  -3.74
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U151/Y (NAND2X1)                    0.22       3.11 r
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.17       3.27 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.46 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.98 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.27       3.25 f
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 f
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U193/Y (NOR2X1)                     0.23       2.43 r
  AHB_DUT/III/add_238/U262/Y (OR2X2)                      0.37       2.80 r
  AHB_DUT/III/add_238/U263/Y (INVX2)                      0.18       2.98 f
  AHB_DUT/III/add_238/U14/Y (NAND2X1)                     0.14       3.12 r
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.16       3.29 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 f
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.66 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.78 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m15_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/D2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m15_reg[2]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m15_reg[2]/Q (DFFSR)                           0.93       0.93 f
  B1_DUT/o_m15[2] (buffer_window)                         0.00       0.93 f
  EDC_DUT/i_m15[2] (edge_detection_core)                  0.00       0.93 f
  EDC_DUT/E9/P2[2] (edge_detection_0)                     0.00       0.93 f
  EDC_DUT/E9/sub_204/A[2] (edge_detection_0_DW01_sub_13)
                                                          0.00       0.93 f
  EDC_DUT/E9/sub_204/U19/Y (NAND2X1)                      0.33       1.26 r
  EDC_DUT/E9/sub_204/U50/Y (INVX2)                        0.08       1.35 f
  EDC_DUT/E9/sub_204/U13/Y (AOI21X1)                      0.18       1.53 r
  EDC_DUT/E9/sub_204/U7/Y (OAI21X1)                       0.20       1.73 f
  EDC_DUT/E9/sub_204/U5/YC (FAX1)                         0.45       2.18 f
  EDC_DUT/E9/sub_204/U4/YC (FAX1)                         0.46       2.64 f
  EDC_DUT/E9/sub_204/U3/YC (FAX1)                         0.46       3.10 f
  EDC_DUT/E9/sub_204/U2/YS (FAX1)                         0.44       3.54 r
  EDC_DUT/E9/sub_204/DIFF[7] (edge_detection_0_DW01_sub_13)
                                                          0.00       3.54 r
  EDC_DUT/E9/U429/Y (MUX2X1)                              0.12       3.66 f
  EDC_DUT/E9/U430/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E9/D2_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/D2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.30 f
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/III/o_raddr_reg[23]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/III/o_raddr_reg[23]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/III/o_raddr_reg[23]/Q (DFFSR)                   1.12       1.12 f
  AHB_DUT/III/add_234/A[23] (address_counter_DW01_inc_2)
                                                          0.00       1.12 f
  AHB_DUT/III/add_234/U27/Y (NAND2X1)                     0.37       1.49 r
  AHB_DUT/III/add_234/U26/Y (NOR2X1)                      0.20       1.68 f
  AHB_DUT/III/add_234/U25/Y (NAND2X1)                     0.19       1.88 r
  AHB_DUT/III/add_234/U15/Y (NOR2X1)                      0.17       2.05 f
  AHB_DUT/III/add_234/U183/Y (NAND2X1)                    0.16       2.21 r
  AHB_DUT/III/add_234/U162/Y (NOR2X1)                     0.20       2.40 f
  AHB_DUT/III/add_234/U4/YC (HAX1)                        0.28       2.68 f
  AHB_DUT/III/add_234/U3/YC (HAX1)                        0.27       2.96 f
  AHB_DUT/III/add_234/U2/YC (HAX1)                        0.31       3.27 f
  AHB_DUT/III/add_234/U1/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_234/SUM[31] (address_counter_DW01_inc_2)
                                                          0.00       3.45 r
  AHB_DUT/III/U1244/Y (AOI22X1)                           0.10       3.55 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.17       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.19 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.43 r
  AHB_DUT/III/add_368/U284/Y (INVX2)                      0.45       2.88 f
  AHB_DUT/III/add_368/U67/Y (NAND2X1)                     0.22       3.11 r
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.17       3.27 f
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.45 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.30 r
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.30 f
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.96 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.02 f
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/curr_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[2]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[2]/Q (DFFSR)             0.70       0.70 f
  B1_DUT/U252/Y (INVX2)                    0.15       0.85 r
  B1_DUT/U263/Y (AND2X2)                   0.27       1.12 r
  B1_DUT/U244/Y (AND2X2)                   0.21       1.33 r
  B1_DUT/U349/Y (NAND2X1)                  0.12       1.46 f
  B1_DUT/U347/Y (NAND3X1)                  0.17       1.63 r
  B1_DUT/U343/Y (NOR2X1)                   0.18       1.81 f
  B1_DUT/U342/Y (NAND3X1)                  0.19       2.00 r
  B1_DUT/U341/Y (NOR2X1)                   0.16       2.16 f
  B1_DUT/U340/Y (NAND3X1)                  0.15       2.30 r
  B1_DUT/U339/Y (NOR2X1)                   0.19       2.49 f
  B1_DUT/U333/Y (NAND3X1)                  0.20       2.69 r
  B1_DUT/U332/Y (NOR2X1)                   0.15       2.84 f
  B1_DUT/U331/Y (NAND3X1)                  0.13       2.97 r
  B1_DUT/U616/Y (BUFX4)                    0.27       3.24 r
  B1_DUT/U286/Y (NAND3X1)                  0.08       3.33 f
  B1_DUT/U284/Y (OAI21X1)                  0.17       3.50 r
  B1_DUT/U922/Y (INVX2)                    0.11       3.60 f
  B1_DUT/U281/Y (NAND3X1)                  0.13       3.73 r
  B1_DUT/U280/Y (NOR2X1)                   0.12       3.85 f
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.85 f
  data arrival time                                   3.85

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.85
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.86 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.86 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.14 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.62 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.97 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.25 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U274/Y (OR2X2)                      0.31       2.00 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.12       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U274/Y (OR2X2)                      0.31       2.00 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.12       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m7_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E4/B2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m7_reg[1]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m7_reg[1]/Q (DFFSR)                            0.82       0.82 f
  B1_DUT/o_m7[1] (buffer_window)                          0.00       0.82 f
  EDC_DUT/i_m7[1] (edge_detection_core)                   0.00       0.82 f
  EDC_DUT/E4/P1[1] (edge_detection_5)                     0.00       0.82 f
  EDC_DUT/E4/sub_202/A[1] (edge_detection_5_DW01_sub_10)
                                                          0.00       0.82 f
  EDC_DUT/E4/sub_202/U25/Y (NAND2X1)                      0.30       1.11 r
  EDC_DUT/E4/sub_202/U21/Y (OAI21X1)                      0.19       1.31 f
  EDC_DUT/E4/sub_202/U13/Y (AOI21X1)                      0.23       1.54 r
  EDC_DUT/E4/sub_202/U7/Y (OAI21X1)                       0.20       1.74 f
  EDC_DUT/E4/sub_202/U5/YC (FAX1)                         0.45       2.19 f
  EDC_DUT/E4/sub_202/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E4/sub_202/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E4/sub_202/U2/YS (FAX1)                         0.44       3.55 r
  EDC_DUT/E4/sub_202/DIFF[7] (edge_detection_5_DW01_sub_10)
                                                          0.00       3.55 r
  EDC_DUT/E4/U367/Y (MUX2X1)                              0.12       3.67 f
  EDC_DUT/E4/U368/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E4/B2_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E4/B2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.97 f
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.25 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U194/Y (NAND2X1)                    0.22       2.43 r
  AHB_DUT/III/add_368/U282/Y (OR2X2)                      0.37       2.79 r
  AHB_DUT/III/add_368/U263/Y (INVX2)                      0.18       2.97 f
  AHB_DUT/III/add_368/U9/Y (NAND2X1)                      0.14       3.11 r
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.16       3.27 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U274/Y (OR2X2)                      0.31       2.00 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.12       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[27]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U37/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U30/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[27] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U513/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U514/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[27]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[27]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E7/D2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[3]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[3]/Q (DFFSR)                           0.72       0.72 f
  B1_DUT/o_m13[3] (buffer_window)                         0.00       0.72 f
  EDC_DUT/i_m13[3] (edge_detection_core)                  0.00       0.72 f
  EDC_DUT/U22/Y (INVX2)                                   0.14       0.86 r
  EDC_DUT/U17/Y (INVX2)                                   0.45       1.31 f
  EDC_DUT/E7/P2[3] (edge_detection_2)                     0.00       1.31 f
  EDC_DUT/E7/sub_204/A[3] (edge_detection_2_DW01_sub_8)
                                                          0.00       1.31 f
  EDC_DUT/E7/sub_204/U10/Y (NOR2X1)                       0.24       1.56 r
  EDC_DUT/E7/sub_204/U7/Y (OAI21X1)                       0.18       1.73 f
  EDC_DUT/E7/sub_204/U5/YC (FAX1)                         0.44       2.18 f
  EDC_DUT/E7/sub_204/U4/YC (FAX1)                         0.46       2.63 f
  EDC_DUT/E7/sub_204/U3/YC (FAX1)                         0.46       3.09 f
  EDC_DUT/E7/sub_204/U2/YS (FAX1)                         0.45       3.54 r
  EDC_DUT/E7/sub_204/DIFF[7] (edge_detection_2_DW01_sub_8)
                                                          0.00       3.54 r
  EDC_DUT/E7/U426/Y (MUX2X1)                              0.12       3.66 f
  EDC_DUT/E7/U427/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E7/D2_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E7/D2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[28]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.19       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U31/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U20/Y (XNOR2X1)                     0.18       3.46 r
  AHB_DUT/III/add_368/SUM[28] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U505/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U506/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[28]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[28]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.45 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.30 r
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.88 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.19 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.19 f
  AHB_DUT/III/add_238/U193/Y (NOR2X1)                     0.23       2.41 r
  AHB_DUT/III/add_238/U262/Y (OR2X2)                      0.37       2.78 r
  AHB_DUT/III/add_238/U263/Y (INVX2)                      0.18       2.96 f
  AHB_DUT/III/add_238/U48/Y (NAND2X1)                     0.14       3.10 r
  AHB_DUT/III/add_238/U47/Y (MUX2X1)                      0.17       3.28 f
  AHB_DUT/III/add_238/U288/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_238/SUM[26] (address_counter_DW01_add_6)
                                                          0.00       3.46 r
  AHB_DUT/III/U898/Y (AOI22X1)                            0.10       3.57 f
  AHB_DUT/III/U899/Y (NAND3X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[26]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.46 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.46 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.30 r
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m11_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m11_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m11_reg[1]/Q (DFFSR)                           0.82       0.82 f
  B1_DUT/o_m11[1] (buffer_window)                         0.00       0.82 f
  EDC_DUT/i_m11[1] (edge_detection_core)                  0.00       0.82 f
  EDC_DUT/E1/P6[1] (edge_detection_8)                     0.00       0.82 f
  EDC_DUT/E1/sub_200/B[1] (edge_detection_8_DW01_sub_11)
                                                          0.00       0.82 f
  EDC_DUT/E1/sub_200/U42/Y (INVX2)                        0.17       0.99 r
  EDC_DUT/E1/sub_200/U24/Y (NOR2X1)                       0.23       1.23 f
  EDC_DUT/E1/sub_200/U21/Y (OAI21X1)                      0.25       1.48 r
  EDC_DUT/E1/sub_200/U13/Y (AOI21X1)                      0.25       1.72 f
  EDC_DUT/E1/sub_200/U7/Y (OAI21X1)                       0.24       1.96 r
  EDC_DUT/E1/sub_200/U5/YC (FAX1)                         0.38       2.34 r
  EDC_DUT/E1/sub_200/U4/YC (FAX1)                         0.38       2.72 r
  EDC_DUT/E1/sub_200/U3/YC (FAX1)                         0.38       3.10 r
  EDC_DUT/E1/sub_200/U2/YS (FAX1)                         0.44       3.54 r
  EDC_DUT/E1/sub_200/DIFF[7] (edge_detection_8_DW01_sub_11)
                                                          0.00       3.54 r
  EDC_DUT/E1/U411/Y (MUX2X1)                              0.12       3.66 f
  EDC_DUT/E1/U412/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E1/A2_reg[7]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U297/Y (INVX8)                      0.19       2.97 r
  AHB_DUT/III/add_238/U7/Y (MUX2X1)                       0.28       3.25 r
  AHB_DUT/III/add_238/U5/Y (XOR2X1)                       0.18       3.44 r
  AHB_DUT/III/add_238/SUM[31] (address_counter_DW01_add_6)
                                                          0.00       3.44 r
  AHB_DUT/III/U1246/Y (AOI22X1)                           0.10       3.54 f
  AHB_DUT/III/U1247/Y (NAND3X1)                           0.19       3.73 r
  AHB_DUT/III/o_raddr_reg[31]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.45 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U13/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_368/SUM[30] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U729/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U730/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.66 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.78 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.47 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.45 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U274/Y (OR2X2)                      0.31       2.00 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.12       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 f
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U274/Y (OR2X2)                      0.31       2.00 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.12       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.99 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 f
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/curr_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[1]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[1]/Q (DFFSR)             0.55       0.55 f
  B1_DUT/U936/Y (INVX2)                    0.13       0.69 r
  B1_DUT/U294/Y (INVX1)                    0.18       0.87 f
  B1_DUT/U797/Y (NOR2X1)                   0.32       1.19 r
  B1_DUT/U245/Y (AND2X1)                   0.26       1.45 r
  B1_DUT/U229/Y (AND2X2)                   0.17       1.62 r
  B1_DUT/U410/Y (INVX2)                    0.37       1.98 f
  B1_DUT/U374/Y (NAND2X1)                  0.27       2.26 r
  B1_DUT/U372/Y (NOR2X1)                   0.21       2.47 f
  B1_DUT/U371/Y (NAND3X1)                  0.15       2.62 r
  B1_DUT/U332/Y (NOR2X1)                   0.18       2.80 f
  B1_DUT/U331/Y (NAND3X1)                  0.13       2.93 r
  B1_DUT/U616/Y (BUFX4)                    0.27       3.20 r
  B1_DUT/U309/Y (OAI21X1)                  0.10       3.30 f
  B1_DUT/U308/Y (NOR2X1)                   0.10       3.40 r
  B1_DUT/U302/Y (NAND3X1)                  0.08       3.49 f
  B1_DUT/U925/Y (INVX2)                    0.10       3.59 r
  B1_DUT/U281/Y (NAND3X1)                  0.08       3.67 f
  B1_DUT/U280/Y (NOR2X1)                   0.08       3.74 r
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.74 r
  data arrival time                                   3.74

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.21       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -3.74
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.94 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.42 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.60 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.77 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.46 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.46 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.57 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_238/B[8] (address_counter_DW01_add_6)
                                                          0.00       2.21 f
  AHB_DUT/III/add_238/U194/Y (NAND2X1)                    0.29       2.50 r
  AHB_DUT/III/add_238/U59/Y (NOR2X1)                      0.16       2.66 f
  AHB_DUT/III/add_238/U285/Y (BUFX2)                      0.30       2.96 f
  AHB_DUT/III/add_238/U49/Y (NAND2X1)                     0.15       3.11 r
  AHB_DUT/III/add_238/U47/Y (MUX2X1)                      0.17       3.28 f
  AHB_DUT/III/add_238/U288/Y (XOR2X1)                     0.19       3.46 r
  AHB_DUT/III/add_238/SUM[26] (address_counter_DW01_add_6)
                                                          0.00       3.46 r
  AHB_DUT/III/U898/Y (AOI22X1)                            0.10       3.56 f
  AHB_DUT/III/U899/Y (NAND3X1)                            0.16       3.72 r
  AHB_DUT/III/o_raddr_reg[26]/D (DFFSR)                   0.00       3.72 r
  data arrival time                                                  3.72

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B2_DUT/curr_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B2_DUT/o_empty_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B2_DUT/curr_reg[3]/CLK (DFFSR)           0.00 #     0.00 r
  B2_DUT/curr_reg[3]/Q (DFFSR)             0.61       0.61 f
  B2_DUT/U207/Y (INVX2)                    0.13       0.75 r
  B2_DUT/U448/Y (NOR2X1)                   0.49       1.24 f
  B2_DUT/U442/Y (NAND2X1)                  0.34       1.58 r
  B2_DUT/U116/Y (INVX2)                    0.39       1.97 f
  B2_DUT/U433/Y (NOR2X1)                   0.14       2.10 r
  B2_DUT/U429/Y (NAND3X1)                  0.12       2.23 f
  B2_DUT/U134/Y (INVX2)                    0.25       2.48 r
  B2_DUT/U120/Y (AND2X2)                   0.14       2.62 r
  B2_DUT/U283/Y (NAND3X1)                  0.07       2.69 f
  B2_DUT/U282/Y (NOR2X1)                   0.16       2.85 r
  B2_DUT/U183/Y (INVX2)                    0.17       3.02 f
  B2_DUT/U248/Y (NAND3X1)                  0.17       3.19 r
  B2_DUT/U246/Y (NOR2X1)                   0.19       3.37 f
  B2_DUT/U245/Y (NAND3X1)                  0.18       3.55 r
  B2_DUT/U181/Y (INVX2)                    0.07       3.63 f
  B2_DUT/U242/Y (NAND2X1)                  0.12       3.75 r
  B2_DUT/U241/Y (NOR2X1)                   0.11       3.85 f
  B2_DUT/o_empty_reg/D (DFFSR)             0.00       3.85 f
  data arrival time                                   3.85

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B2_DUT/o_empty_reg/CLK (DFFSR)           0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.85
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/A2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[0]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[0]/Q (DFFSR)                           0.47       0.47 r
  B1_DUT/o_m13[0] (buffer_window)                         0.00       0.47 r
  EDC_DUT/i_m13[0] (edge_detection_core)                  0.00       0.47 r
  EDC_DUT/U7/Y (INVX2)                                    0.18       0.65 f
  EDC_DUT/U9/Y (INVX8)                                    0.24       0.89 r
  EDC_DUT/E3/P6[0] (edge_detection_6)                     0.00       0.89 r
  EDC_DUT/E3/sub_200/B[0] (edge_detection_6_DW01_sub_9)
                                                          0.00       0.89 r
  EDC_DUT/E3/sub_200/U55/Y (INVX2)                        0.15       1.04 f
  EDC_DUT/E3/sub_200/U39/Y (OR2X2)                        0.23       1.27 f
  EDC_DUT/E3/sub_200/U41/Y (INVX4)                        0.11       1.38 r
  EDC_DUT/E3/sub_200/U40/Y (OAI21X1)                      0.10       1.48 f
  EDC_DUT/E3/sub_200/U13/Y (AOI21X1)                      0.22       1.70 r
  EDC_DUT/E3/sub_200/U7/Y (OAI21X1)                       0.20       1.90 f
  EDC_DUT/E3/sub_200/U5/YC (FAX1)                         0.45       2.35 f
  EDC_DUT/E3/sub_200/U4/YC (FAX1)                         0.52       2.87 f
  EDC_DUT/E3/sub_200/U45/Y (NAND2X1)                      0.18       3.05 r
  EDC_DUT/E3/sub_200/U47/Y (NAND3X1)                      0.18       3.23 f
  EDC_DUT/E3/sub_200/U52/Y (NAND2X1)                      0.15       3.39 r
  EDC_DUT/E3/sub_200/U53/Y (NAND3X1)                      0.08       3.47 f
  EDC_DUT/E3/sub_200/U66/Y (INVX2)                        0.08       3.55 r
  EDC_DUT/E3/sub_200/DIFF[8] (edge_detection_6_DW01_sub_9)
                                                          0.00       3.55 r
  EDC_DUT/E3/U409/Y (MUX2X1)                              0.12       3.67 f
  EDC_DUT/E3/U410/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E3/A2_reg[8]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/A2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.30 f
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.74 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/curr_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: B1_DUT/o_full_reg
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk  (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  B1_DUT/curr_reg[2]/CLK (DFFSR)           0.00 #     0.00 r
  B1_DUT/curr_reg[2]/Q (DFFSR)             0.70       0.70 f
  B1_DUT/U252/Y (INVX2)                    0.15       0.85 r
  B1_DUT/U263/Y (AND2X2)                   0.27       1.12 r
  B1_DUT/U244/Y (AND2X2)                   0.21       1.33 r
  B1_DUT/U349/Y (NAND2X1)                  0.12       1.46 f
  B1_DUT/U347/Y (NAND3X1)                  0.17       1.63 r
  B1_DUT/U343/Y (NOR2X1)                   0.18       1.81 f
  B1_DUT/U342/Y (NAND3X1)                  0.19       2.00 r
  B1_DUT/U341/Y (NOR2X1)                   0.16       2.16 f
  B1_DUT/U340/Y (NAND3X1)                  0.15       2.30 r
  B1_DUT/U339/Y (NOR2X1)                   0.19       2.49 f
  B1_DUT/U333/Y (NAND3X1)                  0.20       2.69 r
  B1_DUT/U332/Y (NOR2X1)                   0.15       2.84 f
  B1_DUT/U331/Y (NAND3X1)                  0.13       2.97 r
  B1_DUT/U616/Y (BUFX4)                    0.27       3.24 r
  B1_DUT/U290/Y (NAND3X1)                  0.08       3.32 f
  B1_DUT/U288/Y (NOR2X1)                   0.11       3.43 r
  B1_DUT/U287/Y (NAND3X1)                  0.11       3.54 f
  B1_DUT/U282/Y (NAND3X1)                  0.16       3.70 r
  B1_DUT/U280/Y (NOR2X1)                   0.16       3.85 f
  B1_DUT/o_full_reg/D (DFFSR)              0.00       3.85 f
  data arrival time                                   3.85

  clock clk  (rise edge)                   4.00       4.00
  clock network delay (ideal)              0.00       4.00
  B1_DUT/o_full_reg/CLK (DFFSR)            0.00       4.00 r
  library setup time                      -0.10       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.85
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.45 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E8/B2_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[1]/Q (DFFSR)                           0.57       0.57 f
  B1_DUT/o_m13[1] (buffer_window)                         0.00       0.57 f
  EDC_DUT/i_m13[1] (edge_detection_core)                  0.00       0.57 f
  EDC_DUT/U10/Y (INVX2)                                   0.13       0.70 r
  EDC_DUT/U15/Y (INVX2)                                   0.28       0.97 f
  EDC_DUT/E8/P1[1] (edge_detection_1)                     0.00       0.97 f
  EDC_DUT/E8/sub_202/A[1] (edge_detection_1_DW01_sub_9)
                                                          0.00       0.97 f
  EDC_DUT/E8/sub_202/U24/Y (NOR2X1)                       0.20       1.18 r
  EDC_DUT/E8/sub_202/U21/Y (OAI21X1)                      0.21       1.39 f
  EDC_DUT/E8/sub_202/U13/Y (AOI21X1)                      0.17       1.56 r
  EDC_DUT/E8/sub_202/U7/Y (OAI21X1)                       0.20       1.75 f
  EDC_DUT/E8/sub_202/U5/YC (FAX1)                         0.44       2.20 f
  EDC_DUT/E8/sub_202/U4/YC (FAX1)                         0.46       2.65 f
  EDC_DUT/E8/sub_202/U3/YC (FAX1)                         0.46       3.11 f
  EDC_DUT/E8/sub_202/U2/YC (FAX1)                         0.35       3.46 f
  EDC_DUT/E8/sub_202/U52/Y (INVX2)                        0.09       3.55 r
  EDC_DUT/E8/sub_202/DIFF[8] (edge_detection_1_DW01_sub_9)
                                                          0.00       3.55 r
  EDC_DUT/E8/U362/Y (MUX2X1)                              0.12       3.67 f
  EDC_DUT/E8/U363/Y (INVX2)                               0.08       3.75 r
  EDC_DUT/E8/B2_reg[8]/D (DFFSR)                          0.00       3.75 r
  data arrival time                                                  3.75

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E8/B2_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.30 f
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m1_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/A1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m1_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m1_reg[0]/Q (DFFSR)                            0.77       0.77 f
  B1_DUT/o_m1[0] (buffer_window)                          0.00       0.77 f
  EDC_DUT/i_m1[0] (edge_detection_core)                   0.00       0.77 f
  EDC_DUT/E1/P0[0] (edge_detection_8)                     0.00       0.77 f
  EDC_DUT/E1/sub_199/B[0] (edge_detection_8_DW01_sub_13)
                                                          0.00       0.77 f
  EDC_DUT/E1/sub_199/U52/Y (INVX2)                        0.22       0.98 r
  EDC_DUT/E1/sub_199/U27/Y (NOR2X1)                       0.34       1.33 f
  EDC_DUT/E1/sub_199/U21/Y (OAI21X1)                      0.29       1.62 r
  EDC_DUT/E1/sub_199/U13/Y (AOI21X1)                      0.25       1.87 f
  EDC_DUT/E1/sub_199/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E1/sub_199/U5/YC (FAX1)                         0.38       2.49 r
  EDC_DUT/E1/sub_199/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E1/sub_199/U43/Y (NAND2X1)                      0.09       3.01 f
  EDC_DUT/E1/sub_199/U45/Y (NAND3X1)                      0.30       3.31 r
  EDC_DUT/E1/sub_199/U50/Y (NAND2X1)                      0.09       3.40 f
  EDC_DUT/E1/sub_199/U51/Y (NAND3X1)                      0.17       3.57 r
  EDC_DUT/E1/sub_199/U63/Y (INVX2)                        0.09       3.65 f
  EDC_DUT/E1/sub_199/DIFF[8] (edge_detection_8_DW01_sub_13)
                                                          0.00       3.65 f
  EDC_DUT/E1/U263/Y (MUX2X1)                              0.15       3.80 r
  EDC_DUT/E1/U264/Y (INVX2)                               0.07       3.87 f
  EDC_DUT/E1/A1_reg[8]/D (DFFSR)                          0.00       3.87 f
  data arrival time                                                  3.87

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/A1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.30       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.80 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.30 f
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U274/Y (OR2X2)                      0.31       2.00 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.12       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.28       3.27 r
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m8_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E3/B1_reg[8]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m8_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m8_reg[0]/Q (DFFSR)                            0.49       0.49 f
  B1_DUT/U726/Y (INVX2)                                   0.19       0.69 r
  B1_DUT/U257/Y (INVX8)                                   0.19       0.87 f
  B1_DUT/o_m8[0] (buffer_window)                          0.00       0.87 f
  EDC_DUT/i_m8[0] (edge_detection_core)                   0.00       0.87 f
  EDC_DUT/E3/P3[0] (edge_detection_6)                     0.00       0.87 f
  EDC_DUT/E3/sub_201/B[0] (edge_detection_6_DW01_sub_11)
                                                          0.00       0.87 f
  EDC_DUT/E3/sub_201/U39/Y (INVX2)                        0.14       1.01 r
  EDC_DUT/E3/sub_201/U27/Y (NOR2X1)                       0.30       1.31 f
  EDC_DUT/E3/sub_201/U21/Y (OAI21X1)                      0.29       1.60 r
  EDC_DUT/E3/sub_201/U13/Y (AOI21X1)                      0.25       1.85 f
  EDC_DUT/E3/sub_201/U7/Y (OAI21X1)                       0.24       2.09 r
  EDC_DUT/E3/sub_201/U5/YC (FAX1)                         0.38       2.48 r
  EDC_DUT/E3/sub_201/U4/YC (FAX1)                         0.44       2.91 r
  EDC_DUT/E3/sub_201/U43/Y (NAND2X1)                      0.09       3.00 f
  EDC_DUT/E3/sub_201/U45/Y (NAND3X1)                      0.33       3.33 r
  EDC_DUT/E3/sub_201/U50/Y (NAND2X1)                      0.09       3.41 f
  EDC_DUT/E3/sub_201/U51/Y (NAND3X1)                      0.15       3.57 r
  EDC_DUT/E3/sub_201/U63/Y (INVX2)                        0.09       3.65 f
  EDC_DUT/E3/sub_201/DIFF[8] (edge_detection_6_DW01_sub_11)
                                                          0.00       3.65 f
  EDC_DUT/E3/U217/Y (MUX2X1)                              0.15       3.80 r
  EDC_DUT/E3/U218/Y (INVX2)                               0.07       3.86 f
  EDC_DUT/E3/B1_reg[8]/D (DFFSR)                          0.00       3.86 f
  data arrival time                                                  3.86

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E3/B1_reg[8]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.09       3.91
  data required time                                                 3.91
  --------------------------------------------------------------------------
  data required time                                                 3.91
  data arrival time                                                 -3.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.69 r
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.77 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.28 r
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.46 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.46 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.56 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.72 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.72 r
  data arrival time                                                  3.72

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m18_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E6/A2_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m18_reg[2]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m18_reg[2]/Q (DFFSR)                           0.94       0.94 f
  B1_DUT/o_m18[2] (buffer_window)                         0.00       0.94 f
  EDC_DUT/i_m18[2] (edge_detection_core)                  0.00       0.94 f
  EDC_DUT/E6/P6[2] (edge_detection_3)                     0.00       0.94 f
  EDC_DUT/E6/sub_200/B[2] (edge_detection_3_DW01_sub_10)
                                                          0.00       0.94 f
  EDC_DUT/E6/sub_200/U39/Y (INVX1)                        0.26       1.20 r
  EDC_DUT/E6/sub_200/U40/Y (OR2X2)                        0.32       1.51 r
  EDC_DUT/E6/sub_200/U13/Y (AOI21X1)                      0.21       1.73 f
  EDC_DUT/E6/sub_200/U7/Y (OAI21X1)                       0.24       1.96 r
  EDC_DUT/E6/sub_200/U5/YC (FAX1)                         0.39       2.35 r
  EDC_DUT/E6/sub_200/U4/YC (FAX1)                         0.38       2.73 r
  EDC_DUT/E6/sub_200/U3/YC (FAX1)                         0.38       3.11 r
  EDC_DUT/E6/sub_200/U2/YS (FAX1)                         0.44       3.55 r
  EDC_DUT/E6/sub_200/DIFF[7] (edge_detection_3_DW01_sub_10)
                                                          0.00       3.55 r
  EDC_DUT/E6/U413/Y (MUX2X1)                              0.10       3.65 f
  EDC_DUT/E6/U209/Y (INVX1)                               0.09       3.74 r
  EDC_DUT/E6/A2_reg[7]/D (DFFSR)                          0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E6/A2_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U274/Y (OR2X2)                      0.31       2.00 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.12       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.45 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E5/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[0]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E5/U12/Y (BUFX2)                                0.29       0.70 r
  EDC_DUT/E5/add_231/A[0] (edge_detection_4_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E5/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E5/add_231/U92/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.37 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.56 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.80 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.04 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.29 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.51 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.76 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.13 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.13 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.28 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.47 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.62 f
  EDC_DUT/E5/U546/Y (NAND2X1)                             0.12       3.74 r
  EDC_DUT/E5/temp_sum_reg[0]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[0]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E5/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[1]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E5/U12/Y (BUFX2)                                0.29       0.70 r
  EDC_DUT/E5/add_231/A[0] (edge_detection_4_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E5/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E5/add_231/U92/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.37 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.56 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.80 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.04 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.29 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.51 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.76 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.13 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.13 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.28 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.47 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.62 f
  EDC_DUT/E5/U548/Y (NAND2X1)                             0.12       3.74 r
  EDC_DUT/E5/temp_sum_reg[1]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[1]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E5/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[2]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E5/U12/Y (BUFX2)                                0.29       0.70 r
  EDC_DUT/E5/add_231/A[0] (edge_detection_4_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E5/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E5/add_231/U92/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.37 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.56 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.80 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.04 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.29 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.51 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.76 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.13 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.13 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.28 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.47 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.62 f
  EDC_DUT/E5/U550/Y (NAND2X1)                             0.12       3.74 r
  EDC_DUT/E5/temp_sum_reg[2]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[2]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E5/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E5/U12/Y (BUFX2)                                0.29       0.70 r
  EDC_DUT/E5/add_231/A[0] (edge_detection_4_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E5/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E5/add_231/U92/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.37 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.56 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.80 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.04 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.29 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.51 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.76 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.13 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.13 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.28 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.47 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.62 f
  EDC_DUT/E5/U552/Y (NAND2X1)                             0.12       3.74 r
  EDC_DUT/E5/temp_sum_reg[3]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[3]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E5/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[4]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E5/U12/Y (BUFX2)                                0.29       0.70 r
  EDC_DUT/E5/add_231/A[0] (edge_detection_4_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E5/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E5/add_231/U92/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.37 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.56 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.80 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.04 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.29 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.51 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.76 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.13 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.13 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.28 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.47 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.62 f
  EDC_DUT/E5/U554/Y (NAND2X1)                             0.12       3.74 r
  EDC_DUT/E5/temp_sum_reg[4]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[4]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E5/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E5/U12/Y (BUFX2)                                0.29       0.70 r
  EDC_DUT/E5/add_231/A[0] (edge_detection_4_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E5/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E5/add_231/U92/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.37 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.56 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.80 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.04 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.29 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.51 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.76 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.13 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.13 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.28 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.47 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.62 f
  EDC_DUT/E5/U556/Y (NAND2X1)                             0.12       3.74 r
  EDC_DUT/E5/temp_sum_reg[5]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[5]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E5/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[6]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E5/U12/Y (BUFX2)                                0.29       0.70 r
  EDC_DUT/E5/add_231/A[0] (edge_detection_4_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E5/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E5/add_231/U92/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.37 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.56 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.80 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.04 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.29 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.51 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.76 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.13 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.13 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.28 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.47 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.62 f
  EDC_DUT/E5/U558/Y (NAND2X1)                             0.12       3.74 r
  EDC_DUT/E5/temp_sum_reg[6]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[6]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EDC_DUT/E5/Gx_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E5/temp_sum_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EDC_DUT/E5/Gx_reg[0]/CLK (DFFSR)                        0.00 #     0.00 r
  EDC_DUT/E5/Gx_reg[0]/Q (DFFSR)                          0.41       0.41 r
  EDC_DUT/E5/U12/Y (BUFX2)                                0.29       0.70 r
  EDC_DUT/E5/add_231/A[0] (edge_detection_4_DW01_add_7)
                                                          0.00       0.70 r
  EDC_DUT/E5/add_231/U73/Y (NAND2X1)                      0.14       0.84 f
  EDC_DUT/E5/add_231/U92/Y (INVX2)                        0.15       0.99 r
  EDC_DUT/E5/add_231/U61/Y (AOI21X1)                      0.15       1.14 f
  EDC_DUT/E5/add_231/U55/Y (OAI21X1)                      0.23       1.37 r
  EDC_DUT/E5/add_231/U47/Y (AOI21X1)                      0.19       1.56 f
  EDC_DUT/E5/add_231/U41/Y (OAI21X1)                      0.24       1.80 r
  EDC_DUT/E5/add_231/U33/Y (AOI21X1)                      0.25       2.04 f
  EDC_DUT/E5/add_231/U27/Y (OAI21X1)                      0.25       2.29 r
  EDC_DUT/E5/add_231/U19/Y (AOI21X1)                      0.22       2.51 f
  EDC_DUT/E5/add_231/U13/Y (OAI21X1)                      0.25       2.76 r
  EDC_DUT/E5/add_231/U5/Y (AOI21X1)                       0.20       2.96 f
  EDC_DUT/E5/add_231/U87/Y (XNOR2X1)                      0.18       3.13 r
  EDC_DUT/E5/add_231/SUM[10] (edge_detection_4_DW01_add_7)
                                                          0.00       3.13 r
  EDC_DUT/E5/U207/Y (NOR2X1)                              0.15       3.28 f
  EDC_DUT/E5/U206/Y (AOI21X1)                             0.19       3.47 r
  EDC_DUT/E5/U5/Y (INVX4)                                 0.15       3.62 f
  EDC_DUT/E5/U560/Y (NAND2X1)                             0.12       3.74 r
  EDC_DUT/E5/temp_sum_reg[7]/D (DFFSR)                    0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E5/temp_sum_reg[7]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.63 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U13/Y (MUX2X1)                      0.28       3.29 f
  AHB_DUT/III/add_368/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_368/SUM[30] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U729/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U730/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U92/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_238/U83/Y (XNOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[21] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U956/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U107/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[21]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U110/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_238/U101/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[19] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U978/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U106/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[19]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.86 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.86 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.14 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.62 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U172/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_238/U165/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[11] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1070/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U73/Y (NAND2X1)                             0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[11]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.01 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.18 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.29 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.54 f
  AHB_DUT/III/U428/Y (NAND2X1)                            0.20       1.75 r
  AHB_DUT/III/U314/Y (OR2X2)                              0.27       2.02 r
  AHB_DUT/III/U298/Y (XNOR2X1)                            0.31       2.33 r
  AHB_DUT/III/U301/Y (XOR2X1)                             0.19       2.52 r
  AHB_DUT/III/U300/Y (NOR2X1)                             0.17       2.70 f
  AHB_DUT/III/U434/Y (NAND3X1)                            0.14       2.83 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.31       3.15 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.26 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.47 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.58 f
  AHB_DUT/III/U485/Y (NAND3X1)                            0.15       3.73 r
  AHB_DUT/III/curr_write_state_reg[3]/D (DFFSR)           0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[3]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U306/Y (BUFX2)                              0.21       1.58 f
  AHB_DUT/III/U736/Y (OAI21X1)                            0.24       1.82 r
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.82 r
  AHB_DUT/III/add_238/U207/Y (NOR2X1)                     0.31       2.13 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.28       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.22       2.63 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U120/Y (MUX2X1)                     0.28       3.29 r
  AHB_DUT/III/add_238/U109/Y (XNOR2X1)                    0.18       3.48 r
  AHB_DUT/III/add_238/SUM[18] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U988/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U139/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[31]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U735/Y (NOR2X1)                             0.24       1.90 f
  AHB_DUT/III/U148/Y (XOR2X1)                             0.31       2.21 f
  AHB_DUT/III/add_368/B[8] (address_counter_DW01_add_7)
                                                          0.00       2.21 f
  AHB_DUT/III/add_368/U193/Y (NOR2X1)                     0.24       2.45 r
  AHB_DUT/III/add_368/U277/Y (OR2X2)                      0.41       2.86 r
  AHB_DUT/III/add_368/U260/Y (INVX4)                      0.12       2.98 f
  AHB_DUT/III/add_368/U8/Y (NAND2X1)                      0.12       3.10 r
  AHB_DUT/III/add_368/U7/Y (MUX2X1)                       0.16       3.27 f
  AHB_DUT/III/add_368/U5/Y (XOR2X1)                       0.18       3.45 r
  AHB_DUT/III/add_368/SUM[31] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U743/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U744/Y (NAND2X1)                            0.15       3.74 r
  AHB_DUT/III/o_waddr_reg[31]/D (DFFSR)                   0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[31]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[21]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U92/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U83/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[21] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U561/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U562/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[21]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[21]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U55/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U279/Y (XOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[25] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U529/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U530/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.86 f
  AHB_DUT/III/add_238/B[6] (address_counter_DW01_add_6)
                                                          0.00       1.86 f
  AHB_DUT/III/add_238/U208/Y (NAND2X1)                    0.27       2.14 r
  AHB_DUT/III/add_238/U198/Y (MUX2X1)                     0.27       2.41 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.21       2.62 r
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 f
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 r
  AHB_DUT/III/add_238/U186/Y (MUX2X1)                     0.28       3.29 f
  AHB_DUT/III/add_238/U179/Y (XNOR2X1)                    0.19       3.48 r
  AHB_DUT/III/add_238/SUM[9] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U1093/Y (AOI22X1)                           0.09       3.57 f
  AHB_DUT/III/U316/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[9]/D (DFFSR)                    0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/curr_write_state_reg[3]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U50/Y (INVX2)                               0.10       1.03 f
  AHB_DUT/III/U424/Y (NAND2X1)                            0.17       1.20 r
  AHB_DUT/III/U425/Y (INVX2)                              0.11       1.31 f
  AHB_DUT/III/U41/Y (AND2X2)                              0.26       1.56 f
  AHB_DUT/III/U307/Y (NAND2X1)                            0.14       1.70 r
  AHB_DUT/III/U48/Y (OR2X2)                               0.23       1.93 r
  AHB_DUT/III/U47/Y (XNOR2X1)                             0.30       2.23 f
  AHB_DUT/III/U447/Y (XOR2X1)                             0.21       2.44 f
  AHB_DUT/III/U449/Y (NAND3X1)                            0.18       2.62 r
  AHB_DUT/III/U450/Y (NOR2X1)                             0.13       2.75 f
  AHB_DUT/III/U305/Y (NAND2X1)                            0.14       2.89 r
  AHB_DUT/III/U304/Y (OR2X2)                              0.25       3.15 r
  AHB_DUT/III/U468/Y (NAND2X1)                            0.12       3.26 f
  AHB_DUT/III/U469/Y (NAND3X1)                            0.21       3.47 r
  AHB_DUT/III/U470/Y (INVX2)                              0.11       3.58 f
  AHB_DUT/III/U485/Y (NAND3X1)                            0.15       3.73 r
  AHB_DUT/III/curr_write_state_reg[3]/D (DFFSR)           0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/curr_write_state_reg[3]/CLK (DFFSR)         0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U166/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U155/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[12] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U633/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U634/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[12]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U136/Y (MUX2X1)                     0.29       3.29 r
  AHB_DUT/III/add_368/U125/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[16] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U601/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U602/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[16]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[11]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U172/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U165/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[11] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U641/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U642/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[11]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[11]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[9]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.86 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.86 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.11 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.41 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.61 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U186/Y (MUX2X1)                     0.28       3.26 r
  AHB_DUT/III/add_368/U179/Y (XNOR2X1)                    0.19       3.45 r
  AHB_DUT/III/add_368/SUM[9] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U657/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U658/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[9]/D (DFFSR)                    0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[9]/CLK (DFFSR)                  0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m1_reg[0]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E1/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m1_reg[0]/CLK (DFFSR)                          0.00 #     0.00 r
  B1_DUT/o_m1_reg[0]/Q (DFFSR)                            0.77       0.77 f
  B1_DUT/o_m1[0] (buffer_window)                          0.00       0.77 f
  EDC_DUT/i_m1[0] (edge_detection_core)                   0.00       0.77 f
  EDC_DUT/E1/P0[0] (edge_detection_8)                     0.00       0.77 f
  EDC_DUT/E1/sub_199/B[0] (edge_detection_8_DW01_sub_13)
                                                          0.00       0.77 f
  EDC_DUT/E1/sub_199/U52/Y (INVX2)                        0.22       0.98 r
  EDC_DUT/E1/sub_199/U27/Y (NOR2X1)                       0.34       1.33 f
  EDC_DUT/E1/sub_199/U21/Y (OAI21X1)                      0.29       1.62 r
  EDC_DUT/E1/sub_199/U13/Y (AOI21X1)                      0.25       1.87 f
  EDC_DUT/E1/sub_199/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E1/sub_199/U5/YC (FAX1)                         0.38       2.49 r
  EDC_DUT/E1/sub_199/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E1/sub_199/U43/Y (NAND2X1)                      0.09       3.01 f
  EDC_DUT/E1/sub_199/U45/Y (NAND3X1)                      0.30       3.31 r
  EDC_DUT/E1/sub_199/U47/Y (XOR2X1)                       0.22       3.53 r
  EDC_DUT/E1/sub_199/DIFF[7] (edge_detection_8_DW01_sub_13)
                                                          0.00       3.53 r
  EDC_DUT/E1/U265/Y (MUX2X1)                              0.12       3.66 f
  EDC_DUT/E1/U266/Y (INVX2)                               0.08       3.74 r
  EDC_DUT/E1/A1_reg[7]/D (DFFSR)                          0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E1/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.31 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.75 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.98 f
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.31 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.75 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       2.98 f
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[24]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U66/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U54/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[24] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U537/Y (AOI22X1)                            0.13       3.59 f
  AHB_DUT/III/U538/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[24]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[24]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[26]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U274/Y (OR2X2)                      0.31       2.00 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.12       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U47/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U280/Y (XOR2X1)                     0.19       3.45 r
  AHB_DUT/III/add_368/SUM[26] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U521/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U522/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[26]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[26]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: B1_DUT/o_m13_reg[1]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: EDC_DUT/E9/A1_reg[7]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B1_DUT/o_m13_reg[1]/CLK (DFFSR)                         0.00 #     0.00 r
  B1_DUT/o_m13_reg[1]/Q (DFFSR)                           0.57       0.57 f
  B1_DUT/o_m13[1] (buffer_window)                         0.00       0.57 f
  EDC_DUT/i_m13[1] (edge_detection_core)                  0.00       0.57 f
  EDC_DUT/U10/Y (INVX2)                                   0.13       0.70 r
  EDC_DUT/U13/Y (INVX2)                                   0.31       1.01 f
  EDC_DUT/E9/P0[1] (edge_detection_0)                     0.00       1.01 f
  EDC_DUT/E9/sub_199/B[1] (edge_detection_0_DW01_sub_8)
                                                          0.00       1.01 f
  EDC_DUT/E9/sub_199/U55/Y (INVX2)                        0.14       1.15 r
  EDC_DUT/E9/sub_199/U24/Y (NOR2X1)                       0.23       1.38 f
  EDC_DUT/E9/sub_199/U21/Y (OAI21X1)                      0.25       1.62 r
  EDC_DUT/E9/sub_199/U13/Y (AOI21X1)                      0.25       1.87 f
  EDC_DUT/E9/sub_199/U7/Y (OAI21X1)                       0.24       2.11 r
  EDC_DUT/E9/sub_199/U5/YC (FAX1)                         0.39       2.49 r
  EDC_DUT/E9/sub_199/U4/YC (FAX1)                         0.43       2.93 r
  EDC_DUT/E9/sub_199/U45/Y (NAND2X1)                      0.14       3.07 f
  EDC_DUT/E9/sub_199/U40/Y (NAND3X1)                      0.26       3.34 r
  EDC_DUT/E9/sub_199/U49/Y (XOR2X1)                       0.21       3.55 r
  EDC_DUT/E9/sub_199/DIFF[7] (edge_detection_0_DW01_sub_8)
                                                          0.00       3.55 r
  EDC_DUT/E9/U265/Y (MUX2X1)                              0.10       3.65 f
  EDC_DUT/E9/U206/Y (INVX1)                               0.10       3.74 r
  EDC_DUT/E9/A1_reg[7]/D (DFFSR)                          0.00       3.74 r
  data arrival time                                                  3.74

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  EDC_DUT/E9/A1_reg[7]/CLK (DFFSR)                        0.00       4.00 r
  library setup time                                     -0.21       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[12]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U166/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U155/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[12] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U633/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U634/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[12]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[12]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[16]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U136/Y (MUX2X1)                     0.29       3.28 r
  AHB_DUT/III/add_368/U125/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[16] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U601/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U602/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[16]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[16]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.96 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.96 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.25 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.44 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       3.00 f
  AHB_DUT/III/add_368/U13/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_368/U6/Y (XNOR2X1)                      0.18       3.47 r
  AHB_DUT/III/add_368/SUM[30] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U729/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U730/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[30]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[25]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_238/B[5] (address_counter_DW01_add_6)
                                                          0.00       1.68 f
  AHB_DUT/III/add_238/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_238/U311/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_238/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_238/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.79 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.01 f
  AHB_DUT/III/add_238/U55/Y (MUX2X1)                      0.28       3.29 r
  AHB_DUT/III/add_238/U286/Y (XOR2X1)                     0.18       3.48 r
  AHB_DUT/III/add_238/SUM[25] (address_counter_DW01_add_6)
                                                          0.00       3.48 r
  AHB_DUT/III/U910/Y (AOI22X1)                            0.09       3.57 f
  AHB_DUT/III/U138/Y (NAND2X1)                            0.16       3.73 r
  AHB_DUT/III/o_raddr_reg[25]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[25]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[14]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U150/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U141/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[14] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U617/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U618/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[14]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[14]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[15]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.86 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.86 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.11 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.41 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.61 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       2.98 r
  AHB_DUT/III/add_368/U142/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U135/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[15] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U609/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U610/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[15]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[15]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[17]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.86 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.86 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.11 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.41 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.61 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       2.98 r
  AHB_DUT/III/add_368/U126/Y (MUX2X1)                     0.29       3.27 r
  AHB_DUT/III/add_368/U119/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[17] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U593/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U594/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[17]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[17]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[22]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U84/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U73/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[22] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U553/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U554/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[22]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[22]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[20]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.30       2.62 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 f
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.22       2.98 r
  AHB_DUT/III/add_368/U102/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U91/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[20] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U569/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U570/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[20]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[20]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[18]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U120/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U109/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[18] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U585/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U586/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[18]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[18]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_raddr_reg[30]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_238/B[7] (address_counter_DW01_add_6)
                                                          0.00       1.94 r
  AHB_DUT/III/add_238/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_238/U197/Y (MUX2X1)                     0.19       2.42 r
  AHB_DUT/III/add_238/U196/Y (MUX2X1)                     0.18       2.60 f
  AHB_DUT/III/add_238/U296/Y (INVX4)                      0.17       2.77 r
  AHB_DUT/III/add_238/U294/Y (INVX4)                      0.22       3.00 f
  AHB_DUT/III/add_238/U13/Y (MUX2X1)                      0.28       3.28 f
  AHB_DUT/III/add_238/U6/Y (XNOR2X1)                      0.18       3.46 r
  AHB_DUT/III/add_238/SUM[30] (address_counter_DW01_add_6)
                                                          0.00       3.46 r
  AHB_DUT/III/U1232/Y (AOI22X1)                           0.10       3.56 f
  AHB_DUT/III/U1233/Y (NAND3X1)                           0.16       3.72 r
  AHB_DUT/III/o_raddr_reg[30]/D (DFFSR)                   0.00       3.72 r
  data arrival time                                                  3.72

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_raddr_reg[30]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[29]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.47 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.66 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.66 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.87 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.01 f
  AHB_DUT/III/add_368/U212/Y (MUX2X1)                     0.14       2.15 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.32 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.99 f
  AHB_DUT/III/add_368/U21/Y (MUX2X1)                      0.28       3.27 f
  AHB_DUT/III/add_368/U12/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[29] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U497/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U498/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[29]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[29]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U67/Y (INVX1)                               0.12       1.48 r
  AHB_DUT/III/U737/Y (OAI21X1)                            0.19       1.68 f
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.68 f
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.21       1.89 r
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.14       2.03 f
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.14       2.17 r
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.16       2.33 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.62 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.77 r
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.23       3.00 f
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[19]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U110/Y (MUX2X1)                     0.28       3.27 f
  AHB_DUT/III/add_368/U101/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[19] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U577/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U578/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[19]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[19]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[13]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.44       0.44 r
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.55 f
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.67 r
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.67 r
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.67 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.26       0.92 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.17 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.37 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.66 r
  AHB_DUT/III/U736/Y (OAI21X1)                            0.22       1.88 f
  AHB_DUT/III/add_368/B[6] (address_counter_DW01_add_7)
                                                          0.00       1.88 f
  AHB_DUT/III/add_368/U208/Y (NAND2X1)                    0.25       2.13 r
  AHB_DUT/III/add_368/U198/Y (MUX2X1)                     0.30       2.42 f
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.21       2.63 r
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.78 f
  AHB_DUT/III/add_368/U278/Y (INVX2)                      0.22       3.00 r
  AHB_DUT/III/add_368/U156/Y (MUX2X1)                     0.29       3.29 f
  AHB_DUT/III/add_368/U149/Y (XNOR2X1)                    0.18       3.47 r
  AHB_DUT/III/add_368/SUM[13] (address_counter_DW01_add_7)
                                                          0.00       3.47 r
  AHB_DUT/III/U625/Y (AOI22X1)                            0.13       3.60 f
  AHB_DUT/III/U626/Y (NAND2X1)                            0.13       3.73 r
  AHB_DUT/III/o_waddr_reg[13]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[13]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[3]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[10]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[3]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[3]/Q (DFFSR)                   0.56       0.56 r
  AHB_DUT/II/img_width[3] (AHB_slave)                     0.00       0.56 r
  AHB_DUT/III/i_img_width[3] (address_counter)            0.00       0.56 r
  AHB_DUT/III/U70/Y (OR2X2)                               0.35       0.91 r
  AHB_DUT/III/U49/Y (OR2X2)                               0.25       1.15 r
  AHB_DUT/III/U66/Y (NOR2X1)                              0.20       1.35 f
  AHB_DUT/III/U734/Y (NAND2X1)                            0.29       1.64 r
  AHB_DUT/III/U296/Y (XNOR2X1)                            0.30       1.94 r
  AHB_DUT/III/add_368/B[7] (address_counter_DW01_add_7)
                                                          0.00       1.94 r
  AHB_DUT/III/add_368/U201/Y (NOR2X1)                     0.30       2.24 f
  AHB_DUT/III/add_368/U197/Y (MUX2X1)                     0.19       2.43 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.18       2.61 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U180/Y (MUX2X1)                     0.28       3.27 r
  AHB_DUT/III/add_368/U171/Y (XNOR2X1)                    0.18       3.45 r
  AHB_DUT/III/add_368/SUM[10] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U649/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U650/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[10]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[10]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.22       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: AHB_DUT/II/img_width_reg[2]
              (rising edge-triggered flip-flop clocked by clk )
  Endpoint: AHB_DUT/III/o_waddr_reg[23]
            (rising edge-triggered flip-flop clocked by clk )
  Path Group: clk 
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk  (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AHB_DUT/II/img_width_reg[2]/CLK (DFFSR)                 0.00 #     0.00 r
  AHB_DUT/II/img_width_reg[2]/Q (DFFSR)                   0.49       0.49 f
  AHB_DUT/II/U213/Y (INVX2)                               0.11       0.60 r
  AHB_DUT/II/U214/Y (INVX4)                               0.12       0.72 f
  AHB_DUT/II/img_width[2] (AHB_slave)                     0.00       0.72 f
  AHB_DUT/III/i_img_width[2] (address_counter)            0.00       0.72 f
  AHB_DUT/III/U70/Y (OR2X2)                               0.24       0.96 f
  AHB_DUT/III/U49/Y (OR2X2)                               0.23       1.19 f
  AHB_DUT/III/U66/Y (NOR2X1)                              0.15       1.33 r
  AHB_DUT/III/U67/Y (INVX1)                               0.11       1.44 f
  AHB_DUT/III/U737/Y (OAI21X1)                            0.25       1.69 r
  AHB_DUT/III/add_368/B[5] (address_counter_DW01_add_7)
                                                          0.00       1.69 r
  AHB_DUT/III/add_368/U219/Y (NAND2X1)                    0.15       1.84 f
  AHB_DUT/III/add_368/U307/Y (INVX2)                      0.15       1.99 r
  AHB_DUT/III/add_368/U213/Y (MUX2X1)                     0.13       2.12 f
  AHB_DUT/III/add_368/U211/Y (MUX2X1)                     0.19       2.31 r
  AHB_DUT/III/add_368/U196/Y (MUX2X1)                     0.29       2.60 f
  AHB_DUT/III/add_368/U261/Y (INVX4)                      0.15       2.76 r
  AHB_DUT/III/add_368/U291/Y (INVX8)                      0.23       2.98 f
  AHB_DUT/III/add_368/U74/Y (MUX2X1)                      0.28       3.27 r
  AHB_DUT/III/add_368/U65/Y (XNOR2X1)                     0.18       3.45 r
  AHB_DUT/III/add_368/SUM[23] (address_counter_DW01_add_7)
                                                          0.00       3.45 r
  AHB_DUT/III/U545/Y (AOI22X1)                            0.13       3.58 f
  AHB_DUT/III/U546/Y (NAND2X1)                            0.15       3.73 r
  AHB_DUT/III/o_waddr_reg[23]/D (DFFSR)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock clk  (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  AHB_DUT/III/o_waddr_reg[23]/CLK (DFFSR)                 0.00       4.00 r
  library setup time                                     -0.23       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


1
 
****************************************
Report : area
Design : Top_Level
Version: K-2015.06-SP1
Date   : Tue Apr 25 20:21:15 2017
****************************************

Library(s) Used:

    osu05_stdcells (File: /package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                         6235
Number of nets:                         22907
Number of cells:                        17279
Number of combinational cells:          12820
Number of sequential cells:              4334
Number of macros/black boxes:               0
Number of buf/inv:                       4330
Number of references:                       7

Combinational area:            3459663.000000
Buf/Inv area:                   656568.000000
Noncombinational area:         3396096.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               6855759.000000
Total area:                 undefined
1
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : Top_Level
Version: K-2015.06-SP1
Date   : Tue Apr 25 20:21:16 2017
****************************************


Library(s) Used:

    osu05_stdcells (File: /package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
Top_Level                                43.207 1.12e+03 2.15e+03 1.16e+03 100.0
  MCU_DUT (mcu)                           0.239    6.425   12.328    6.664   0.6
  B2_DUT (buffer_2)                       1.505   57.502   92.192   59.006   5.1
  EDC_DUT (edge_detection_core)          16.887  624.990 1.32e+03  641.879  55.2
    E9 (edge_detection_0)                 1.815   69.483  146.675   71.298   6.1
      sub_204 (edge_detection_0_DW01_sub_13)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_202 (edge_detection_0_DW01_sub_12)
                                          0.000    0.000    3.431 3.43e-06   0.0
      sub_200 (edge_detection_0_DW01_sub_11)
                                          0.000    0.000    3.472 3.47e-06   0.0
      sub_203 (edge_detection_0_DW01_sub_10)
                                          0.000    0.000    3.431 3.43e-06   0.0
      sub_201 (edge_detection_0_DW01_sub_9)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_199 (edge_detection_0_DW01_sub_8)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_213 (edge_detection_0_DW01_add_11)
                                          0.000    0.000    3.984 3.98e-06   0.0
      add_214 (edge_detection_0_DW01_add_10)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_218 (edge_detection_0_DW01_add_9)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_219 (edge_detection_0_DW01_add_8)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_231 (edge_detection_0_DW01_add_7)
                                          0.000    0.000    5.148 5.15e-06   0.0
    E8 (edge_detection_1)                 1.815   69.483  145.956   71.298   6.1
      sub_200 (edge_detection_1_DW01_sub_13)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_203 (edge_detection_1_DW01_sub_12)
                                          0.000    0.000    3.351 3.35e-06   0.0
      sub_204 (edge_detection_1_DW01_sub_11)
                                          0.000    0.000    3.431 3.43e-06   0.0
      sub_201 (edge_detection_1_DW01_sub_10)
                                          0.000    0.000    3.592 3.59e-06   0.0
      sub_202 (edge_detection_1_DW01_sub_9)
                                          0.000    0.000    3.431 3.43e-06   0.0
      sub_199 (edge_detection_1_DW01_sub_8)
                                          0.000    0.000    3.351 3.35e-06   0.0
      add_213 (edge_detection_1_DW01_add_11)
                                          0.000    0.000    3.984 3.98e-06   0.0
      add_214 (edge_detection_1_DW01_add_10)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_218 (edge_detection_1_DW01_add_9)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_219 (edge_detection_1_DW01_add_8)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_231 (edge_detection_1_DW01_add_7)
                                          0.000    0.000    5.128 5.13e-06   0.0
    E7 (edge_detection_2)                 1.815   69.411  145.936   71.226   6.1
      sub_200 (edge_detection_2_DW01_sub_13)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_203 (edge_detection_2_DW01_sub_12)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_201 (edge_detection_2_DW01_sub_11)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_202 (edge_detection_2_DW01_sub_10)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_199 (edge_detection_2_DW01_sub_9)
                                          0.000    0.000    3.472 3.47e-06   0.0
      sub_204 (edge_detection_2_DW01_sub_8)
                                          0.000    0.000    3.472 3.47e-06   0.0
      add_213 (edge_detection_2_DW01_add_11)
                                          0.000    0.000    3.984 3.98e-06   0.0
      add_214 (edge_detection_2_DW01_add_10)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_218 (edge_detection_2_DW01_add_9)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_219 (edge_detection_2_DW01_add_8)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_231 (edge_detection_2_DW01_add_7)
                                          0.000    0.000    5.168 5.17e-06   0.0
    E6 (edge_detection_3)                 1.815   69.411  147.203   71.226   6.1
      sub_204 (edge_detection_3_DW01_sub_13)
                                          0.000    0.000    3.473 3.47e-06   0.0
      sub_202 (edge_detection_3_DW01_sub_12)
                                          0.000    0.000    3.411 3.41e-06   0.0
      sub_199 (edge_detection_3_DW01_sub_11)
                                          0.000    0.000    3.994 3.99e-06   0.0
      sub_200 (edge_detection_3_DW01_sub_10)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_203 (edge_detection_3_DW01_sub_9)
                                          0.000    0.000    3.894 3.89e-06   0.0
      sub_201 (edge_detection_3_DW01_sub_8)
                                          0.000    0.000    3.528 3.53e-06   0.0
      add_213 (edge_detection_3_DW01_add_11)
                                          0.000    0.000    3.984 3.98e-06   0.0
      add_214 (edge_detection_3_DW01_add_10)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_218 (edge_detection_3_DW01_add_9)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_219 (edge_detection_3_DW01_add_8)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_231 (edge_detection_3_DW01_add_7)
                                          0.000    0.000    5.148 5.15e-06   0.0
    E5 (edge_detection_4)                 1.815   69.411  147.557   71.226   6.1
      sub_199 (edge_detection_4_DW01_sub_13)
                                          0.000    0.000    3.714 3.71e-06   0.0
      sub_200 (edge_detection_4_DW01_sub_12)
                                          0.000    0.000    3.905 3.91e-06   0.0
      sub_203 (edge_detection_4_DW01_sub_11)
                                          0.000    0.000    3.894 3.89e-06   0.0
      sub_204 (edge_detection_4_DW01_sub_10)
                                          0.000    0.000    3.833 3.83e-06   0.0
      sub_201 (edge_detection_4_DW01_sub_9)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_202 (edge_detection_4_DW01_sub_8)
                                          0.000    0.000    3.350 3.35e-06   0.0
      add_213 (edge_detection_4_DW01_add_11)
                                          0.000    0.000    3.984 3.98e-06   0.0
      add_214 (edge_detection_4_DW01_add_10)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_218 (edge_detection_4_DW01_add_9)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_219 (edge_detection_4_DW01_add_8)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_231 (edge_detection_4_DW01_add_7)
                                          0.000    0.000    5.076 5.08e-06   0.0
    E4 (edge_detection_5)                 1.815   69.411  146.547   71.226   6.1
      sub_199 (edge_detection_5_DW01_sub_13)
                                          0.000    0.000    3.622 3.62e-06   0.0
      sub_200 (edge_detection_5_DW01_sub_12)
                                          0.000    0.000    3.351 3.35e-06   0.0
      sub_203 (edge_detection_5_DW01_sub_11)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_202 (edge_detection_5_DW01_sub_10)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_201 (edge_detection_5_DW01_sub_9)
                                          0.000    0.000    3.472 3.47e-06   0.0
      sub_204 (edge_detection_5_DW01_sub_8)
                                          0.000    0.000    3.905 3.91e-06   0.0
      add_213 (edge_detection_5_DW01_add_11)
                                          0.000    0.000    3.984 3.98e-06   0.0
      add_214 (edge_detection_5_DW01_add_10)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_218 (edge_detection_5_DW01_add_9)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_219 (edge_detection_5_DW01_add_8)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_231 (edge_detection_5_DW01_add_7)
                                          0.000    0.000    5.266 5.27e-06   0.0
    E3 (edge_detection_6)                 1.815   69.411  148.599   71.226   6.1
      sub_199 (edge_detection_6_DW01_sub_13)
                                          0.000    0.000    3.539 3.54e-06   0.0
      sub_204 (edge_detection_6_DW01_sub_12)
                                          0.000    0.000    3.472 3.47e-06   0.0
      sub_201 (edge_detection_6_DW01_sub_11)
                                          0.000    0.000    3.832 3.83e-06   0.0
      sub_202 (edge_detection_6_DW01_sub_10)
                                          0.000    0.000    3.960 3.96e-06   0.0
      sub_200 (edge_detection_6_DW01_sub_9)
                                          0.000    0.000    4.022 4.02e-06   0.0
      sub_203 (edge_detection_6_DW01_sub_8)
                                          0.000    0.000    4.191 4.19e-06   0.0
      add_213 (edge_detection_6_DW01_add_11)
                                          0.000    0.000    3.984 3.98e-06   0.0
      add_214 (edge_detection_6_DW01_add_10)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_218 (edge_detection_6_DW01_add_9)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_219 (edge_detection_6_DW01_add_8)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_231 (edge_detection_6_DW01_add_7)
                                          0.000    0.000    5.148 5.15e-06   0.0
    E2 (edge_detection_7)                 1.816   69.412  146.995   71.228   6.1
      sub_199 (edge_detection_7_DW01_sub_13)
                                       7.95e-04 9.12e-04    3.351 1.71e-03   0.0
      sub_201 (edge_detection_7_DW01_sub_12)
                                          0.000    0.000    3.411 3.41e-06   0.0
      sub_200 (edge_detection_7_DW01_sub_11)
                                       2.79e-04 6.05e-04    3.833 8.88e-04   0.0
      sub_203 (edge_detection_7_DW01_sub_10)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_204 (edge_detection_7_DW01_sub_9)
                                          0.000    0.000    3.914 3.91e-06   0.0
      sub_202 (edge_detection_7_DW01_sub_8)
                                          0.000    0.000    3.571 3.57e-06   0.0
      add_213 (edge_detection_7_DW01_add_11)
                                          0.000    0.000    3.984 3.98e-06   0.0
      add_214 (edge_detection_7_DW01_add_10)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_218 (edge_detection_7_DW01_add_9)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_219 (edge_detection_7_DW01_add_8)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_231 (edge_detection_7_DW01_add_7)
                                          0.000    0.000    5.067 5.07e-06   0.0
    E1 (edge_detection_8)                 1.823   69.493  146.896   71.316   6.1
      sub_199 (edge_detection_8_DW01_sub_13)
                                       6.68e-03 7.00e-03    3.833 1.37e-02   0.0
      sub_201 (edge_detection_8_DW01_sub_12)
                                          0.000    0.000    3.350 3.35e-06   0.0
      sub_200 (edge_detection_8_DW01_sub_11)
                                       1.33e-03 2.66e-03    3.431 3.99e-03   0.0
      sub_203 (edge_detection_8_DW01_sub_10)
                                          0.000    0.000    3.472 3.47e-06   0.0
      sub_202 (edge_detection_8_DW01_sub_9)
                                       2.17e-04 4.18e-04    3.350 6.39e-04   0.0
      sub_204 (edge_detection_8_DW01_sub_8)
                                          0.000    0.000    3.895 3.89e-06   0.0
      add_213 (edge_detection_8_DW01_add_11)
                                          0.000    0.000    3.984 3.98e-06   0.0
      add_214 (edge_detection_8_DW01_add_10)
                                          0.000    0.000    4.056 4.06e-06   0.0
      add_218 (edge_detection_8_DW01_add_9)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_219 (edge_detection_8_DW01_add_8)
                                          0.000    0.000    3.850 3.85e-06   0.0
      add_231 (edge_detection_8_DW01_add_7)
                                          0.000    0.000    5.067 5.07e-06   0.0
  B1_DUT (buffer_window)                  2.930  106.920  157.244  109.850   9.5
  GS_DUT (grayscale)                      0.657   23.551   45.803   24.208   2.1
    add_184 (grayscale_DW01_add_1)     2.41e-02 3.40e-02    2.898 5.81e-02   0.0
  AHB_DUT (AHB_wrapper)                  20.984  299.356  520.742  320.341  27.6
    III (address_counter)                11.452  119.029  278.517  130.482  11.2
      r362 (address_counter_DW01_inc_3)
                                          0.202    0.232   10.296    0.434   0.0
      add_234 (address_counter_DW01_inc_2)
                                          0.113    0.348    9.318    0.461   0.0
      add_257 (address_counter_DW01_add_9)
                                          0.167    0.391    9.330    0.559   0.0
      add_387 (address_counter_DW01_add_8)
                                          0.167    0.141    9.330    0.308   0.0
      add_368 (address_counter_DW01_add_7)
                                          0.599    0.570   18.158    1.169   0.1
      add_238 (address_counter_DW01_add_6)
                                          0.532    0.626   18.267    1.158   0.1
      sub_86 (address_counter_DW01_dec_0)
                                          0.000    0.000    4.968 4.97e-06   0.0
    II (AHB_slave)                        6.101   89.736  113.605   95.837   8.2
    I (AHB)                               3.429   90.586  128.589   94.015   8.1
1
