================================================================================ 
Commit: cb8511c511c26998f725776f0d08a812e113bfd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 10 10:36:25 2023 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Include/MrcVersionInfo.h
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: eb18a480af4710ba16dedaf35c289223efb67c7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:29:12 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4272_00

[Feature Description]
Update BIOS version to 4272_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xB7
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Jul 4 12:45:22 2023 +0800
Change-Id: I75ec2a88de9b73c12681868a01a3b80c4ea6ca20
Original commit hash: 535cf28b8c2612f79d1951dc5dbb4cb939f715b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f8fd07f4fdb72e8d0c5dd79834fdc84affced650 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:29:10 2023 +0800 
-------------------------------------------------------------------------------- 
BIOS support for HSPHY unified FW

[Feature Description]
BIOS will provide information for HSPHY FW
to identify on which platform FW is running on

Package/Module: ClientOneSilicon

[Impacted Platform]
ALL

Hsd-es-id: 16021166157
Original commit date: Mon May 29 19:59:27 2023 +0530
Change-Id: I30d7e2200c5a541c3bab6e916499e7afb9de1691
Original commit hash: 41501ee0aaefdf68316a6c40d2bd9c4dcb12aaeb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c

================================================================================ 
Commit: a8e69896b5fb04f58d5c0bd34692d6b804733b0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:29:08 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][CNV][RPL-R] GUID lock ACPI indicator is the correct to drivers.
[Issue Description]
ACPI GuidLock Status was assigned under WifiEnable items.

[Resolution]
Move GuidLock Status assign out of Wifi Enable Conditions.

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-refresh

Hsd-es-id: 15013725719
Original commit date: Wed Jun 28 17:17:57 2023 +0800
Change-Id: I05e4880471a17f0b76d2a34446a41935af8bd598
Original commit hash: b9988a6a59bd1563901dd494a0c8fa79df5c5fe3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: d6b3949108413f20f0ae0c8805393c9b8c4bb571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:29:06 2023 +0800 
-------------------------------------------------------------------------------- 
RPL platform FastStartup failed issue fix

[Issue Description]
Assessment Boot performance(Fast startup) return failure

[Resolution]
Add the FastBoot PPI to clean Boot Flag Status

Package/Module:
AlderLakeBoardPkg
ClientOneSiliconPkg

[Impacted Platform]
RPL

Hsd-es-id: 15013288498
Original commit date: Fri May 26 16:42:52 2023 +0800
Change-Id: Ia361ea64337739338a8b32123aff0e2b3fb770b4
Original commit hash: 1b9a687550168cdbdfbc9b8d2096fa00fe1cf9eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: 00b54ac06d6899b792fd903207868f3d17c0f6f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:29:04 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.174

Hsd-es-id: N/A
Original commit date: Sat Jun 17 17:26:03 2023 -0700
Original commit hash: 7bbfb90940e5824104b5e93254351a8ad5dc1c60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28ed27cd3cc22367dd9dc337154a409687028a68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:29:02 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][RPL-S] Provide a callback interface for TXT clean reset

[Feature Description]
Install a ppi before reset triggered by TXT clean for platform to use

Package/Module: MRC

[Impacted Platform]
RPL

Hsd-es-id: 14019654210
Original commit date: Thu Jun 8 15:09:58 2023 +0800
Change-Id: I8675236b69415d5d3b089daf0bdb5df300d37917
Original commit hash: 36a254d6e17a54909aaf13b80c448861673bfcee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: baf4b281ff895a879ca20ac529033bd49f32a6a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:29:01 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4251_00

[Feature Description]
Update BIOS version to 4251_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xB5
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Jun 19 17:05:02 2023 +0800
Change-Id: Ib63a38c4c7cf2fbf9da9b3614096eb97b075cba1
Original commit hash: be8e7a7b9e68599422299630bcffd1393ebade2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0a2144b07ae196fde1566fcc88988b31a2a794a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:59 2023 +0800 
-------------------------------------------------------------------------------- 
Fixing potential overflow in SMM SPI handler

[Issue Description]
SMM SPI handler is susceptible to TOCTOU attack using DMA modification
between the time when handler copies and then fixes enclosed structure
pointers.
If attacker allocates external communication buffer right before SMRAM
then on handler exit it is possible to cause overflow and corrupt SMRAM.

[Resolution]
Added parameter to FixBufferPointer function for function detection in
SMM_SPI_HEADER instead of relying of data in said header because this is
potential vector of attack.
This is a fix for CVE-2023-32282.

Package/Module:
OneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub

[Impacted Platform]
ALL

Hsd-es-id: 18030824501
Original commit date: Thu Jun 1 10:24:20 2023 +0200
Original commit hash: e90abf660a5349075672b05be1f4f7d7b1023370

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 2bb5aea86adfa7048332ff765dfabc0e4a9f3c2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:57 2023 +0800 
-------------------------------------------------------------------------------- 
Change power meter I2C address from 8 bit to 7 bit for RPL-HX AEP

[Feature Description]
Change the powermeter I2c address to 7 bit address to resolve yellow bang issue.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 16020922889
Original commit date: Wed Jun 7 14:09:07 2023 +0530
Change-Id: If97b02036799dc96f04a51537f31ec4a26d73a5b
Original commit hash: 7a4f7fc344c1cf1d57f038a341f8b95aacc6ee06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: fd87dbc0152b88d1d9ea41407278b309f153a3b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:55 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4245_00

[Feature Description]
Update BIOS version to 4245_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xB4

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Jun 16 15:33:15 2023 +0800
Change-Id: I6a4b1133f339104aab109c99efc6217d4a6ba571
Original commit hash: b9f11b7d101a10df26614007507a7887973836d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5c9d27c390b7db053171973c2b1c973bed05a2db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:51 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x411a

[Feature Description]
Add uCode m_e0_b06a2_0000411a.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15013638337
Original commit date: Wed May 3 18:58:03 2023 +0800
Change-Id: Ib31c06b381d28b882500857e1e846ad38f50b8fe
Original commit hash: 64b0d4cd4f16de2ede73a6712e8482fbe6b24a97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 98e5457eb98d8024258d1a2cea70f69163f8ba60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:49 2023 +0800 
-------------------------------------------------------------------------------- 
Check PCI VendorId for PEG62

[Issue Description]
Some silicones may not support PEG62 and
PciSegmentRead will be 0xFFFF. Check this
type will cost a lot of time.

[Resolution]
Add PCI VendorId check. This can avoid unnecessary
check for PEG62.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14019560568
Original commit date: Tue Jun 13 16:52:44 2023 +0800
Change-Id: I999506de29c7d5bd3a24089dca7759c993fcc711
Original commit hash: 39137c73caa562a852cb4adea84421ca60efabf3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: 77f9745e5b8f3061ca88c6390df64063a82c0d39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:47 2023 +0800 
-------------------------------------------------------------------------------- 
Adding MRC Version to FSP

[Feature Description]
Adding MRC version into FSP.

Package/Module:
AlderLakeFspPkg, AlderLakeFspBinPkg, ClientOneSiliconPkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 16020743978
Original commit date: Thu May 18 17:01:12 2023 +0530
Change-Id: Id2d6ce9176ba0164ffa02a4f045931e53cc4bf53
Original commit hash: 30917c23069bf1c46e841843c38aa80559d1a162

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
ClientOneSiliconPkg/Fsp/Include/MrcVersionInfo.h

================================================================================ 
Commit: 9aeb818fee3cee2bb9bf5d3723b4b82cedcb1a54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:46 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][GPIO][CNV] BIOS tri-state the BT_PCM/CRF interface per integrated/discrete.

[Feature Description]
During Pre MEM GPIO Init,
When Discrete Audio Offload is Enabled,
Program High-Z on GPP_F_4(CNV_RF_RESET) and GPP_F_5(MODEM_CLKREQ_R)
When Discrete Audio Offload is Disabled,
Program High-Z on signal GPP_R_5(BT_PCMFRM) and GPP_R_6(BT_PCMOUT)

Package/Module:
AlderLakeBoardPkg, AlderLakePlatSamplePkg

[Impacted Platform]
RPL U refresh

Hsd-es-id: 15013631340
Original commit date: Tue Jun 13 13:23:35 2023 +0800
Change-Id: I730359261bb4b9fc10d056665f31dedc6976fc3b
Original commit hash: 2c9dddf329602aea06bb78bce9e839cc68a44a0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 67dd8dc948ab40cac4320a80dcdb2ba511ba72ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:43 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-S B0- 0x119

[Feature Description]
Add uCode m_32_b0671_00000119.pdb for RPL-S B0

Package/Module:
uCode patch

[Impacted Platform]
S, HX

Hsd-es-id: 15013624665
Original commit date: Tue Jun 13 16:05:42 2023 +0800
Change-Id: I5dd5bbba69550c6bb5657c663a3006f67788af54
Original commit hash: cc6df40800233951bb1317bc723d22e58e2ac282

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9b836b57433af727048a5b7554d61beb8b368d74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:41 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4119

[Feature Description]
Add uCode m_e0_b06a2_00004119.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15013616783
Original commit date: Wed May 3 18:58:03 2023 +0800
Change-Id: Ib3cf40dbf6171976248ca7e6fa7bbf6c0dca478a
Original commit hash: d25c21d7d9eea27d5b886639fb3e315865dca53f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c0b0c879d798d525f4ca807a12c4e53c1d6acf23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:40 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL]Disable NVMe Recovery Feature

[Issue Description]
IFP Fused Units POST hang 007F with IDLM Token

[Resolution]
Disable NVMe Recovery Feature PCD

Package/Module: AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

[Impacted Platform]
ALL

Hsd-es-id: 15013582431
Original commit date: Tue Jun 6 16:03:07 2023 +0800
Change-Id: Ic709abf02ec78e87fc0d7a14a393a5582cbdeaff
Original commit hash: 4af70b3f9f3ef0b2fbe67db38c51e29ca30f7aaf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 23db7fcbb413a7bf657ddaab823aa9f5b7041820 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:38 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][CNV] Unable Write CNVi BT variable when GUID Lock Disabled.

[Issue Description]
Can not to Write the CNVi BT variable,
even CNV GUID Lock feature was disable.

[Resolution]
The parameter of lock variable function
RegisterBasicVariablePolicy() not correct,
should lock by Variable GUID and Name not whole GUID space.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL,RPL

Hsd-es-id: 16020876238
Original commit date: Mon Jun 5 11:12:57 2023 +0800
Change-Id: Ic965b3bcb59b6fea3c573216cdd9f718814df249
Original commit hash: 7f3f3fbad49af05632a7d6ca39dd30ef49bda2ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c

================================================================================ 
Commit: ce8db2ca392781c03217e44daec80ab2cd180f99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:36 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4118

[Feature Description]
Add uCode m_e0_b06a2_00004118.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15013576632
Original commit date: Wed May 3 18:58:03 2023 +0800
Change-Id: I51f2ee7a027ba3e7c27330d8439df63064ee46aa
Original commit hash: 68eb0ad9fcfd47f343231b1bf121197e78b03c4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e662d78e4db20a1f38b2d73fb54c7e0976db38ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:34 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.173

Hsd-es-id: N/A
Original commit date: Thu Jun 15 20:25:16 2023 -0700
Original commit hash: 08da194c61b03e0167237a8f741633e0d84c2e1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 668f1efef23a879dee38dd6e076ffb29db2c3f4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:33 2023 +0800 
-------------------------------------------------------------------------------- 
LP5 T3 1R to run 5200

[Feature Description]
LP5 T3 1R to run 5200.
SAGV enabled:
1R 2400G4, 4400G4, 5200G4, 4800G2

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22018447876
Original commit date: Fri Jun 16 06:54:38 2023 +0800
Change-Id: I5958cc0fdd33da7dd8856f357833b1ba0e35de6d
Original commit hash: 453f0c2f5f0a11b31d016a4958bf80903da722bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b610494a5cd30b355f32601ffe12decb708816fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:31 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.172

Hsd-es-id: N/A
Original commit date: Thu Jun 15 10:24:09 2023 -0700
Original commit hash: 7490e559929fcd4d34da56b200385c95d66cfb46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 399751f950115e406c762fb8dea40019cc49b457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:29 2023 +0800 
-------------------------------------------------------------------------------- 
AddrDecode need support single MC

[Issue Description]
Unable to decode BS Code using latest EncoderDecoder Tool.

[Resolution]
When only one MC is enabled, need get MC_org which saves
slice number.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
U, S, H.

Hsd-es-id: 15013616945
Original commit date: Fri Jun 9 22:59:56 2023 +0800
Change-Id: I7e257eb656c5343f54f6d8668f403e6a6a4be1d0
Original commit hash: 4fdf3d4f8c04706b5b7dd7aa894e64eefadebe79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c

================================================================================ 
Commit: 94285698aaa36f43510a48f8d1bbd1aa184d2792 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:27 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.171

Hsd-es-id: N/A
Original commit date: Mon Jun 5 17:27:55 2023 -0700
Original commit hash: 9877644c7799ca64b9b713637f95c70c2daa6d67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5302390744443c460de5331b66a179ed40e5e7ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:25 2023 +0800 
-------------------------------------------------------------------------------- 
MemoryInit: change the solution to get required memory size.

[Feature Description]
Get the memory size from gEfiMemoryTypeInformationGuid.
Previous check if the memory type is EfiMaxMemoryType,
it is EfiMaxMemoryType, means reach the end of HOB.
But currently the HOB data no change,
EfiMaxMemoryType defined in EDK2 is changed.
so it can't read the acturally memory data from HOB
Currently check the data length of HOB,
get the data from HOB according acturally HOB data length

Package/Module: C1S/MemoryInit

[Impacted Platform]
Default ALL

Hsd-es-id: 15013576331
Original commit date: Thu Jun 1 09:27:19 2023 +0800
Change-Id: Iedd0695bf1f1f32e7e9527f3f4e673d301f93703
Original commit hash: a43ad56a6310793ce893b564e099d96119a39515

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 2273dcb449db8a273a5db2ec6b6108a2eb48c598 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:24 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4231_01

[Feature Description]
Update BIOS version to 4231_01

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Jun 5 19:51:55 2023 +0800
Change-Id: I8a52dce6fcd459c6ae2180c9a917502ac43d763d
Original commit hash: 8a29a81c04af275e25739e78cab24c016f346d4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e182d05c0d611e2b109662f119ecfc875e57ad51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:22 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]PEG] Phison E26 Gen5 equalization fails when
a platform boots - because of fixed Gen5 DPTP=7

[Feature Description]
Change Gen5 Dptp recommended value from 7 to 5.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuPcieRp

[Impacted Platform]
ALL

Hsd-es-id: 15013578234
Original commit date: Wed May 24 23:12:36 2023 +0530
Change-Id: I79279725b6226b7d6155bf9436530968e631b84d
Original commit hash: e886a55fe208a11b9d8456e7b7f8afd39faa6044

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 5473f420e9c65f869afcf32c0f8107271dd626a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:20 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][GPIO][ADL/RPL-P]LP5 T3 RVP fix IOM AUX GPIO setting

[Feature Description]
Request to modify GPIO D11/D12/E20/E21/E22/E23 to Native Function 6.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
H,Y,U

Hsd-es-id: 15013560441
Original commit date: Fri Jun 2 13:53:52 2023 +0800
Change-Id: I2f63730a81dd8552012fec5da6d62f9ec197dc84
Original commit hash: dd3b712075744589792a9a9aeb7c732143db149b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: b43a751854eb6188ecc8a031068b953e354292ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:17 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4231_00

[Feature Description]
Update BIOS version to 4231_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xB3

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Jun 5 16:46:10 2023 +0800
Change-Id: I6d491fc847384db3513d3f95439a5965c88517ba
Original commit hash: d1cb66e57b1eeab1ef5404aeefb5428956087c21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b6b7a43e6ef47dc913adc57885824a3844687a6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:15 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.170

Hsd-es-id: N/A
Original commit date: Thu Jun 1 01:42:00 2023 -0700
Original commit hash: 2de3865eea910d7822be768830b021ca244b669b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 912d4d165859efeb8c6e29dbbdaafb017a7cede9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:14 2023 +0800 
-------------------------------------------------------------------------------- 
Disable TxEq and enable WrDs Up/Dn Training

[Feature Description]
Disable TxEq and enable WrDs Up/Dn Training

Package/Module: MRC

[Impacted Platform]
S

Hsd-es-id: 22018311256
Original commit date: Mon May 22 17:55:54 2023 +0800
Change-Id: I1e92c868fc45a374ab4fa4271eef34ee74e4ffa8
Original commit hash: fe21a6011b7090655dd4503c7abb53ae43302a21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 64bd8c54f784772de444d27e27d2b86398c5cab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:10 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] Fix USB Exposed Port System Test

[Issue Description]
USB Exposed Port System Test is failing in DC1

[Resolution]
Change the Type of CPU Bobcat Type C to USB_TYPEC_TBT

Package/Module:
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16020829261
Original commit date: Wed May 31 10:42:20 2023 +0800
Change-Id: I898e573360e0b6df6a62b5abcf29e04ee418fdc2
Original commit hash: 1b2f03433ee9beb566964a007ca67e824fdc17e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 90039aad7403b4f82447130cf8b84d449a67b6ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:08 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] PCIe WHEA event 17 Issue ANFES

[Issue Description]
It may randomly counter a windows event 17 issue with
RPL platform

[Resolution]
Updated the code to add a delay after equalization before 
sending out any transactions

Package/Module:
ClientOneSiliconPkg/PcieRp

[Impacted Platform]
All

Hsd-es-id: 15013487021
Original commit date: Wed May 24 14:32:25 2023 -0700
Change-Id: I27434509b4bbbfb396f1d06ace811575f566e6bb
Original commit hash: 5700114f74d157fa55009c5fa767dfb932e7540e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: 563906036dd8ab1667bc7a37bc6efe7f251e2027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:07 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Fix the Error in Debug log about OEMID

[Issue Description]
The output of OEMID in bios log is incorrect.

[Resolution]
Correct the print method.

Package/Module:Features/Audio

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 16020823915
Original commit date: Tue May 30 16:55:59 2023 +0800
Change-Id: Ida7a6cab9bee18c52eb13b9840f019e56088dbd8
Original commit hash: 4761053d95d5d12a301aab5a06b016bb13c9bda9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.c

================================================================================ 
Commit: a45be91ccd373ee576e2f6b277b5a9a3fa8606e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:05 2023 +0800 
-------------------------------------------------------------------------------- 
[AMT] AmthiGetPkiFqdnSuffix function uses
the wrong size of structure

[Issue Description]
AmthiGetPkiFqdnSuffix uses the wrong size of structure.

[Resolution]
Set the correct FQND suffix string size.

Package/Module:
ClientOneSiliconPkg/IpBlock/Amt

[Impacted Platform]
ALL

Hsd-es-id: 15013496225
Original commit date: Tue May 23 22:35:46 2023 +0800
Change-Id: Ia0db78739a4956fca2b6daba3e232dc07b02e770
Original commit hash: 9d7f8ac67f9a6bf06809bcce1be47e0ed8e70f8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/DxeAmthiMsgsLib/AmthiMsgsLib.c

================================================================================ 
Commit: e886ac9073f919153e4e6f7fd5affc4f08f4e0b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:03 2023 +0800 
-------------------------------------------------------------------------------- 
RPE: documentation should not enable in RPE

[Issue Description]
When trigger RPE, if Sanitization 3.0 support,
It can generate JSON for sanitization report

[Resolution]
add PcdEraseDocumentEnable with default value false
when trigger LPE and support Sanitization 3.0,
Set PcdEraseDocumentEnable to TRUE to generate JSON

Package/Module: AlderLakePlatSamplePkg/RPE

[Impacted Platform]
ALL

Hsd-es-id: 16020753986
Original commit date: Mon May 22 15:02:47 2023 +0800
Change-Id: I521f37e554144afa9067a24ed4ebce21285a0670
Original commit hash: 5a82cef90280a24adb1ddbd9edb2e210947a70e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: c50de1f104abbca7673494830536bcc6c2a5e2c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:28:01 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL HX][memory OC]Uncore voltage change cause S3 resume become reboot

[Issue Description]
During memory OC testing to override uncore voltage, but it causes
system fail to S3 resume

[Resolution]
Remove unnecessary warm-reset since PCODE can retain the uncore voltage
for memory OC and also resolved S3 resume fail issue.

Package/Module:ClientOneSiliconPkg/Overclocking

[Impacted Platform]
S, HX

Hsd-es-id: 15013435903
Original commit date: Fri May 12 02:13:08 2023 -0700
Change-Id: If5cd8f4d0da8ea6d36f61b05b039f918b48431d6
Original commit hash: 33681b342c6aab41bd503fbb6e2101a1a904ecbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: a0780063dc3f86ac972c32c7fabb6088fb4ad14a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:27:59 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX Update] Set SLDowngrade to FALSE for BR

[Issue Description]
SLDowngrade is TRUE for BR

[Resolution]
Set SLDowngrade to FALSE for BR

Package/Module:
AlderLakePlatSamplePkg/PlatformInitAdvanced

[Impacted Platform]
RPL-HX Update

Hsd-es-id: 16020537158
Original commit date: Mon May 8 17:50:24 2023 +0800
Change-Id: I8440f97aa6cc02a11473bfec123a87cfcc8a41d6
Original commit hash: 2afba280253de3fb03d569bb236a8214d9f089ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c

================================================================================ 
Commit: b74c613597738bd545e7a37b31ee880a0a1395fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:27:58 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL] Update TUID in TCSS _DSD as an integer"

[Issue Description]
After discussion, HSD#22017006362 is not BIOS bug. Hecne the previous
change is not needed.

[Resolution]
This reverts commit 213a0cb2e800ea27a29d4a19d41d34321cf87b37.

Package/Module:
AlderLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22017006362
Original commit date: Wed Apr 19 09:29:12 2023 +0800
Original commit hash: 632ab66701a56e4be6405be56fff5468b4b0ee01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: 355d428453e9dcd6d55af1218af1cf200d440328 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:27:57 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update TUID in TCSS _DSD as an integer

[Issue Description]
TCSS _DSD is using TUID directly in its package declaration. ASL
complier interprets it as string not integer.

[Resolution]
TCSS _DSD returns a name object instead of a hardcoded package.
The name object is always updated with proper TUID valus before
TCSS _DSD returns it to caller.

Package/Module:
AlderLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22017006362
Original commit date: Tue Apr 11 10:39:20 2023 +0800
Change-Id: I1a7c43bbb150c6b8f33f5a87a1e08b249074326b
Original commit hash: 896201927b0deff259b06d7fa98761a6a86e534c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: b5bff3e70d42f041abd1699aa0344f04ffa5b150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:27:55 2023 +0800 
-------------------------------------------------------------------------------- 
Revert SHA:20cdbade which makes it assert when Platform Debug Consent
set All+TraceHub

[Issue Description]
Revert SHA:20cdbade which makes it assert when Platform Debug Consent
set All+TraceHub

[Resolution]
Revert SHA:20cdbade

Package/Module:
lientOneSiliconPkg/IpBlock/TraceHub

[Impacted Platform]
ADL

Hsd-es-id: 15013117005
Original commit date: Thu Mar 30 14:07:02 2023 +0800
Change-Id: I57d026b68aa80d52027be299994f69d4791cceeb
Original commit hash: 64e5d1789c333561cd98c679ed85b5a23a338307

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf

================================================================================ 
Commit: 16312f6683127e2e3510482a1a647e14f0218d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:27:54 2023 +0800 
-------------------------------------------------------------------------------- 
Address code quality in PeiCpuTraceHubLib.c

[Issue Description]
This commit is intent to address below fixes
- RtitUBar might be used uninitialized in this function.
- RtitLBar might be used uninitialized in this function.

[Resolution]
Initialize uninitialized variables of PeiCpuTraceHubLib.c

Package/Module: C1S

[Impacted Platform]
C1S

Hsd-es-id: 15013096736
Original commit date: Tue Mar 28 16:17:32 2023 +0800
Change-Id: Idf264ed755da58a637c08e0f268508191ad1d107
Original commit hash: 173546afc93f336d58fe1d24b3292684dd4ac4c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: 31f3cbb160517a8450bd1ee7a3b5f48a0f70e462 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 7 16:27:53 2023 +0800 
-------------------------------------------------------------------------------- 
BSOD-DPC WATCHDOG VIOLATION observed while booting when Platform Debug
Consent - Enabled (All Probes + TraceHub) in BIOS

[Issue Description]
BSOD due to slowness when loading windows. When PDC is enabled All,
3 MTRRs are added for RTIT_BAR, FW_BAR, MSCUBAR which makes dynamic
MTRR running out to set higer range to WB (4G~128G) and slow down
windows loading.

[Resolution]
Merge RTIT with IGD aperture memory when condition is met to reduce
MTRR. Select RTIT for the size is small 0x4000 (WC), which tends to
create memory fraction when it comes to natural alignment.

Package/Module:
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib

[Impacted Platform]
ADL/RPL

Hsd-es-id: 16019439000
Original commit date: Mon Mar 20 16:52:37 2023 +0800
Change-Id: I6047ad918f06cf901273ec9b2bff5aaa46ea9e71
Original commit hash: 3ead34d587b643f554bd645f18df513cd4bee5d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf
