<stg><name>reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i45"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reverse_in_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:2 %specperformance_ln357 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specperformance_ln357"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:3 %store_ln0 = store i5 0, i5 %i45

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln357 = br void %VITIS_LOOP_361_6.split.i

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_361_6.split.i:0 %i45_load = load i5 %i45

]]></Node>
<StgValue><ssdm name="i45_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:1 %zext_ln357 = zext i5 %i45_load

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_361_6.split.i:5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_361_6.split.i:6 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:7 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:8 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_361_6.split.i:9 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_361_6.split.i:10 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:11 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:12 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_361_6.split.i:13 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_361_6.split.i:14 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:15 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:16 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_361_6.split.i:17 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_361_6.split.i:18 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:19 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:20 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:31 %i = add i5 %i45_load, i5 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:32 %icmp_ln357 = icmp_eq  i5 %i45_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln357"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_361_6.split.i:33 %store_ln357 = store i5 %i, i5 %i45

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_361_6.split.i:34 %br_ln357 = br i1 %icmp_ln357, void %VITIS_LOOP_361_6.split.i, void %reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:7 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:8 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:11 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:12 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:15 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:16 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:19 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:20 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_361_6.split.i:2 %specpipeline_ln358 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specpipeline_ln358"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_361_6.split.i:3 %speclooptripcount_ln357 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln357"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_361_6.split.i:4 %specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln357"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:7 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:8 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:11 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:12 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:15 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:16 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:19 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_361_6.split.i:20 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr

]]></Node>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_361_6.split.i:21 %bitcast_ln364 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln364"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_361_6.split.i:22 %bitcast_ln364_1 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln364_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_361_6.split.i:23 %bitcast_ln364_2 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln364_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_361_6.split.i:24 %bitcast_ln364_3 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln364_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_361_6.split.i:25 %bitcast_ln364_4 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln364_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_361_6.split.i:26 %bitcast_ln364_5 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln364_5"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_361_6.split.i:27 %bitcast_ln364_6 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln364_6"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_361_6.split.i:28 %bitcast_ln364_7 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln364_7"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
VITIS_LOOP_361_6.split.i:29 %or_ln364_5_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln364_7, i32 %bitcast_ln364_6, i32 %bitcast_ln364_5, i32 %bitcast_ln364_4, i32 %bitcast_ln364_3, i32 %bitcast_ln364_2, i32 %bitcast_ln364_1, i32 %bitcast_ln364

]]></Node>
<StgValue><ssdm name="or_ln364_5_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
VITIS_LOOP_361_6.split.i:30 %write_ln364 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %reverse_in_stream_vector, i256 %or_ln364_5_i

]]></Node>
<StgValue><ssdm name="write_ln364"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
