---
date: "2023-09-22"
title: "RISC-V"
tags:
  - risc-v
  - cpu
  - assembly
  - fpga
  - embedded
llm_assisted: true
---
<!-- markdownlint-disable MD025 -->
# Risc-V
<!-- markdownlint-enable MD025 -->

[Building up a RISC-V Linux with Buildroot](https://web.archive.org/web/2023/http://jborza.com/emulation/2020/04/09/riscv-environment.html)

## Introduction

[EEVblog 1524 - The 10 CENT RISC V Processor CH32V003 - Page 1](https://www.eevblog.com/forum/blog/eevblog-1524-the-10-cent-risc-v-processor-ch32v003/)

## Assembly

* [rvalp: RISC-V Assembly Language Programming](https://github.com/johnwinans/rvalp)
* [Understanding Assembly Part I: RISC-V](https://mcyoung.xyz/2021/11/29/assembly-1/)
* [Great Ideas in Computer Architecture - Risc-V Assemby Language](https://inst.eecs.berkeley.edu/~cs61c/su21/pdfs/lectures/fa20-trimmed/lec07_lec08.pdf)
* [RISC-V Assembly Programming](https://riscv-programming.org)
* [RISC-V Assembly Programming: About the Book](https://riscv-programming.org/book.html)
* [RISC-V Assembly Programming: About the Simulator](https://riscv-programming.org/simulator.html)
* [RISC-V Assembly Language](https://web.eecs.utk.edu/~smarz1/courses/ece356/notes/assembly/)
* [The RISC-V Assembly Programmer's Manual](https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md)
* [Learn Multi platform Risc-V Assembly Programming... For Open Source CPUs!](https://www.chibialiens.com/riscv/)
* [RISC-V Assembler Reference](https://web.archive.org/web/2023/https://michaeljclark.github.io/asm.html)
* [RISC-V ASSEMBLY LANGUAGE Programmer Manual](https://shakti.org.in/docs/risc-v-asm-manual.pdf)
* [RISC-V ASM Tutorial Collection](https://www.youtube.com/playlist?list=PL6noQ0vZDAdh_aGvqKvxd0brXImHXMuLY) or [RISC-V ASM Tutorial Collection](https://youtube.com/playlist?list=PL6noQ0vZDAdh_aGvqKvxd0brXImHXMuLY&si=uCxMDbYTt-dPDomf)
* [CREATOR is a generic teaching simulator to program in assembly in which you can simulate the operation of different architectures on the same tool](https://github.com/creatorsim/creator)

## LLVM IR

* [Copy Hunting | TigerBeetle](https://tigerbeetle.com/blog/2023-07-26-copy-hunting/)
* [A Gentle Introduction to LLVM IR ¬∑ mcyoung](https://mcyoung.xyz/2023/08/01/llvm-ir/)

## RISC-V

* [RV32I Introduction](https://youtube.com/playlist?list=PL3by7evD3F53Dz2RiB47Ztp9l_piGVuus&si=tc9N5EjrUwVunCBr)
* [The Zephyr Project ‚Äì A proven RTOS ecosystem, by developers, for developers.](https://www.zephyrproject.org)
* [RISC-V International ‚Äì RISC-V: The Open Standard RISC Instruction Set Architecture](https://riscv.org)
* [Boards -- Zephyr Project Documentation](https://docs.zephyrproject.org/latest/boards/index.html)
* [Introduction -- Zephyr Project Documentation](https://docs.zephyrproject.org/latest/introduction/index.html)
* [Raspberry Pi Pico -- Zephyr Project Documentation](https://docs.zephyrproject.org/latest/boards/raspberrypi/rpi_pico/doc/index.html)

* [CHIPS Alliance ¬∑ GitHub](https://github.com/chipsalliance)

## TODO RISC-V

* [RISC-V Assembly Language Programming](https://github.com/johnwinans/rvalp)
* [RISC-V Dynamic Debugging Tool](https://github.com/johnwinans/rvddt)
* [RISC-V Emulators and Simulators](https://wiki.riscv.org/display/HOME/Emulators+and+Simulators)
* [Spike, the RISC-V ISA Simulator](https://github.com/riscv-software-src/riscv-isa-sim)
* [Prebuilt RISC-V GCC Toolchains for Linux](https://github.com/stnolting/riscv-gcc-prebuilt/releases)
* [RISC-V Proxy Kernel and Boot Loader](https://github.com/riscv-software-src/riscv-pk)

## Teaching Cores

* [Designing a CPU in VHDL, Part 15: Introducing RPU](https://domipheus.com/blog/designing-a-cpu-in-vhdl-part-15-introducing-rpu/)
* [Designing a CPU in VHDL](https://domipheus.com/blog/designing-a-cpu-in-vhdl-part-1-rationale-tools-method/)
* [GitHub - Domipheus/RPU: Basic RISC-V CPU implementation in VHDL.](https://github.com/Domipheus/RPU)
* [rsd Wiki](https://github.com/rsd-devel/rsd/wiki/en-home) and [RSD: RISC-V Out-of-Order Superscalar Processor](https://github.com/rsd-devel/rsd) in SystemVerilog
* [Ice-V projects: exploring RISC-V implementations in Silice](https://github.com/sylefeb/Silice/blob/master/projects/ice-v/README.md)
* [FEMTORV32 / FEMTOSOC: a minimalistic RISC-V CPU](https://github.com/BrunoLevy/learn-fpga/tree/master/FemtoRV) and [GitHub - BrunoLevy/learn-fpga: Learning FPGA, yosys, nextpnr, and RISC-V](https://github.com/BrunoLevy/learn-fpga/tree/master) - Verilog
* [From Blinker to RISC-V](https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/README.md) - Verilog
* [learn-fpga-amaranth: Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL](https://github.com/bl0x/learn-fpga-amaranth) - Amaranth
* [A Bug-Free RISC-V Core without Simulation](https://tomverbeure.github.io/risc-v/2018/11/19/A-Bug-Free-RISC-V-Core-without-Simulation.html) and [MR1 formally verified RISC-V CPU](https://github.com/tomverbeure/mr1) - SpinalHDL

## Well Documented Cores
  
* [GitHub - SpinalHDL/VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation](https://github.com/SpinalHDL/VexRiscv) - SpinalHDL
* [SERV - The SErial RISC-V CPU](https://github.com/olofk/serv)
* [Super-Scalar RISCV CPU (SSRV) ‚Äî‚Äî A synthesizable solution on Super-Scalar and out-of-order | risclite.github.io](https://risclite.github.io)
* [GitHub - darklife/darkriscv: opensouce RISC-V cpu core implemented in Verilog from scratch in one night!](https://github.com/darklife/darkriscv)
* [PulseRain Reindeer - RISCV RV32IM Soft CPU](https://github.com/PulseRain/Reindeer)
* [RudolV: RISC-V processor](https://github.com/bobbl/rudolv)
* [NOEL-V (RISC-V)](https://www.gaisler.com/index.php/products/processors/noel-v)
* [lizard: Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL](https://github.com/cornell-brg/lizard)

---

* [The NEORV32 RISC-V Processor](https://stnolting.github.io/neorv32/)
* [üñ•Ô∏è A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL](https://github.com/stnolting/neorv32)
* [‚úîÔ∏èPort of RISCOF to verify the NEORV32 Processor's RISC-V ISA compatibility.](https://github.com/stnolting/neorv32-riscof)
* [üìÅ NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.](https://github.com/stnolting/neorv32-setups)
* [User Guide The NEORV32 RISC-V Processor](https://stnolting.github.io/neorv32/ug/)
* [NEORV32 -- Zephyr Project Documentation](https://docs.zephyrproject.org/latest/boards/others/neorv32/doc/index.html)

---

* [GitHub - RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog: risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom](https://github.com/RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog)
* [MYTH Workshop 2 RISC-V.pdf - Google Drive](https://drive.google.com/file/d/1tqvXmFru31-tezDX30jTNJoLcQk308UM/view)
* [MYTH RISC-V (RV32I) CPU Cores](https://github.com/stevehoover/RISC-V_MYTH_Workshop/blob/master/student_projects.md)
* [GitHub - akilm/MYTH-RV32I-core-akilm: RV32I core using TL-Verilog.This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover](https://github.com/akilm/MYTH-RV32I-core-akilm)
* [GitHub - ShonTaware/RISC-V_Core_4_Stage: RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set](https://github.com/ShonTaware/RISC-V_Core_4_Stage)

## Systems

* [ESP - open SoC platform](https://esp.cs.columbia.edu/docs/)
* [Welcome to Chipyard‚Äôs documentation](https://chipyard.readthedocs.io/en/latest/index.html)
* [PicoSoC - A simple example SoC using PicoRV32](https://github.com/YosysHQ/picorv32/tree/master/picosoc)
* [Riscy-SoC: Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog](https://github.com/AleksandarKostovic/Riscy-SoC)
* [rocket-chip: Rocket Chip Generator](https://github.com/chipsalliance/rocket-chip)
* [Enjoy-Digital ¬ª FPGA-based design services and Open-Source](http://www.enjoy-digital.fr)
* [Linux on LiteX-VexRiscv](https://github.com/litex-hub/linux-on-litex-vexriscv)
* [LiteX VexRiscv -- Zephyr Project Documentation](https://docs.zephyrproject.org/latest/boards/enjoydigital/litex_vexriscv/doc/index.html)
* [VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation](https://github.com/SpinalHDL/VexRiscv#briey-soc)
* [SoC toplevel (Pinsec) ‚Äî SpinalHDL documentation](https://spinalhdl.github.io/SpinalDoc-RTD/master/SpinalHDL/Legacy/pinsec/hardware_toplevel.html)
* [ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.](https://github.com/lcbcFoo/ReonV)
* [PULP FAQs](https://pulp-platform.org/index.html)
* [This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.](https://github.com/pulp-platform/pulpissimo)
* [pulpino: An open-source microcontroller system based on RISC-V](https://github.com/pulp-platform/pulpino)

## Open Source Cores

### Amaranth

* [icicle: 32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs](https://github.com/grahamedgecombe/icicle)
* [minerva: A 32-bit RISC-V soft processor](https://github.com/minerva-cpu/minerva)  

### VHDL

* [Instant SoC](https://www.fpga-cores.com/instant-soc/) using C++

### Verilog

* [SCR1 is a high-quality open-source RISC-V MCU core in Verilog](https://github.com/syntacore/scr1)
* [SoftCPU/SoC engine-V](https://github.com/micro-FPGA/engine-V)
* [JiVe: Small micro-coded RISC-V softcore](https://github.com/fredrequin/JiVe)
* [riscv-steel-core: Processor core implementing the base RV32I instruction set of the RISC-V ISA](https://github.com/riscv-steel/riscv-steel-core/tree/main)
* [mriscv: A 32-bit Microcontroller featuring a RISC-V core](https://github.com/onchipuis/mriscv)
* [riscv: RISC-V CPU Core (RV32IM)](https://github.com/ultraembedded/riscv)
* [biriscv: 32-bit Superscalar RISC-V CPU](https://github.com/ultraembedded/biriscv)

### System Verilog

* [Featherweight RISC-V implementation](https://github.com/Featherweight-IP/fwrisc)
* [VeeR EH1 core](https://github.com/chipsalliance/Cores-VeeR-EH1)
* [sfu-rcl / Taiga-project ¬∑ GitLab](https://gitlab.com/sfu-rcl/taiga-project)
* [Lean but mean RISC-V system!](https://github.com/pulp-platform/snitch)
* [RoaLogic/RV12: RISC-V CPU Core](https://github.com/RoaLogic/RV12/tree/master)
* [SCRX Processor IP by Syntacore](https://syntacore.com/page/products/processor-ip) (see also [SCR1](#verilog) in Verilog section)
* [Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.](https://github.com/lowRISC/ibex)
* [Ibex: An embedded 32 bit RISC-V CPU core -- Ibex Documentation](https://ibex-core.readthedocs.io/en/latest/index.html)
* [A demo system for Ibex including debug support and some peripherals](https://github.com/lowrisc/ibex-demo-system)
  
### TL-Verilog

* [WARP-V Core Configurator](https://warp-v.org)
* [WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.](https://github.com/stevehoover/warp-v)

### Chisel

* [educational microarchitectures for risc-v isa](https://github.com/ucb-bar/riscv-sodor)
* [riscv-boom: SonicBOOM: The Berkeley Out-of-Order Machine](https://github.com/riscv-boom/riscv-boom)

### Spinal HDL

* [SpinalHDL/VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)

## Even More Cores

* [Exchange ‚Äì RISC-V International](https://riscv.org/exchange/)
* [RISC-V SoftCPU Contest Highlights ‚Äì RISC-V International](https://riscv.org/blog/2018/12/risc-v-softcpu-contest-highlights/)
* [OpenHW Group ¬∑ GitHub](https://github.com/openhwgroup)
* [RISC-V Cores, SoC platforms and SoCs](https://github.com/riscvarchive/riscv-cores-list)

### Simulations / Emulations

* [riscv-non-isa/riscv-arch-test](https://github.com/riscv-non-isa/riscv-arch-test)
* [Risc-V Assembly](https://youtu.be/GWiAQs4-UQ0?si=RvFJqRN5h1U0tYY6)
* [Spike, a RISC-V ISA Simulator](https://github.com/riscv-software-src/riscv-isa-sim)
* [Writing a simple RISC-V emulator in plain C](https://fmash16.github.io/content/posts/riscv-emulator-in-c.html)
* [Simple and compact RISC-V RS32I implementation written in C](https://github.com/MicroCoreLabs/Projects/blob/master/RISCV_C_Version/C_Version/riscv.c)
* [A tiny C header-only risc-v emulator.](https://github.com/cnlohr/mini-rv32ima)
* [pico-rv32ima: Running Linux on RP2040 with the help of RISC-V emulation](https://github.com/tvlad1234/pico-rv32ima)
* [rv RV32IMC in ~600 lines of C89](https://github.com/mnurzia/rv)
* [TinyEMU is a system emulator for the RISC-V](https://bellard.org/tinyemu/)
* [rvemu: RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).](https://github.com/d0iasm/rvemu)
* [Writing a RISC-V Emulator in Rust](https://book.rvemu.app)
* [Reference implementation for the book "Writing a RISC-V Emulator in Rust".](https://github.com/d0iasm/rvemu-for-book)
* [RISCV32 Emulation (QEMU) -- Zephyr Project Documentation](https://docs.zephyrproject.org/latest/boards/qemu/riscv32/doc/index.html)
* [Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs](https://github.com/MIPT-ILab/mipt-mips/)
* [Documentation/Platforms/RISCV - QEMU](https://wiki.qemu.org/Documentation/Platforms/RISCV)
* [WepSIM](https://wepsim.github.io/wepsim/ws_dist/wepsim-classic.html?mode=ep&examples_set=Default-RISCV&example=14&simulator=assembly:registers&notify=false)

## Links

<!-- markdownlint-disable MD034 -->
<!-- markdownlint-enable MD034 -->
* [Posts ¬∑ mcyoung](https://mcyoung.xyz/posts.html)
* [GitHub - lowRISC/opentitan: OpenTitan: Open source silicon root of trust](https://github.com/lowRISC/opentitan)
