void t1_interrupts_clear ( adapter_t * adapter ) { unsigned int i ; ( void ) t1_sge_intr_clear ( adapter -> sge ) ; t1_tp_intr_clear ( adapter -> tp ) ; if ( adapter -> mc4 ) { t1_ulp_intr_clear ( adapter -> ulp ) ; t1_mc3_intr_clear ( adapter -> mc3 ) ; t1_mc4_intr_clear ( adapter -> mc4 ) ; t1_mc5_intr_clear ( adapter -> mc5 ) ; } for_each_port ( , ) { adapter -> port [ i ] . mac -> ops -> interrupt_clear ( adapter -> port [ i ] . mac ) ; adapter -> port [ i ] . phy -> ops -> interrupt_clear ( adapter -> port [ i ] . phy ) ; } if ( t1_is_asic ( adapter ) ) { u32 pl_intr = t1_read_reg_4 ( adapter , A_PL_CAUSE ) ; t1_write_reg_4 ( adapter , A_PL_CAUSE , pl_intr | F_PL_INTR_EXT | F_PL_INTR_PCIX ) ; } ( void ) t1_os_pci_write_config_4 ( adapter , A_PCICFG_INTR_CAUSE , 0xffffffff ) ; } 