\hypertarget{classdram__controller__c}{
\section{dram\_\-controller\_\-c Class Reference}
\label{classdram__controller__c}\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}}
}


Base dram scheduling class (FCFS).  




{\ttfamily \#include $<$dram.h$>$}

Inheritance diagram for dram\_\-controller\_\-c:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classdram__controller__c}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classdram__controller__c_a7248fd90d56110a6b7694546f9eb0d24}{dram\_\-controller\_\-c} (\hyperlink{classmacsim__c}{macsim\_\-c} $\ast$simBase)
\item 
virtual \hyperlink{classdram__controller__c_a1c1930981dac68e329b7fba36926fe4c}{$\sim$dram\_\-controller\_\-c} ()
\item 
void \hyperlink{classdram__controller__c_a6da28c92cae6664ba2850cb7940e8c26}{init} (int id, int noc\_\-id)
\item 
bool \hyperlink{classdram__controller__c_a49256d356f26730395d1f80ddbc4b9e6}{insert\_\-new\_\-req} (\hyperlink{structmem__req__s}{mem\_\-req\_\-s} $\ast$mem\_\-req)
\item 
void \hyperlink{classdram__controller__c_a7e9c891a53b54277e87564f4883adf4a}{insert\_\-req\_\-in\_\-drb} (\hyperlink{structmem__req__s}{mem\_\-req\_\-s} $\ast$req, int bid, int rid, int cid)
\item 
void \hyperlink{classdram__controller__c_a73581d9a96758d6f7fa8cc085a0cbddf}{run\_\-a\_\-cycle} ()
\item 
void \hyperlink{classdram__controller__c_aaff58a137e82a8096c8c66f58cdff99d}{create\_\-network\_\-interface} (void)
\item 
\hypertarget{classdram__controller__c_a26feec2184a215067af8e24839ab4044}{
void {\bfseries print\_\-req} (void)}
\label{classdram__controller__c_a26feec2184a215067af8e24839ab4044}

\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static int {\bfseries dram\_\-req\_\-priority} \mbox{[}DRAM\_\-REQ\_\-PRIORITY\_\-COUNT\mbox{]}
\item 
static const char $\ast$ {\bfseries dram\_\-state} \mbox{[}DRAM\_\-STATE\_\-COUNT\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classdram__controller__c_aa867d0ef9025402fd101fa6805b7eabc}{bank\_\-schedule} ()
\item 
void \hyperlink{classdram__controller__c_ac756549d7ec5f7fa43da299ed202a765}{bank\_\-schedule\_\-new} ()
\item 
void \hyperlink{classdram__controller__c_a841f14d3e9210fe4cf61c8f2af3c8a6e}{bank\_\-schedule\_\-complete} ()
\item 
virtual \hyperlink{structdrb__entry__s}{drb\_\-entry\_\-s} $\ast$ \hyperlink{classdram__controller__c_a0ce04de6742977e7c962ef977c1b9da0}{schedule} (list$<$ \hyperlink{structdrb__entry__s}{drb\_\-entry\_\-s} $\ast$ $>$ $\ast$drb\_\-list)
\item 
void \hyperlink{classdram__controller__c_a4bb5af511ad009ac4e74ce07e4df745f}{channel\_\-schedule} ()
\item 
void \hyperlink{classdram__controller__c_aed40936dd5ade7769eb84a8624dc06a8}{channel\_\-schedule\_\-cmd} ()
\item 
void \hyperlink{classdram__controller__c_aa33f2630c24db2bec43bccd6c8a5e3cc}{channel\_\-schedule\_\-data} ()
\item 
bool \hyperlink{classdram__controller__c_adee305e1751db04ee9db1ffd30caa6a5}{avail\_\-data\_\-bus} (int)
\item 
Counter \hyperlink{classdram__controller__c_a064fedf84d64d7addfeed1ac14c5b749}{acquire\_\-data\_\-bus} (int, int, bool gpu\_\-req)
\item 
void \hyperlink{classdram__controller__c_a97f17a711a47b54cc912c11192978d85}{flush\_\-prefetch} (int bid)
\item 
void \hyperlink{classdram__controller__c_a64503f53340c0f14ab7f5bc64d55777d}{progress\_\-check} ()
\item 
bool \hyperlink{classdram__controller__c_afc34a8f4247b6197ee16f33383366303}{send\_\-packet} (\hyperlink{structdrb__entry__s}{drb\_\-entry\_\-s} $\ast$req)
\item 
void \hyperlink{classdram__controller__c_af4ab757ab961800b38c1a5602419c59f}{receive\_\-packet} (void)
\item 
virtual void \hyperlink{classdram__controller__c_a817c599eb63d1545e3351003fdf6da76}{on\_\-insert} (\hyperlink{structmem__req__s}{mem\_\-req\_\-s} $\ast$req, int bid, int rid, int cid)
\item 
virtual void \hyperlink{classdram__controller__c_ab9a5c51da823023ca5f0a3dbb68a8856}{on\_\-complete} (\hyperlink{structdrb__entry__s}{drb\_\-entry\_\-s} $\ast$req)
\item 
virtual void \hyperlink{classdram__controller__c_a27a7f5cb6b2a8666f4444816c0c86ba1}{on\_\-run\_\-a\_\-cycle} ()
\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
list$<$ \hyperlink{structdrb__entry__s}{drb\_\-entry\_\-s} $\ast$ $>$ $\ast$ \hyperlink{classdram__controller__c_ae827da2c640a345b548f55c4619df6c3}{m\_\-buffer}
\item 
list$<$ \hyperlink{structdrb__entry__s}{drb\_\-entry\_\-s} $\ast$ $>$ $\ast$ \hyperlink{classdram__controller__c_a62d96cc25786a499d89ae5d17732e532}{m\_\-buffer\_\-free\_\-list}
\item 
\hyperlink{structdrb__entry__s}{drb\_\-entry\_\-s} $\ast$$\ast$ \hyperlink{classdram__controller__c_a52b6d16df53c6b0482cbdc782719d3dc}{m\_\-current\_\-list}
\item 
int $\ast$ \hyperlink{classdram__controller__c_a7b69bd4b34ed9754a30e69e0bdebb609}{m\_\-current\_\-rid}
\item 
Counter $\ast$ \hyperlink{classdram__controller__c_ad4f31c52a4c3858ae5fae007bc954c09}{m\_\-bank\_\-ready}
\item 
Counter $\ast$ \hyperlink{classdram__controller__c_a923a18758cbecc2b240c619309f82cdd}{m\_\-data\_\-ready}
\item 
Counter $\ast$ \hyperlink{classdram__controller__c_a9ff45b23f89fb48e07a21253a28d5903}{m\_\-data\_\-avail}
\item 
Counter $\ast$ \hyperlink{classdram__controller__c_ab0c72ef77bc137b1ed16a060dd622c84}{m\_\-bank\_\-timestamp}
\item 
int \hyperlink{classdram__controller__c_a88d2351690ac79425da4af48c28a55bd}{m\_\-bus\_\-width}
\item 
int $\ast$ \hyperlink{classdram__controller__c_add7d44dbb73dedd43c51a97ee1d0c17d}{m\_\-byte\_\-avail}
\item 
Counter $\ast$ \hyperlink{classdram__controller__c_aeff0032fc196b65007b89d00499c2bd1}{m\_\-dbus\_\-ready}
\item 
int \hyperlink{classdram__controller__c_a98fd7fb6cf778ca6bba63a861b551bda}{m\_\-num\_\-bank}
\item 
int \hyperlink{classdram__controller__c_a9a20ac3f7fa0c171702fc265f0ccc9bc}{m\_\-num\_\-channel}
\item 
int \hyperlink{classdram__controller__c_ac3907c9a15aa3131c9aee34313a28e37}{m\_\-num\_\-bank\_\-per\_\-channel}
\item 
uns \hyperlink{classdram__controller__c_ae55d96ec26968a1343ac0de05bd6485d}{m\_\-cid\_\-mask}
\item 
uns \hyperlink{classdram__controller__c_a433a0c33c4b2075c99ac4f7d489ec66b}{m\_\-bid\_\-mask}
\item 
uns \hyperlink{classdram__controller__c_ab181fe193cffbadab11d1c2252f071d9}{m\_\-bid\_\-shift}
\item 
uns \hyperlink{classdram__controller__c_a47129cd3d0467da1d6e53c928226858e}{m\_\-rid\_\-shift}
\item 
uns \hyperlink{classdram__controller__c_aa31c9a4e62e699e26dab2bc03487f71e}{m\_\-bid\_\-xor\_\-shift}
\item 
float \hyperlink{classdram__controller__c_af929273981621d260089ba6187e73b38}{m\_\-dram\_\-one\_\-cycle\_\-cpu}
\item 
int \hyperlink{classdram__controller__c_abb28f2d1c7793e514a005a7bc15589d9}{m\_\-activate\_\-latency\_\-cpu}
\item 
int \hyperlink{classdram__controller__c_aef712e15ee703272a9381b82cd487bcb}{m\_\-precharge\_\-latency\_\-cpu}
\item 
int \hyperlink{classdram__controller__c_a5f58c9560276617cab02c610b01b2cb1}{m\_\-column\_\-latency\_\-cpu}
\item 
float \hyperlink{classdram__controller__c_a33c4f9781f46ee69715f6ab54b4eec46}{m\_\-dram\_\-one\_\-cycle\_\-gpu}
\item 
int \hyperlink{classdram__controller__c_a835ddca91edbc43e049d625eff2207f8}{m\_\-activate\_\-latency\_\-gpu}
\item 
int \hyperlink{classdram__controller__c_aa61d120e34408419e0962dafb2681402}{m\_\-precharge\_\-latency\_\-gpu}
\item 
int \hyperlink{classdram__controller__c_a6b725908a9e2d0f284780dfa345d6160}{m\_\-column\_\-latency\_\-gpu}
\item 
int \hyperlink{classdram__controller__c_a7b3d7fc2ce0d87fa1ff76b4a6ba607a1}{m\_\-id}
\item 
int \hyperlink{classdram__controller__c_a86f6215cf918c0a83ca2180b8dcea67c}{m\_\-noc\_\-id}
\item 
int \hyperlink{classdram__controller__c_aaf23b00bc5d6622200397b680a4a7e76}{m\_\-num\_\-completed\_\-in\_\-last\_\-cycle}
\item 
int \hyperlink{classdram__controller__c_a7fc3aa259f15cd2f9cc87753d458f166}{m\_\-starvation\_\-cycle}
\item 
int \hyperlink{classdram__controller__c_a5b6f52c05df415ba22de7b0eab87acb0}{m\_\-total\_\-req}
\item 
ManifoldProcessor $\ast$ \hyperlink{classdram__controller__c_a572404de89967a3b7294080ff7390110}{m\_\-terminal}
\item 
\hypertarget{classdram__controller__c_a12525bd69d3b3d22b90fcf221e2ff4fe}{
\hyperlink{classrouter__c}{router\_\-c} $\ast$ {\bfseries m\_\-router}}
\label{classdram__controller__c_a12525bd69d3b3d22b90fcf221e2ff4fe}

\item 
\hypertarget{classdram__controller__c_a2e14886cc34935d940b0a0c406ae6665}{
Counter {\bfseries m\_\-avg\_\-latency}}
\label{classdram__controller__c_a2e14886cc34935d940b0a0c406ae6665}

\item 
\hypertarget{classdram__controller__c_a1c8073fe1d1fe865dca1cff3f1eb4f6b}{
Counter {\bfseries m\_\-avg\_\-latency\_\-base}}
\label{classdram__controller__c_a1c8073fe1d1fe865dca1cff3f1eb4f6b}

\item 
\hypertarget{classdram__controller__c_a4e4902d43276cfd78e3d9388739e0ede}{
int {\bfseries m\_\-prev\_\-avg\_\-latency}}
\label{classdram__controller__c_a4e4902d43276cfd78e3d9388739e0ede}

\item 
\hypertarget{classdram__controller__c_a40213c48bdc493fbe4648b3da9642f72}{
int {\bfseries m\_\-prev\_\-stable\_\-avg\_\-latency}}
\label{classdram__controller__c_a40213c48bdc493fbe4648b3da9642f72}

\item 
\hypertarget{classdram__controller__c_ac0f959af69fb479c5627fd0174de1303}{
Counter {\bfseries m\_\-band}}
\label{classdram__controller__c_ac0f959af69fb479c5627fd0174de1303}

\item 
\hypertarget{classdram__controller__c_ab2742462a8063fe548c4e4210a95d842}{
Counter {\bfseries m\_\-band\_\-base}}
\label{classdram__controller__c_ab2742462a8063fe548c4e4210a95d842}

\item 
\hypertarget{classdram__controller__c_aac6cfe0db40ab180e3a9d51153c3bb9f}{
int {\bfseries m\_\-prev\_\-band}}
\label{classdram__controller__c_aac6cfe0db40ab180e3a9d51153c3bb9f}

\item 
\hypertarget{classdram__controller__c_a7cf5af76731c5975cd312b623e4bf4dd}{
int {\bfseries m\_\-prev\_\-stable\_\-band}}
\label{classdram__controller__c_a7cf5af76731c5975cd312b623e4bf4dd}

\item 
\hypertarget{classdram__controller__c_a5ddb04828e9b538431f4f9c806d123ba}{
int {\bfseries m\_\-avg\_\-band}}
\label{classdram__controller__c_a5ddb04828e9b538431f4f9c806d123ba}

\item 
\hypertarget{classdram__controller__c_a30b56e08d35ee79d538098c6e35cee23}{
int {\bfseries m\_\-stable\_\-counter}}
\label{classdram__controller__c_a30b56e08d35ee79d538098c6e35cee23}

\item 
\hypertarget{classdram__controller__c_a297088370cd5062c233fcab06c693022}{
int {\bfseries m\_\-dram\_\-state}}
\label{classdram__controller__c_a297088370cd5062c233fcab06c693022}

\item 
\hypertarget{classdram__controller__c_ac50ba6ff0ee2de611a2c2d2ca6210bbf}{
ofstream {\bfseries temp\_\-out}}
\label{classdram__controller__c_ac50ba6ff0ee2de611a2c2d2ca6210bbf}

\item 
\hyperlink{classmacsim__c}{macsim\_\-c} $\ast$ \hyperlink{classdram__controller__c_ae96442e89de273175e8d2ee453a2c688}{m\_\-simBase}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Base dram scheduling class (FCFS). 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{classdram__controller__c_a7248fd90d56110a6b7694546f9eb0d24}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!dram\_\-controller\_\-c@{dram\_\-controller\_\-c}}
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{dram\_\-controller\_\-c}]{\setlength{\rightskip}{0pt plus 5cm}dram\_\-controller\_\-c::dram\_\-controller\_\-c (
\begin{DoxyParamCaption}
\item[{{\bf macsim\_\-c} $\ast$}]{ simBase}
\end{DoxyParamCaption}
)}}
\label{classdram__controller__c_a7248fd90d56110a6b7694546f9eb0d24}
Constructor. 
\begin{DoxyParams}{Parameters}
\item[{\em simBase}]-\/ Pointer to base simulation class for perf/stat counters \end{DoxyParams}
\hypertarget{classdram__controller__c_a1c1930981dac68e329b7fba36926fe4c}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!$\sim$dram\_\-controller\_\-c@{$\sim$dram\_\-controller\_\-c}}
\index{$\sim$dram\_\-controller\_\-c@{$\sim$dram\_\-controller\_\-c}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{$\sim$dram\_\-controller\_\-c}]{\setlength{\rightskip}{0pt plus 5cm}dram\_\-controller\_\-c::$\sim$dram\_\-controller\_\-c (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classdram__controller__c_a1c1930981dac68e329b7fba36926fe4c}
virtual destructor. 

\subsection{Member Function Documentation}
\hypertarget{classdram__controller__c_a064fedf84d64d7addfeed1ac14c5b749}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!acquire\_\-data\_\-bus@{acquire\_\-data\_\-bus}}
\index{acquire\_\-data\_\-bus@{acquire\_\-data\_\-bus}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{acquire\_\-data\_\-bus}]{\setlength{\rightskip}{0pt plus 5cm}Counter dram\_\-controller\_\-c::acquire\_\-data\_\-bus (
\begin{DoxyParamCaption}
\item[{int}]{ channel\_\-id, }
\item[{int}]{ req\_\-size, }
\item[{bool}]{ gpu\_\-req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a064fedf84d64d7addfeed1ac14c5b749}
Acquire data bus access \hypertarget{classdram__controller__c_adee305e1751db04ee9db1ffd30caa6a5}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!avail\_\-data\_\-bus@{avail\_\-data\_\-bus}}
\index{avail\_\-data\_\-bus@{avail\_\-data\_\-bus}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{avail\_\-data\_\-bus}]{\setlength{\rightskip}{0pt plus 5cm}bool dram\_\-controller\_\-c::avail\_\-data\_\-bus (
\begin{DoxyParamCaption}
\item[{int}]{ channel\_\-id}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_adee305e1751db04ee9db1ffd30caa6a5}
Check whether data bus of a channel is available \hypertarget{classdram__controller__c_aa867d0ef9025402fd101fa6805b7eabc}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!bank\_\-schedule@{bank\_\-schedule}}
\index{bank\_\-schedule@{bank\_\-schedule}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{bank\_\-schedule}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::bank\_\-schedule (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_aa867d0ef9025402fd101fa6805b7eabc}
Schedule each bank. \hypertarget{classdram__controller__c_a841f14d3e9210fe4cf61c8f2af3c8a6e}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!bank\_\-schedule\_\-complete@{bank\_\-schedule\_\-complete}}
\index{bank\_\-schedule\_\-complete@{bank\_\-schedule\_\-complete}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{bank\_\-schedule\_\-complete}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::bank\_\-schedule\_\-complete (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a841f14d3e9210fe4cf61c8f2af3c8a6e}
Check whether previous request has been completed. \hypertarget{classdram__controller__c_ac756549d7ec5f7fa43da299ed202a765}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!bank\_\-schedule\_\-new@{bank\_\-schedule\_\-new}}
\index{bank\_\-schedule\_\-new@{bank\_\-schedule\_\-new}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{bank\_\-schedule\_\-new}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::bank\_\-schedule\_\-new (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_ac756549d7ec5f7fa43da299ed202a765}
When the previous request has been serviced, pick a new one based on the policy. \hypertarget{classdram__controller__c_a4bb5af511ad009ac4e74ce07e4df745f}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!channel\_\-schedule@{channel\_\-schedule}}
\index{channel\_\-schedule@{channel\_\-schedule}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{channel\_\-schedule}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::channel\_\-schedule (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a4bb5af511ad009ac4e74ce07e4df745f}
Schedule each dram channel \hypertarget{classdram__controller__c_aed40936dd5ade7769eb84a8624dc06a8}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!channel\_\-schedule\_\-cmd@{channel\_\-schedule\_\-cmd}}
\index{channel\_\-schedule\_\-cmd@{channel\_\-schedule\_\-cmd}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{channel\_\-schedule\_\-cmd}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::channel\_\-schedule\_\-cmd (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_aed40936dd5ade7769eb84a8624dc06a8}
Pick a command from banks \hypertarget{classdram__controller__c_aa33f2630c24db2bec43bccd6c8a5e3cc}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!channel\_\-schedule\_\-data@{channel\_\-schedule\_\-data}}
\index{channel\_\-schedule\_\-data@{channel\_\-schedule\_\-data}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{channel\_\-schedule\_\-data}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::channel\_\-schedule\_\-data (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_aa33f2630c24db2bec43bccd6c8a5e3cc}
Pick a data ready bank \hypertarget{classdram__controller__c_aaff58a137e82a8096c8c66f58cdff99d}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!create\_\-network\_\-interface@{create\_\-network\_\-interface}}
\index{create\_\-network\_\-interface@{create\_\-network\_\-interface}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{create\_\-network\_\-interface}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::create\_\-network\_\-interface (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}}
\label{classdram__controller__c_aaff58a137e82a8096c8c66f58cdff99d}
Create the network interface \hypertarget{classdram__controller__c_a97f17a711a47b54cc912c11192978d85}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!flush\_\-prefetch@{flush\_\-prefetch}}
\index{flush\_\-prefetch@{flush\_\-prefetch}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{flush\_\-prefetch}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::flush\_\-prefetch (
\begin{DoxyParamCaption}
\item[{int}]{ bid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a97f17a711a47b54cc912c11192978d85}
When a buffer is full, flush all prefetches in the buffer \hypertarget{classdram__controller__c_a6da28c92cae6664ba2850cb7940e8c26}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!init@{init}}
\index{init@{init}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::init (
\begin{DoxyParamCaption}
\item[{int}]{ id, }
\item[{int}]{ noc\_\-id}
\end{DoxyParamCaption}
)}}
\label{classdram__controller__c_a6da28c92cae6664ba2850cb7940e8c26}
Initialize a dram controller with network id and controller id. \hypertarget{classdram__controller__c_a49256d356f26730395d1f80ddbc4b9e6}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!insert\_\-new\_\-req@{insert\_\-new\_\-req}}
\index{insert\_\-new\_\-req@{insert\_\-new\_\-req}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{insert\_\-new\_\-req}]{\setlength{\rightskip}{0pt plus 5cm}bool dram\_\-controller\_\-c::insert\_\-new\_\-req (
\begin{DoxyParamCaption}
\item[{{\bf mem\_\-req\_\-s} $\ast$}]{ mem\_\-req}
\end{DoxyParamCaption}
)}}
\label{classdram__controller__c_a49256d356f26730395d1f80ddbc4b9e6}
Insert a new request from the memory system. \hypertarget{classdram__controller__c_a7e9c891a53b54277e87564f4883adf4a}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!insert\_\-req\_\-in\_\-drb@{insert\_\-req\_\-in\_\-drb}}
\index{insert\_\-req\_\-in\_\-drb@{insert\_\-req\_\-in\_\-drb}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{insert\_\-req\_\-in\_\-drb}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::insert\_\-req\_\-in\_\-drb (
\begin{DoxyParamCaption}
\item[{{\bf mem\_\-req\_\-s} $\ast$}]{ req, }
\item[{int}]{ bid, }
\item[{int}]{ rid, }
\item[{int}]{ cid}
\end{DoxyParamCaption}
)}}
\label{classdram__controller__c_a7e9c891a53b54277e87564f4883adf4a}
Insert a new request to dram request buffer (DRB). \hypertarget{classdram__controller__c_ab9a5c51da823023ca5f0a3dbb68a8856}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!on\_\-complete@{on\_\-complete}}
\index{on\_\-complete@{on\_\-complete}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{on\_\-complete}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::on\_\-complete (
\begin{DoxyParamCaption}
\item[{{\bf drb\_\-entry\_\-s} $\ast$}]{ req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classdram__controller__c_ab9a5c51da823023ca5f0a3dbb68a8856}
Function to do any book-\/keeping that might be needed by scheduling policies \hypertarget{classdram__controller__c_a817c599eb63d1545e3351003fdf6da76}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!on\_\-insert@{on\_\-insert}}
\index{on\_\-insert@{on\_\-insert}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{on\_\-insert}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::on\_\-insert (
\begin{DoxyParamCaption}
\item[{{\bf mem\_\-req\_\-s} $\ast$}]{ req, }
\item[{int}]{ bid, }
\item[{int}]{ rid, }
\item[{int}]{ cid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classdram__controller__c_a817c599eb63d1545e3351003fdf6da76}
Function to do any book-\/keeping that might be needed by scheduling policies \hypertarget{classdram__controller__c_a27a7f5cb6b2a8666f4444816c0c86ba1}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!on\_\-run\_\-a\_\-cycle@{on\_\-run\_\-a\_\-cycle}}
\index{on\_\-run\_\-a\_\-cycle@{on\_\-run\_\-a\_\-cycle}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{on\_\-run\_\-a\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::on\_\-run\_\-a\_\-cycle (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classdram__controller__c_a27a7f5cb6b2a8666f4444816c0c86ba1}
Function to do any book-\/keeping that might be needed by scheduling policies \hypertarget{classdram__controller__c_a64503f53340c0f14ab7f5bc64d55777d}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!progress\_\-check@{progress\_\-check}}
\index{progress\_\-check@{progress\_\-check}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{progress\_\-check}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::progress\_\-check (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a64503f53340c0f14ab7f5bc64d55777d}
Check the progress of dram controller. Although there are requests, if no request has been serviced for certain cycles raise exception. \hypertarget{classdram__controller__c_af4ab757ab961800b38c1a5602419c59f}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!receive\_\-packet@{receive\_\-packet}}
\index{receive\_\-packet@{receive\_\-packet}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{receive\_\-packet}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::receive\_\-packet (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_af4ab757ab961800b38c1a5602419c59f}
Receive a packet from the NoC \hypertarget{classdram__controller__c_a73581d9a96758d6f7fa8cc085a0cbddf}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!run\_\-a\_\-cycle@{run\_\-a\_\-cycle}}
\index{run\_\-a\_\-cycle@{run\_\-a\_\-cycle}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{run\_\-a\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}void dram\_\-controller\_\-c::run\_\-a\_\-cycle (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}}
\label{classdram__controller__c_a73581d9a96758d6f7fa8cc085a0cbddf}
Tick a cycle. \hypertarget{classdram__controller__c_a0ce04de6742977e7c962ef977c1b9da0}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!schedule@{schedule}}
\index{schedule@{schedule}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{schedule}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drb\_\-entry\_\-s} $\ast$ dram\_\-controller\_\-c::schedule (
\begin{DoxyParamCaption}
\item[{list$<$ {\bf drb\_\-entry\_\-s} $\ast$ $>$ $\ast$}]{ drb\_\-list}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classdram__controller__c_a0ce04de6742977e7c962ef977c1b9da0}
Pick the highest priority entry based one the policy. Each dram scheduling policy should override this function. 

Reimplemented in \hyperlink{classdc__frfcfs__c_a4ee4def84ca42d169c13aec01590eeb8}{dc\_\-frfcfs\_\-c}.

\hypertarget{classdram__controller__c_afc34a8f4247b6197ee16f33383366303}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!send\_\-packet@{send\_\-packet}}
\index{send\_\-packet@{send\_\-packet}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{send\_\-packet}]{\setlength{\rightskip}{0pt plus 5cm}bool dram\_\-controller\_\-c::send\_\-packet (
\begin{DoxyParamCaption}
\item[{{\bf drb\_\-entry\_\-s} $\ast$}]{ req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_afc34a8f4247b6197ee16f33383366303}
Send a packet to the NoC 
\begin{DoxyParams}{Parameters}
\item[{\em req}]memory request \end{DoxyParams}


\subsection{Member Data Documentation}
\hypertarget{classdram__controller__c_aceae2c83e6d35b3408b2b04efc8530b0}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!dram\_\-req\_\-priority@{dram\_\-req\_\-priority}}
\index{dram\_\-req\_\-priority@{dram\_\-req\_\-priority}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{dram\_\-req\_\-priority}]{\setlength{\rightskip}{0pt plus 5cm}int dram\_\-controller\_\-c::dram\_\-req\_\-priority\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classdram__controller__c_aceae2c83e6d35b3408b2b04efc8530b0}
{\bfseries Initial value:}
\begin{DoxyCode}
 
{
  0, 
  0, 
  0, 
  0, 
  0, 
  0, 
  0, 
  0, 
  0, 
  0, 
  0, 
  0  
}
\end{DoxyCode}
\hypertarget{classdram__controller__c_a5446c9ac632452dd729e7fed183fc443}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!dram\_\-state@{dram\_\-state}}
\index{dram\_\-state@{dram\_\-state}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{dram\_\-state}]{\setlength{\rightskip}{0pt plus 5cm}const char $\ast$ dram\_\-controller\_\-c::dram\_\-state\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classdram__controller__c_a5446c9ac632452dd729e7fed183fc443}
{\bfseries Initial value:}
\begin{DoxyCode}
 {
  "DRAM_INIT",
  "DRAM_CMD",
  "DRAM_CMD_WAIT",
  "DRAM_DATA",
  "DRAM_DATA_WAIT"
}
\end{DoxyCode}
\hypertarget{classdram__controller__c_abb28f2d1c7793e514a005a7bc15589d9}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-activate\_\-latency\_\-cpu@{m\_\-activate\_\-latency\_\-cpu}}
\index{m\_\-activate\_\-latency\_\-cpu@{m\_\-activate\_\-latency\_\-cpu}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-activate\_\-latency\_\-cpu}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-activate\_\-latency\_\-cpu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_abb28f2d1c7793e514a005a7bc15589d9}
ACT latency \hypertarget{classdram__controller__c_a835ddca91edbc43e049d625eff2207f8}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-activate\_\-latency\_\-gpu@{m\_\-activate\_\-latency\_\-gpu}}
\index{m\_\-activate\_\-latency\_\-gpu@{m\_\-activate\_\-latency\_\-gpu}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-activate\_\-latency\_\-gpu}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-activate\_\-latency\_\-gpu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a835ddca91edbc43e049d625eff2207f8}
ACT latency \hypertarget{classdram__controller__c_ad4f31c52a4c3858ae5fae007bc954c09}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-bank\_\-ready@{m\_\-bank\_\-ready}}
\index{m\_\-bank\_\-ready@{m\_\-bank\_\-ready}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-bank\_\-ready}]{\setlength{\rightskip}{0pt plus 5cm}Counter$\ast$ {\bf dram\_\-controller\_\-c::m\_\-bank\_\-ready}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_ad4f31c52a4c3858ae5fae007bc954c09}
bank ready cycle \hypertarget{classdram__controller__c_ab0c72ef77bc137b1ed16a060dd622c84}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-bank\_\-timestamp@{m\_\-bank\_\-timestamp}}
\index{m\_\-bank\_\-timestamp@{m\_\-bank\_\-timestamp}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-bank\_\-timestamp}]{\setlength{\rightskip}{0pt plus 5cm}Counter$\ast$ {\bf dram\_\-controller\_\-c::m\_\-bank\_\-timestamp}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_ab0c72ef77bc137b1ed16a060dd622c84}
last touched cycle of a bank \hypertarget{classdram__controller__c_a433a0c33c4b2075c99ac4f7d489ec66b}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-bid\_\-mask@{m\_\-bid\_\-mask}}
\index{m\_\-bid\_\-mask@{m\_\-bid\_\-mask}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-bid\_\-mask}]{\setlength{\rightskip}{0pt plus 5cm}uns {\bf dram\_\-controller\_\-c::m\_\-bid\_\-mask}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a433a0c33c4b2075c99ac4f7d489ec66b}
bank id mask \hypertarget{classdram__controller__c_ab181fe193cffbadab11d1c2252f071d9}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-bid\_\-shift@{m\_\-bid\_\-shift}}
\index{m\_\-bid\_\-shift@{m\_\-bid\_\-shift}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-bid\_\-shift}]{\setlength{\rightskip}{0pt plus 5cm}uns {\bf dram\_\-controller\_\-c::m\_\-bid\_\-shift}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_ab181fe193cffbadab11d1c2252f071d9}
bank id shift \hypertarget{classdram__controller__c_aa31c9a4e62e699e26dab2bc03487f71e}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-bid\_\-xor\_\-shift@{m\_\-bid\_\-xor\_\-shift}}
\index{m\_\-bid\_\-xor\_\-shift@{m\_\-bid\_\-xor\_\-shift}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-bid\_\-xor\_\-shift}]{\setlength{\rightskip}{0pt plus 5cm}uns {\bf dram\_\-controller\_\-c::m\_\-bid\_\-xor\_\-shift}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_aa31c9a4e62e699e26dab2bc03487f71e}
bank id xor factor \hypertarget{classdram__controller__c_ae827da2c640a345b548f55c4619df6c3}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-buffer@{m\_\-buffer}}
\index{m\_\-buffer@{m\_\-buffer}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-buffer}]{\setlength{\rightskip}{0pt plus 5cm}list$<${\bf drb\_\-entry\_\-s}$\ast$$>$$\ast$ {\bf dram\_\-controller\_\-c::m\_\-buffer}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_ae827da2c640a345b548f55c4619df6c3}
Dram request buffer (DRB) \hypertarget{classdram__controller__c_a62d96cc25786a499d89ae5d17732e532}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-buffer\_\-free\_\-list@{m\_\-buffer\_\-free\_\-list}}
\index{m\_\-buffer\_\-free\_\-list@{m\_\-buffer\_\-free\_\-list}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-buffer\_\-free\_\-list}]{\setlength{\rightskip}{0pt plus 5cm}list$<${\bf drb\_\-entry\_\-s}$\ast$$>$$\ast$ {\bf dram\_\-controller\_\-c::m\_\-buffer\_\-free\_\-list}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a62d96cc25786a499d89ae5d17732e532}
DRB free list \hypertarget{classdram__controller__c_a88d2351690ac79425da4af48c28a55bd}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-bus\_\-width@{m\_\-bus\_\-width}}
\index{m\_\-bus\_\-width@{m\_\-bus\_\-width}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-bus\_\-width}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-bus\_\-width}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a88d2351690ac79425da4af48c28a55bd}
dram data bus width \hypertarget{classdram__controller__c_add7d44dbb73dedd43c51a97ee1d0c17d}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-byte\_\-avail@{m\_\-byte\_\-avail}}
\index{m\_\-byte\_\-avail@{m\_\-byte\_\-avail}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-byte\_\-avail}]{\setlength{\rightskip}{0pt plus 5cm}int$\ast$ {\bf dram\_\-controller\_\-c::m\_\-byte\_\-avail}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_add7d44dbb73dedd43c51a97ee1d0c17d}
number of available bytes of data bus \hypertarget{classdram__controller__c_ae55d96ec26968a1343ac0de05bd6485d}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-cid\_\-mask@{m\_\-cid\_\-mask}}
\index{m\_\-cid\_\-mask@{m\_\-cid\_\-mask}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-cid\_\-mask}]{\setlength{\rightskip}{0pt plus 5cm}uns {\bf dram\_\-controller\_\-c::m\_\-cid\_\-mask}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_ae55d96ec26968a1343ac0de05bd6485d}
column id mask \hypertarget{classdram__controller__c_a5f58c9560276617cab02c610b01b2cb1}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-column\_\-latency\_\-cpu@{m\_\-column\_\-latency\_\-cpu}}
\index{m\_\-column\_\-latency\_\-cpu@{m\_\-column\_\-latency\_\-cpu}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-column\_\-latency\_\-cpu}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-column\_\-latency\_\-cpu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a5f58c9560276617cab02c610b01b2cb1}
CAS latency \hypertarget{classdram__controller__c_a6b725908a9e2d0f284780dfa345d6160}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-column\_\-latency\_\-gpu@{m\_\-column\_\-latency\_\-gpu}}
\index{m\_\-column\_\-latency\_\-gpu@{m\_\-column\_\-latency\_\-gpu}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-column\_\-latency\_\-gpu}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-column\_\-latency\_\-gpu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a6b725908a9e2d0f284780dfa345d6160}
CAS latency \hypertarget{classdram__controller__c_a52b6d16df53c6b0482cbdc782719d3dc}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-current\_\-list@{m\_\-current\_\-list}}
\index{m\_\-current\_\-list@{m\_\-current\_\-list}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-current\_\-list}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drb\_\-entry\_\-s}$\ast$$\ast$ {\bf dram\_\-controller\_\-c::m\_\-current\_\-list}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a52b6d16df53c6b0482cbdc782719d3dc}
Currently servicing request in each DRB \hypertarget{classdram__controller__c_a7b69bd4b34ed9754a30e69e0bdebb609}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-current\_\-rid@{m\_\-current\_\-rid}}
\index{m\_\-current\_\-rid@{m\_\-current\_\-rid}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-current\_\-rid}]{\setlength{\rightskip}{0pt plus 5cm}int$\ast$ {\bf dram\_\-controller\_\-c::m\_\-current\_\-rid}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a7b69bd4b34ed9754a30e69e0bdebb609}
Current open row id \hypertarget{classdram__controller__c_a9ff45b23f89fb48e07a21253a28d5903}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-data\_\-avail@{m\_\-data\_\-avail}}
\index{m\_\-data\_\-avail@{m\_\-data\_\-avail}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-data\_\-avail}]{\setlength{\rightskip}{0pt plus 5cm}Counter$\ast$ {\bf dram\_\-controller\_\-c::m\_\-data\_\-avail}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a9ff45b23f89fb48e07a21253a28d5903}
data avail cycle \hypertarget{classdram__controller__c_a923a18758cbecc2b240c619309f82cdd}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-data\_\-ready@{m\_\-data\_\-ready}}
\index{m\_\-data\_\-ready@{m\_\-data\_\-ready}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-data\_\-ready}]{\setlength{\rightskip}{0pt plus 5cm}Counter$\ast$ {\bf dram\_\-controller\_\-c::m\_\-data\_\-ready}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a923a18758cbecc2b240c619309f82cdd}
data ready cycle \hypertarget{classdram__controller__c_aeff0032fc196b65007b89d00499c2bd1}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-dbus\_\-ready@{m\_\-dbus\_\-ready}}
\index{m\_\-dbus\_\-ready@{m\_\-dbus\_\-ready}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-dbus\_\-ready}]{\setlength{\rightskip}{0pt plus 5cm}Counter$\ast$ {\bf dram\_\-controller\_\-c::m\_\-dbus\_\-ready}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_aeff0032fc196b65007b89d00499c2bd1}
bus ready cycle \hypertarget{classdram__controller__c_af929273981621d260089ba6187e73b38}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-dram\_\-one\_\-cycle\_\-cpu@{m\_\-dram\_\-one\_\-cycle\_\-cpu}}
\index{m\_\-dram\_\-one\_\-cycle\_\-cpu@{m\_\-dram\_\-one\_\-cycle\_\-cpu}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-dram\_\-one\_\-cycle\_\-cpu}]{\setlength{\rightskip}{0pt plus 5cm}float {\bf dram\_\-controller\_\-c::m\_\-dram\_\-one\_\-cycle\_\-cpu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_af929273981621d260089ba6187e73b38}
relative dram cycle to cpu cycle \hypertarget{classdram__controller__c_a33c4f9781f46ee69715f6ab54b4eec46}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-dram\_\-one\_\-cycle\_\-gpu@{m\_\-dram\_\-one\_\-cycle\_\-gpu}}
\index{m\_\-dram\_\-one\_\-cycle\_\-gpu@{m\_\-dram\_\-one\_\-cycle\_\-gpu}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-dram\_\-one\_\-cycle\_\-gpu}]{\setlength{\rightskip}{0pt plus 5cm}float {\bf dram\_\-controller\_\-c::m\_\-dram\_\-one\_\-cycle\_\-gpu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a33c4f9781f46ee69715f6ab54b4eec46}
relative dram cycle to cpu cycle \hypertarget{classdram__controller__c_a7b3d7fc2ce0d87fa1ff76b4a6ba607a1}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-id@{m\_\-id}}
\index{m\_\-id@{m\_\-id}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-id}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a7b3d7fc2ce0d87fa1ff76b4a6ba607a1}
dram controller id \hypertarget{classdram__controller__c_a86f6215cf918c0a83ca2180b8dcea67c}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-noc\_\-id@{m\_\-noc\_\-id}}
\index{m\_\-noc\_\-id@{m\_\-noc\_\-id}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-noc\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-noc\_\-id}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a86f6215cf918c0a83ca2180b8dcea67c}
network id \hypertarget{classdram__controller__c_a98fd7fb6cf778ca6bba63a861b551bda}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-num\_\-bank@{m\_\-num\_\-bank}}
\index{m\_\-num\_\-bank@{m\_\-num\_\-bank}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-num\_\-bank}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-num\_\-bank}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a98fd7fb6cf778ca6bba63a861b551bda}
number of dram banks \hypertarget{classdram__controller__c_ac3907c9a15aa3131c9aee34313a28e37}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-num\_\-bank\_\-per\_\-channel@{m\_\-num\_\-bank\_\-per\_\-channel}}
\index{m\_\-num\_\-bank\_\-per\_\-channel@{m\_\-num\_\-bank\_\-per\_\-channel}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-num\_\-bank\_\-per\_\-channel}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-num\_\-bank\_\-per\_\-channel}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_ac3907c9a15aa3131c9aee34313a28e37}
number of banks per channel \hypertarget{classdram__controller__c_a9a20ac3f7fa0c171702fc265f0ccc9bc}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-num\_\-channel@{m\_\-num\_\-channel}}
\index{m\_\-num\_\-channel@{m\_\-num\_\-channel}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-num\_\-channel}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-num\_\-channel}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a9a20ac3f7fa0c171702fc265f0ccc9bc}
number of dram channels \hypertarget{classdram__controller__c_aaf23b00bc5d6622200397b680a4a7e76}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-num\_\-completed\_\-in\_\-last\_\-cycle@{m\_\-num\_\-completed\_\-in\_\-last\_\-cycle}}
\index{m\_\-num\_\-completed\_\-in\_\-last\_\-cycle@{m\_\-num\_\-completed\_\-in\_\-last\_\-cycle}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-num\_\-completed\_\-in\_\-last\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-num\_\-completed\_\-in\_\-last\_\-cycle}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_aaf23b00bc5d6622200397b680a4a7e76}
number of requests completed in last cycle \hypertarget{classdram__controller__c_aef712e15ee703272a9381b82cd487bcb}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-precharge\_\-latency\_\-cpu@{m\_\-precharge\_\-latency\_\-cpu}}
\index{m\_\-precharge\_\-latency\_\-cpu@{m\_\-precharge\_\-latency\_\-cpu}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-precharge\_\-latency\_\-cpu}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-precharge\_\-latency\_\-cpu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_aef712e15ee703272a9381b82cd487bcb}
RP latency \hypertarget{classdram__controller__c_aa61d120e34408419e0962dafb2681402}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-precharge\_\-latency\_\-gpu@{m\_\-precharge\_\-latency\_\-gpu}}
\index{m\_\-precharge\_\-latency\_\-gpu@{m\_\-precharge\_\-latency\_\-gpu}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-precharge\_\-latency\_\-gpu}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-precharge\_\-latency\_\-gpu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_aa61d120e34408419e0962dafb2681402}
RP latency \hypertarget{classdram__controller__c_a47129cd3d0467da1d6e53c928226858e}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-rid\_\-shift@{m\_\-rid\_\-shift}}
\index{m\_\-rid\_\-shift@{m\_\-rid\_\-shift}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-rid\_\-shift}]{\setlength{\rightskip}{0pt plus 5cm}uns {\bf dram\_\-controller\_\-c::m\_\-rid\_\-shift}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a47129cd3d0467da1d6e53c928226858e}
row id shift \hypertarget{classdram__controller__c_ae96442e89de273175e8d2ee453a2c688}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-simBase@{m\_\-simBase}}
\index{m\_\-simBase@{m\_\-simBase}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-simBase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf macsim\_\-c}$\ast$ {\bf dram\_\-controller\_\-c::m\_\-simBase}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_ae96442e89de273175e8d2ee453a2c688}
\hyperlink{classmacsim__c}{macsim\_\-c} base class for simulation globals \hypertarget{classdram__controller__c_a7fc3aa259f15cd2f9cc87753d458f166}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-starvation\_\-cycle@{m\_\-starvation\_\-cycle}}
\index{m\_\-starvation\_\-cycle@{m\_\-starvation\_\-cycle}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-starvation\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-starvation\_\-cycle}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a7fc3aa259f15cd2f9cc87753d458f166}
number of cycles without completed requests \hypertarget{classdram__controller__c_a572404de89967a3b7294080ff7390110}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-terminal@{m\_\-terminal}}
\index{m\_\-terminal@{m\_\-terminal}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-terminal}]{\setlength{\rightskip}{0pt plus 5cm}ManifoldProcessor$\ast$ {\bf dram\_\-controller\_\-c::m\_\-terminal}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a572404de89967a3b7294080ff7390110}
connects to Iris interface-\/$>$router \hypertarget{classdram__controller__c_a5b6f52c05df415ba22de7b0eab87acb0}{
\index{dram\_\-controller\_\-c@{dram\_\-controller\_\-c}!m\_\-total\_\-req@{m\_\-total\_\-req}}
\index{m\_\-total\_\-req@{m\_\-total\_\-req}!dram_controller_c@{dram\_\-controller\_\-c}}
\subsubsection[{m\_\-total\_\-req}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf dram\_\-controller\_\-c::m\_\-total\_\-req}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classdram__controller__c_a5b6f52c05df415ba22de7b0eab87acb0}
total pending requests 

The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
dram.h\item 
dram.cc\end{DoxyCompactItemize}
