* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jan 20 2024 18:29:54

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  D:/Git/FPGA_NANDLAND/GettingStartedWithFPGAsBook/project5/Project5_Count_And_Toggle/Project5_Count_And_Toggle_Implmnt\sbt\netlist\oadb-Demux_Toggle_TOP  --package  VQ100  --outdir  D:/Git/FPGA_NANDLAND/GettingStartedWithFPGAsBook/project5/Project5_Count_And_Toggle/Project5_Count_And_Toggle_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/Git/FPGA_NANDLAND/GettingStartedWithFPGAsBook/project5/Project5_Count_And_Toggle/Project5_Count_And_Toggle_Implmnt\sbt\outputs\placer\Demux_Toggle_TOP_pl.sdc  --dst_sdc_file  D:/Git/FPGA_NANDLAND/GettingStartedWithFPGAsBook/project5/Project5_Count_And_Toggle/Project5_Count_And_Toggle_Implmnt\sbt\outputs\packer\Demux_Toggle_TOP_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: Demux_Toggle_TOP
Used Logic Cell: 104/1280
Used Logic Tile: 23/160
Used IO Cell:    7/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 62
Fanout to Tile: 17


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 1 0 0 0 0   
10|   0 0 0 0 0 1 2 8 0 0 0 0   
 9|   0 0 0 8 6 1 7 8 0 0 0 0   
 8|   0 0 0 8 8 1 2 0 0 0 0 1   
 7|   0 0 0 8 1 0 0 0 0 0 0 3   
 6|   0 0 0 6 8 4 0 0 0 0 0 0   
 5|   0 0 0 3 8 1 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.52

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  2  0  0  0  0    
10|     0  0  0  0  0  1  8 16  0  0  0  0    
 9|     0  0  0 16 17  4 19 16  0  0  0  0    
 8|     0  0  0 16 19  4  2  0  0  0  0  3    
 7|     0  0  0 16  2  0  0  0  0  0  0  3    
 6|     0  0  0 16 16 16  0  0  0  0  0  0    
 5|     0  0  0 10 16  4  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 19
Average number of input nets per logic tile: 10.52

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  2  0  0  0  0    
10|     0  0  0  0  0  1  8 16  0  0  0  0    
 9|     0  0  0 20 23  4 26 16  0  0  0  0    
 8|     0  0  0 16 27  4  3  0  0  0  0  3    
 7|     0  0  0 16  2  0  0  0  0  0  0  9    
 6|     0  0  0 19 16 16  0  0  0  0  0  0    
 5|     0  0  0 10 16  4  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 27
Average number of input pins per logic tile: 12.04

***** Run Time Info *****
Run Time:  1
