{"Nohbyung Park": [0.990628719329834, ["Module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths", ["Nohbyung Park", "Fadi J. Kurdahi"], "https://doi.org/10.1109/ICCAD.1989.76895", "iccad", 1989]], "Ki Soo Hwang": [0.9917883723974228, ["Scheduling and hardware sharing in pipelined data paths", ["Ki Soo Hwang", "Albert E. Casavant", "Ching-Tang Chang", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1989.76897", "iccad", 1989]], "Sungho Kim": [0.9052880704402924, ["An accurate timing model for fault simulation in MOS circuits", ["Sungho Kim", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1989.76908", "iccad", 1989]], "Dae-Hyung Cho": [0.9995449185371399, ["A table look-up model using a 3-D isoparametric shape function with improved convergency", ["Dae-Hyung Cho", "Tae-Han Kim", "Jeong-Taek Kong"], "https://doi.org/10.1109/ICCAD.1989.76945", "iccad", 1989]], "P. K. Sun": [0.5, ["CETUS-a versatile custom cell synthesizer", ["P. K. Sun"], "https://doi.org/10.1109/ICCAD.1989.76968", "iccad", 1989]], "Hyoung B. Min": [0.9970035701990128, ["FANHAT: fanout oriented hierarchical automatic test generation system", ["Hyoung B. Min", "William A. Rogers", "Hwei-Tsu Ann Luh"], "https://doi.org/10.1109/ICCAD.1989.76993", "iccad", 1989]]}