Fitter Status : Successful - Fri Dec 06 13:49:47 2013
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version
Revision Name : DE1_SoC_SDRAM_RTL_Test
Top-level Entity Name : DE1_SoC_SDRAM_RTL_Test
Family : Cyclone V
Device : 5CSEMA5F31C6
Timing Models : Preliminary
Logic utilization (in ALMs) : 994 / 32,070 ( 3 % )
Total registers : 2234
Total pins : 241 / 457 ( 53 % )
Total virtual pins : 0
Total block memory bits : 417,824 / 4,065,280 ( 10 % )
Total DSP Blocks : 0 / 87 ( 0 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 2 / 6 ( 33 % )
Total DLLs : 0 / 4 ( 0 % )
