
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
        <meta name="author" content="USTC Vlab">
      
      
        <link rel="canonical" href="https://vlab.ustc.edu.cn/guide/doc_basic_logic.html">
      
      
        <link rel="prev" href="coding_convention.html">
      
      
        <link rel="next" href="doc_simple_logic.html">
      
      
      <link rel="icon" href="assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.0, mkdocs-material-9.5.24">
    
    
      
        <title>基本逻辑门 - 数字电路教程</title>
      
    
    
      <link rel="stylesheet" href="assets/stylesheets/main.6543a935.min.css">
      
        
        <link rel="stylesheet" href="assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="https://unpkg.com/katex@0/dist/katex.min.css">
    
    <script>__md_scope=new URL(".",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      
  


  
  

<script id="__analytics">function __md_analytics(){function n(){dataLayer.push(arguments)}window.dataLayer=window.dataLayer||[],n("js",new Date),n("config","UA-115907213-3"),document.addEventListener("DOMContentLoaded",function(){document.forms.search&&document.forms.search.query.addEventListener("blur",function(){this.value&&n("event","search",{search_term:this.value})}),document$.subscribe(function(){var a=document.forms.feedback;if(void 0!==a)for(var e of a.querySelectorAll("[type=submit]"))e.addEventListener("click",function(e){e.preventDefault();var t=document.location.pathname,e=this.getAttribute("data-md-value");n("event","feedback",{page:t,data:e}),a.firstElementChild.disabled=!0;e=a.querySelector(".md-feedback__note [data-md-value='"+e+"']");e&&(e.hidden=!1)}),a.hidden=!1}),location$.subscribe(function(e){n("config","UA-115907213-3",{page_path:e.pathname})})});var e=document.createElement("script");e.async=!0,e.src="https://www.googletagmanager.com/gtag/js?id=UA-115907213-3",document.getElementById("__analytics").insertAdjacentElement("afterEnd",e)}</script>
  
    <script>"undefined"!=typeof __md_analytics&&__md_analytics()</script>
  

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="blue" data-md-color-accent="blue">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#_1" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href="index.html" title="数字电路教程" class="md-header__button md-logo" aria-label="数字电路教程" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M18 22a2 2 0 0 0 2-2V4a2 2 0 0 0-2-2h-6v7L9.5 7.5 7 9V2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            数字电路教程
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              基本逻辑门
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="(prefers-color-scheme: light)" data-md-color-scheme="default" data-md-color-primary="blue" data-md-color-accent="blue"  aria-label="切换至深色模式"  type="radio" name="__palette" id="__palette_0">
    
      <label class="md-header__button md-icon" title="切换至深色模式" for="__palette_1" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M17 6H7c-3.31 0-6 2.69-6 6s2.69 6 6 6h10c3.31 0 6-2.69 6-6s-2.69-6-6-6zm0 10H7c-2.21 0-4-1.79-4-4s1.79-4 4-4h10c2.21 0 4 1.79 4 4s-1.79 4-4 4zM7 9c-1.66 0-3 1.34-3 3s1.34 3 3 3 3-1.34 3-3-1.34-3-3-3z"/></svg>
      </label>
    
  
    
    
    
    <input class="md-option" data-md-color-media="(prefers-color-scheme: dark)" data-md-color-scheme="slate" data-md-color-primary="light-blue" data-md-color-accent="light-blue"  aria-label="切换至浅色模式"  type="radio" name="__palette" id="__palette_1">
    
      <label class="md-header__button md-icon" title="切换至浅色模式" for="__palette_0" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M17 7H7a5 5 0 0 0-5 5 5 5 0 0 0 5 5h10a5 5 0 0 0 5-5 5 5 0 0 0-5-5m0 8a3 3 0 0 1-3-3 3 3 0 0 1 3-3 3 3 0 0 1 3 3 3 3 0 0 1-3 3Z"/></svg>
      </label>
    
  
</form>
      
    
    
      <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/USTC-vlab/guide" title="前往仓库" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16"><path d="M8 0c4.42 0 8 3.58 8 8a8.013 8.013 0 0 1-5.45 7.59c-.4.08-.55-.17-.55-.38 0-.27.01-1.13.01-2.2 0-.75-.25-1.23-.54-1.48 1.78-.2 3.65-.88 3.65-3.95 0-.88-.31-1.59-.82-2.15.08-.2.36-1.02-.08-2.12 0 0-.67-.22-2.2.82-.64-.18-1.32-.27-2-.27-.68 0-1.36.09-2 .27-1.53-1.03-2.2-.82-2.2-.82-.44 1.1-.16 1.92-.08 2.12-.51.56-.82 1.28-.82 2.15 0 3.06 1.86 3.75 3.64 3.95-.23.2-.44.55-.51 1.07-.46.21-1.61.55-2.33-.66-.15-.24-.6-.83-1.23-.82-.67.01-.27.38.01.53.34.19.73.9.82 1.13.16.45.68 1.31 2.69.94 0 .67.01 1.3.01 1.49 0 .21-.15.45-.55.38A7.995 7.995 0 0 1 0 8c0-4.42 3.58-8 8-8Z"/></svg>
  </div>
  <div class="md-source__repository">
    USTC-vlab/guide
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="index.html" title="数字电路教程" class="md-nav__button md-logo" aria-label="数字电路教程" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M18 22a2 2 0 0 0 2-2V4a2 2 0 0 0-2-2h-6v7L9.5 7.5 7 9V2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12Z"/></svg>

    </a>
    数字电路教程
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/USTC-vlab/guide" title="前往仓库" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16"><path d="M8 0c4.42 0 8 3.58 8 8a8.013 8.013 0 0 1-5.45 7.59c-.4.08-.55-.17-.55-.38 0-.27.01-1.13.01-2.2 0-.75-.25-1.23-.54-1.48 1.78-.2 3.65-.88 3.65-3.95 0-.88-.31-1.59-.82-2.15.08-.2.36-1.02-.08-2.12 0 0-.67-.22-2.2.82-.64-.18-1.32-.27-2-.27-.68 0-1.36.09-2 .27-1.53-1.03-2.2-.82-2.2-.82-.44 1.1-.16 1.92-.08 2.12-.51.56-.82 1.28-.82 2.15 0 3.06 1.86 3.75 3.64 3.95-.23.2-.44.55-.51 1.07-.46.21-1.61.55-2.33-.66-.15-.24-.6-.83-1.23-.82-.67.01-.27.38.01.53.34.19.73.9.82 1.13.16.45.68 1.31 2.69.94 0 .67.01 1.3.01 1.49 0 .21-.15.45-.55.38A7.995 7.995 0 0 1 0 8c0-4.42 3.58-8 8-8Z"/></svg>
  </div>
  <div class="md-source__repository">
    USTC-vlab/guide
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="index.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    课程介绍
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_logisim.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    LogiSim
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_verilog.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Verilog 语法
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_fpga.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    FPGA 原理
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_nexys.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Nexys4DDR 开发板
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_vivado.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Vivado 介绍
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_testbench.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    TestBench 编写及仿真
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="coding_convention.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    代码风格规范
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
    
      
        
        
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_9" checked>
        
          
          <label class="md-nav__link" for="__nav_9" id="__nav_9_label" tabindex="">
            
  
  <span class="md-ellipsis">
    一些例子
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_9_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_9">
            <span class="md-nav__icon md-icon"></span>
            一些例子
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    基本逻辑门
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="doc_basic_logic.html" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    基本逻辑门
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#verilog-hdl" class="md-nav__link">
    <span class="md-ellipsis">
      Verilog HDL 简介
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nexys4-ddr" class="md-nav__link">
    <span class="md-ellipsis">
      Nexys4 DDR 简介
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      门级建模
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      实验目标
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-to-1" class="md-nav__link">
    <span class="md-ellipsis">
      使用门级建模风格设计 2-to-1 多路选择器并下载验证结果
    </span>
  </a>
  
    <nav class="md-nav" aria-label="使用门级建模风格设计 2-to-1 多路选择器并下载验证结果">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      实验步骤
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      参考代码和门级建模的设计
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_6" class="md-nav__link">
    <span class="md-ellipsis">
      数据流级建模
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-to-1_1" class="md-nav__link">
    <span class="md-ellipsis">
      使用数据流级建模风格设计 2-to-1 多路选择器并下载验证结果
    </span>
  </a>
  
    <nav class="md-nav" aria-label="使用数据流级建模风格设计 2-to-1 多路选择器并下载验证结果">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_7" class="md-nav__link">
    <span class="md-ellipsis">
      实验步骤
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_8" class="md-nav__link">
    <span class="md-ellipsis">
      参考代码和数据流级建模的设计
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_9" class="md-nav__link">
    <span class="md-ellipsis">
      行为级建模
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_10" class="md-nav__link">
    <span class="md-ellipsis">
      仿真（测试文件）
    </span>
  </a>
  
    <nav class="md-nav" aria-label="仿真（测试文件）">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_11" class="md-nav__link">
    <span class="md-ellipsis">
      简单测试文件
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_12" class="md-nav__link">
    <span class="md-ellipsis">
      自检测试文件
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_13" class="md-nav__link">
    <span class="md-ellipsis">
      测试向量
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-to-1_2" class="md-nav__link">
    <span class="md-ellipsis">
      使用行为级建模风格设计 2-to-1 多路选择器并下载验证结果
    </span>
  </a>
  
    <nav class="md-nav" aria-label="使用行为级建模风格设计 2-to-1 多路选择器并下载验证结果">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_14" class="md-nav__link">
    <span class="md-ellipsis">
      实验步骤
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_15" class="md-nav__link">
    <span class="md-ellipsis">
      参考代码和数据流级建模的设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_16" class="md-nav__link">
    <span class="md-ellipsis">
      仿真代码的编写和测试
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_17" class="md-nav__link">
    <span class="md-ellipsis">
      扩展实验内容
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_18" class="md-nav__link">
    <span class="md-ellipsis">
      总结
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_simple_logic.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    简单组合逻辑电路
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_complex_logic.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    复杂组合逻辑电路
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_simple_timing.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    简单时序逻辑电路
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_complex_timing.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    复杂时序逻辑电路
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="doc_finite_state_machine.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    有限状态机
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#verilog-hdl" class="md-nav__link">
    <span class="md-ellipsis">
      Verilog HDL 简介
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nexys4-ddr" class="md-nav__link">
    <span class="md-ellipsis">
      Nexys4 DDR 简介
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      门级建模
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      实验目标
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-to-1" class="md-nav__link">
    <span class="md-ellipsis">
      使用门级建模风格设计 2-to-1 多路选择器并下载验证结果
    </span>
  </a>
  
    <nav class="md-nav" aria-label="使用门级建模风格设计 2-to-1 多路选择器并下载验证结果">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      实验步骤
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      参考代码和门级建模的设计
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_6" class="md-nav__link">
    <span class="md-ellipsis">
      数据流级建模
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-to-1_1" class="md-nav__link">
    <span class="md-ellipsis">
      使用数据流级建模风格设计 2-to-1 多路选择器并下载验证结果
    </span>
  </a>
  
    <nav class="md-nav" aria-label="使用数据流级建模风格设计 2-to-1 多路选择器并下载验证结果">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_7" class="md-nav__link">
    <span class="md-ellipsis">
      实验步骤
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_8" class="md-nav__link">
    <span class="md-ellipsis">
      参考代码和数据流级建模的设计
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_9" class="md-nav__link">
    <span class="md-ellipsis">
      行为级建模
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_10" class="md-nav__link">
    <span class="md-ellipsis">
      仿真（测试文件）
    </span>
  </a>
  
    <nav class="md-nav" aria-label="仿真（测试文件）">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_11" class="md-nav__link">
    <span class="md-ellipsis">
      简单测试文件
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_12" class="md-nav__link">
    <span class="md-ellipsis">
      自检测试文件
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_13" class="md-nav__link">
    <span class="md-ellipsis">
      测试向量
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-to-1_2" class="md-nav__link">
    <span class="md-ellipsis">
      使用行为级建模风格设计 2-to-1 多路选择器并下载验证结果
    </span>
  </a>
  
    <nav class="md-nav" aria-label="使用行为级建模风格设计 2-to-1 多路选择器并下载验证结果">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_14" class="md-nav__link">
    <span class="md-ellipsis">
      实验步骤
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_15" class="md-nav__link">
    <span class="md-ellipsis">
      参考代码和数据流级建模的设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_16" class="md-nav__link">
    <span class="md-ellipsis">
      仿真代码的编写和测试
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_17" class="md-nav__link">
    <span class="md-ellipsis">
      扩展实验内容
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_18" class="md-nav__link">
    <span class="md-ellipsis">
      总结
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="_1">基础逻辑门</h1>
<h2 id="verilog-hdl">Verilog HDL 简介</h2>
<p>Verilog HDL 设计语言支持 3 种设计风格：门级，数据流级和行为级。门级和数据流级设计风格通常用于
设计组合逻辑电路，而行为级设计风格既可以用于设计组合逻辑电路又可以设计时序逻辑电路。本次实验
通过使用 Vivado 2015.1 软件工具，以 Basys3 和 Nexys4 DDR 开发板为目标板，设计简单的组合逻辑电路来
展示 3 种设计风格的用法。请参考 Vivado 手册了解如何使用 Vivado 工具创建工程并验证数字电路。</p>
<h2 id="nexys4-ddr">Nexys4 DDR 简介</h2>
<p>Nexys4 DDR 特性如下：(译者注：开发板各批次参数不同，仅供参考  </p>
<ul>
<li>128 MiB DDR 2 SDRAM  </li>
<li>16Mbytes SPI (quad 模式) PCM 非易失型存储器  </li>
<li>16Mbytes 并行 PCM 非易失型存储器  </li>
<li>10/100 以太网 PHY  </li>
<li>USB-UART 和 USB-HID 端口 (用于鼠标和键盘)  </li>
<li>8-bit VGA 端口  </li>
<li>100MHz CMOS 振荡器  </li>
<li>72 个 I/O 连接到扩展连接器  </li>
<li>GPIO 包括 8 个 LED，5 个按键开关，8 个拨码开关和 2 个 4 位 7 段数码管<br />
Nexys4 DDR 开发板如下图所示</li>
</ul>
<p><img alt="" src="images/basic_logic/Nexys4_DDR.png" /></p>
<h2 id="_2">门级建模</h2>
<p>Verilog HDL 支持内建的原始的门级设计。门级支持包括多输入、多输出、三态和拉态。多输入门支持包括：and, nand, or, nor, xor, 和 xnor，它们的输入为 2 个及以上，输出只有 1 个。多输出门支持包括 buf 和 not，它们的输出为 2 个及以上，输入只有 1 个。Verilog HDL 语言还支持三态门：bufif0, bufif1, notif0, 和 notif1。这些三态门有一个输入，一个控制信号和一个输出。拉门支持包括<br />
pullup 和 pulldown，只有一个输出（没有输入）。这些门的零延迟的基本语法如下：</p>
<div class="highlight"><pre><span></span><code><span class="k">and</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">nand</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">nor</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">xnor</span><span class="w"> </span><span class="p">[</span><span class="n">instance</span><span class="w"> </span><span class="n">name</span><span class="p">]</span><span class="w"> </span><span class="p">(</span><span class="n">out</span><span class="p">,</span><span class="w"> </span><span class="n">in1</span><span class="p">,</span><span class="w"> </span><span class="err">…</span><span class="p">,</span><span class="w"> </span><span class="n">inN</span><span class="p">);</span><span class="w"> </span><span class="c1">// [] is optional and | is selection</span>
<span class="k">buf</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="p">[</span><span class="n">instance</span><span class="w"> </span><span class="n">name</span><span class="p">]</span><span class="w"> </span><span class="p">(</span><span class="n">out1</span><span class="p">,</span><span class="w"> </span><span class="n">out2</span><span class="p">,</span><span class="w"> </span><span class="err">…</span><span class="p">,</span><span class="w"> </span><span class="n">out2</span><span class="p">,</span><span class="w"> </span><span class="k">input</span><span class="p">);</span>
<span class="k">bufif0</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">bufif1</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">notif0</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">notif1</span><span class="w"> </span><span class="p">[</span><span class="n">instance</span><span class="w"> </span><span class="n">name</span><span class="p">]</span><span class="w"> </span><span class="p">(</span><span class="n">outputA</span><span class="p">,</span><span class="w"> </span><span class="n">inputB</span><span class="p">,</span><span class="w"> </span><span class="n">controlC</span><span class="p">);</span>
<span class="k">pullup</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="k">pulldown</span><span class="w"> </span><span class="p">[</span><span class="n">instance</span><span class="w"> </span><span class="n">name</span><span class="p">]</span><span class="w"> </span><span class="p">(</span><span class="k">output</span><span class="w"> </span><span class="n">A</span><span class="p">);</span>
</code></pre></div>
<p>你也可以在同一语句中，用逗号分隔，创建多个相同类型门的实例，比如：</p>
<p>Verilog HDL 语言也允许在实例化门电路时加入延迟。加入的延迟来自输入或输出。这些延迟可以表达为上升、下降或关断延迟；在一个实例中可以使用 1、2 或 3 种延迟。关断延迟可以用于输出能被关掉的门   (如 notif1).
比如，  </p>
<div class="highlight"><pre><span></span><code><span class="k">and</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">A1</span><span class="p">(</span><span class="n">Out</span><span class="p">,</span><span class="w"> </span><span class="n">in1</span><span class="p">,</span><span class="w"> </span><span class="n">in2</span><span class="p">);</span><span class="w"> </span><span class="c1">// the rise and fall delays are 5 units</span>
<span class="k">and</span><span class="w"> </span><span class="p">#(</span><span class="mh">2</span><span class="p">,</span><span class="mh">5</span><span class="p">)</span><span class="w"> </span><span class="n">A2</span><span class="p">(</span><span class="n">out2</span><span class="p">,</span><span class="w"> </span><span class="n">in1</span><span class="p">,</span><span class="w"> </span><span class="n">in2</span><span class="p">);</span><span class="w"> </span><span class="c1">// the rise delay is 2 unit and the fall delay is 5</span>
<span class="n">units</span><span class="w"> </span><span class="k">notif1</span><span class="w"> </span><span class="p">#(</span><span class="mh">2</span><span class="p">,</span><span class="w"> </span><span class="mh">5</span><span class="p">,</span><span class="w"> </span><span class="mh">4</span><span class="p">)</span><span class="w"> </span><span class="n">A3</span><span class="p">(</span><span class="n">out3</span><span class="p">,</span><span class="w"> </span><span class="n">in2</span><span class="p">,</span><span class="w"> </span><span class="n">ctrl1</span><span class="p">);</span><span class="w"> </span><span class="c1">//the rise delay is 2, the fall delay is 5, and the turn- off delay is 4 unit</span>
</code></pre></div>
<h2 id="_3">实验目标</h2>
<p>完成本次实验后，你将有能力：</p>
<ul>
<li>使用门级、数据流级和行为级 3 种风格设计一位和多位组合逻辑电路</li>
<li>设计模型读取拨码开关和按键开关并输出到 LED 和 7 段数码管</li>
<li>仿真并理解设计的输出</li>
<li>创建分层的设计</li>
<li>综合，实现并生成比特流文件</li>
<li>下载比特流文件到开发板，并验证功能</li>
</ul>
<h2 id="2-to-1">使用门级建模风格设计 2-to-1 多路选择器并下载验证结果</h2>
<p>由我们数字电路课本的知识我们知道一个 2-to-1 多路选择器的电路大致如下如所示：</p>
<p><img alt="" src="images/basic_logic/2to1.png" /></p>
<h3 id="_4">实验步骤</h3>
<ol>
<li>
<p>打开 Vivado 并创建空白工程，取名为 lab1.1 (参考 Vivado2015.1 手册 Step 1)。</p>
<p><img alt="" src="images/basic_logic/13.png" /></p>
<p><img alt="" src="images/basic_logic/14.png" /></p>
<p><img alt="" src="images/basic_logic/15.png" /></p>
<p>创建文件 create file</p>
<p><img alt="" src="images/basic_logic/16.png" /></p>
<p>添加 xdc 文件</p>
<p><img alt="" src="images/basic_logic/17.png" /></p>
<p>选择配置文件  </p>
<p><img alt="" src="images/basic_logic/18.png" /></p>
</li>
<li>
<p>使用门级建模风格创建 Verilog module 包含 3 个输入 (in1,in2,select) 和 1 个输出 (out) (参考 Vivado2015.1 手册 Step 1).</p>
<p>提示：单击在 New Project 窗口，Add Source 上的绿色加号按钮。然后单击 Create File。修改文件名为 lab1_1_1，单击 OK。确认目标语言和仿真语言都设置为 Verilog。单击两次 Next。</p>
</li>
<li>
<p>将适合开发板的 XDC 文件添加到工程。</p>
<p>提示：单击在 New Project 窗口 Add Constraints 上的绿色加号按钮。单击 AddFile.选择 Basys3_Master.xdc (Basys3) 或 Nexys4DDR_Master.xdc (Nexys4 DDR)。点击 Next。</p>
</li>
<li>
<p>在 New Project 窗口选择 xc7a35tcpg236-1(Basys3) 或 xc7a100tcsg324-1(Nexys4 DDR)。单击 Next。单击 Finish。</p>
</li>
<li>
<p>一个定义 Module 的窗口会出现，通过单击 Port Name 并输入变量名，创建 3 个输入 (in1, in2, select) 和 1 个输出 (out) 。通过单击下拉列表选择正确的方向修改 Direction。单击 OK.</p>
<p><img alt="" src="images/basic_logic/19.png" /></p>
</li>
<li>
<p>打开 lab1.1.v 文件编辑其中内容。在分号 (;) 后添加上文电路的结构逻辑。选择 File &gt; Save File 或 CRTL-S 保存。</p>
</li>
<li>
<p>单击 RTL Analysis 上的 Elaborated Design 选项卡。</p>
</li>
<li>单击 Schematic 查看门级建模的设计。</li>
</ol>
<h3 id="_5">参考代码和门级建模的设计</h3>
<p>我们可以使用门级建模的方式写，verilog 的代码如下：</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">lab1_1</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">in1</span><span class="p">,</span><span class="n">in2</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">select</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">out</span>
<span class="w">    </span><span class="p">);</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">temp1</span><span class="p">,</span><span class="n">temp2</span><span class="p">,</span><span class="n">temp3</span><span class="p">;</span>
<span class="w">    </span><span class="k">not</span><span class="w"> </span><span class="p">(</span><span class="n">temp1</span><span class="p">,</span><span class="n">select</span><span class="p">);</span>
<span class="w">    </span><span class="k">and</span><span class="w"> </span><span class="p">(</span><span class="n">temp2</span><span class="p">,</span><span class="n">temp1</span><span class="p">,</span><span class="n">in1</span><span class="p">);</span>
<span class="w">    </span><span class="k">and</span><span class="w"> </span><span class="p">(</span><span class="n">temp3</span><span class="p">,</span><span class="n">select</span><span class="p">,</span><span class="n">in2</span><span class="p">);</span>
<span class="w">    </span><span class="k">or</span><span class="w"> </span><span class="p">(</span><span class="n">out</span><span class="p">,</span><span class="n">temp2</span><span class="p">,</span><span class="n">temp3</span><span class="p">);</span>
<span class="k">endmodule</span>
</code></pre></div>
<p>点击 Schematic 查看门级建模的设计  </p>
<p><img alt="" src="images/basic_logic/schematic.png" /></p>
<p>我们可以看到大致如下的电路：</p>
<p><img alt="" src="images/basic_logic/schematic1.png" /></p>
<p>由此我们可以知道我们设计的门级建模的确是对的。</p>
<p>编辑 XDC 文件。去注释并将 SW0 和 SW1 赋给 in1 和 in2, SW7 给 select, LED0 给 out。保存 XDC 文件。生成比特流文件，将其下载到 Basys3 或 Nexys4 DDR 开发板，并验证功能</p>
<p>打开 xdc 文件</p>
<p><img alt="" src="images/basic_logic/20.png" /></p>
<p>修改 xdc 文件对应段落：  </p>
<div class="highlight"><pre><span></span><code>set_property<span class="w"> </span>-dict<span class="w"> </span><span class="o">{</span><span class="w"> </span>PACKAGE_PIN<span class="w"> </span>J15<span class="w">   </span>IOSTANDARD<span class="w"> </span>LVCMOS33<span class="w"> </span><span class="o">}</span><span class="w"> </span><span class="o">[</span>get_ports<span class="w"> </span><span class="o">{</span><span class="w"> </span>in1<span class="w"> </span><span class="o">}]</span><span class="p">;</span><span class="w"> </span><span class="c1">#IO_L24N_T3_RS0_15 Sch=sw[0]</span>
set_property<span class="w"> </span>-dict<span class="w"> </span><span class="o">{</span><span class="w"> </span>PACKAGE_PIN<span class="w"> </span>L16<span class="w">   </span>IOSTANDARD<span class="w"> </span>LVCMOS33<span class="w"> </span><span class="o">}</span><span class="w"> </span><span class="o">[</span>get_ports<span class="w"> </span><span class="o">{</span><span class="w"> </span>in2<span class="w"> </span><span class="o">}]</span><span class="p">;</span><span class="w"> </span><span class="c1">#IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN M13   IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN R15   IOSTANDARD LVCMOS33 } [get_ports { sw[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN R17   IOSTANDARD LVCMOS33 } [get_ports { sw[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN T18   IOSTANDARD LVCMOS33 } [get_ports { sw[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN U18   IOSTANDARD LVCMOS33 } [get_ports { sw[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]</span>
set_property<span class="w"> </span>-dict<span class="w"> </span><span class="o">{</span><span class="w"> </span>PACKAGE_PIN<span class="w"> </span>R13<span class="w">   </span>IOSTANDARD<span class="w"> </span>LVCMOS33<span class="w"> </span><span class="o">}</span><span class="w"> </span><span class="o">[</span>get_ports<span class="w"> </span><span class="o">{</span><span class="w"> </span><span class="k">select</span><span class="w"> </span><span class="o">}]</span><span class="p">;</span><span class="w"> </span><span class="c1">#IO_L5N_T0_D07_14 Sch=sw[7]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN T8    IOSTANDARD LVCMOS18 } [get_ports { sw[8] }]; #IO_L24N_T3_34 Sch=sw[8]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN U8    IOSTANDARD LVCMOS18 } [get_ports { sw[9] }]; #IO_25_34 Sch=sw[9]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN R16   IOSTANDARD LVCMOS33 } [get_ports { sw[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN T13   IOSTANDARD LVCMOS33 } [get_ports { sw[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN H6    IOSTANDARD LVCMOS33 } [get_ports { sw[12] }]; #IO_L24P_T3_35 Sch=sw[12]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN U12   IOSTANDARD LVCMOS33 } [get_ports { sw[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN U11   IOSTANDARD LVCMOS33 } [get_ports { sw[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN V10   IOSTANDARD LVCMOS33 } [get_ports { sw[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]</span>


<span class="c1">## LEDs</span>

set_property<span class="w"> </span>-dict<span class="w"> </span><span class="o">{</span><span class="w"> </span>PACKAGE_PIN<span class="w"> </span>H17<span class="w">   </span>IOSTANDARD<span class="w"> </span>LVCMOS33<span class="w"> </span><span class="o">}</span><span class="w"> </span><span class="o">[</span>get_ports<span class="w"> </span><span class="o">{</span><span class="w"> </span>out<span class="w"> </span><span class="o">}]</span><span class="p">;</span><span class="w"> </span><span class="c1">#IO_L18P_T2_A24_15 Sch=led[0]</span>
<span class="c1"># set_property -dict { PACKAGE_PIN K15   IOSTANDARD LVCMOS33 } [get_ports { led[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]</span>
<span class="c1"># set_property -dict { PACKAGE_PIN J13   IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]</span>
<span class="c1"># set_property -dict { PACKAGE_PIN N14   IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]</span>
<span class="c1"># set_property -dict { PACKAGE_PIN R18   IOSTANDARD LVCMOS33 } [get_ports { led[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]</span>
<span class="c1"># set_property -dict { PACKAGE_PIN V17   IOSTANDARD LVCMOS33 } [get_ports { led[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]</span>
<span class="c1"># set_property -dict { PACKAGE_PIN U17   IOSTANDARD LVCMOS33 } [get_ports { led[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]</span>
<span class="c1"># set_property -dict { PACKAGE_PIN U16   IOSTANDARD LVCMOS33 } [get_ports { led[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN V16   IOSTANDARD LVCMOS33 } [get_ports { led[8] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN T15   IOSTANDARD LVCMOS33 } [get_ports { led[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN U14   IOSTANDARD LVCMOS33 } [get_ports { led[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { led[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN V15   IOSTANDARD LVCMOS33 } [get_ports { led[12] }]; #IO_L16P_T2_CSI_B_14 Sch=led[12]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN V14   IOSTANDARD LVCMOS33 } [get_ports { led[13] }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN V12   IOSTANDARD LVCMOS33 } [get_ports { led[14] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]</span>
<span class="c1">#set_property -dict { PACKAGE_PIN V11   IOSTANDARD LVCMOS33 } [get_ports { led[15] }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]</span>
</code></pre></div>
<h2 id="_6">数据流级建模</h2>
<p>数据流级建模风格主要用于描述组合逻辑电路。一种基本的手法就是使用持续赋值 (continuous assignment)。在持续赋值中，一个值被指派到一种叫做线网 (net) 的数据类型。<br />
持续赋值的语法为：  </p>
<div class="highlight"><pre><span></span><code><span class="k">assign</span><span class="w"> </span><span class="p">[</span><span class="n">delay</span><span class="p">]</span><span class="w"> </span><span class="n">LHS_net</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">RHS_expression</span><span class="p">;</span>
</code></pre></div>
<p>其中 LHS_net 是 1bit 或多 bit 的目标线网，而 RHS_expression 是一个包含各种运算符 (operator) 的表达式  (expression) 。该语句在任何时候都对源操作数值的任何更改进行运算，并将结果经过延迟单元后赋值给目标线网。在 Part 1 中的门级建模风格的例子可以用数据流级建模风格的持续赋值表达。比如：</p>
<div class="highlight"><pre><span></span><code><span class="k">assign</span><span class="w"> </span><span class="n">out1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in1</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">in2</span><span class="p">;</span><span class="w"> </span><span class="c1">// perform and function on in1 and in2 and assign the result to out1</span>
<span class="k">assign</span><span class="w"> </span><span class="n">out2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="n">in1</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">2</span><span class="w"> </span><span class="n">z</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="p">(</span><span class="n">ABAR</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">BBAR</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">EN</span><span class="p">);</span><span class="w"> </span><span class="c1">// perform the desired function and assign the result after 2 units</span>
</code></pre></div>
<p>持续赋值语句中的目标可以是下面的一种： </p>
<ol>
<li>标量线网 scalar net (比如上面第 1 和 2 个例子)  </li>
<li>向量线网 Vector net  </li>
<li>向量线网的常数位选定 Constant bit-select of a vector (比如上面第 3 个例子)  </li>
<li>向量线网的常数部分选定 Constant part-select of a vector  </li>
<li>以上任意的拼接</li>
</ol>
<p>我们再举一些例子，其中用到了标量和向量线网：</p>
<div class="highlight"><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="n">COUNT</span><span class="p">,</span><span class="w"> </span><span class="n">CIN</span><span class="p">;</span><span class="w">    </span><span class="c1">// scalar net declaration</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">SUM</span><span class="p">,</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">;</span><span class="w">   </span><span class="c1">// vector nets declaration</span>
<span class="k">assign</span><span class="w"> </span><span class="p">{</span><span class="n">COUT</span><span class="p">,</span><span class="n">SUM</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">B</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">CIN</span><span class="p">;</span><span class="w"> </span><span class="c1">// A and B vectors are added with CIN and the result is</span>
<span class="c1">// assigned to a concatenated vector of a scalar and vector nets</span>
</code></pre></div>
<p>需要注意的是，多个持续赋值不能使用同一个目标线网。</p>
<h2 id="2-to-1_1">使用数据流级建模风格设计 2-to-1 多路选择器并下载验证结果</h2>
<p>对应电路图：  </p>
<p><img alt="" src="images/basic_logic/2to1.png" /></p>
<h3 id="_7">实验步骤</h3>
<ol>
<li>打开 Vivado 并创建空白工程取名为 lab1.2。</li>
<li>使用数据流级建模风格，创建一个 Verilog module 并增加 2 个 2-bit 输入 (in1[1:0], in2[1:0])，1 个 1bit
选择信号输入 (select) 和一个 2-bit 输出 (out[1:0])。</li>
<li>添加 XDC 文件到工程。编辑 XDC 文件，将 SW0 和 SW1 赋给 in1[1:0], SW2 和 SW3 赋给 in2[1:0]，SW7 赋给 select，LED0 和 LED1 赋给 out[1:0].</li>
<li>综合你的设计。</li>
<li>实现你的设计。</li>
</ol>
<h3 id="_8">参考代码和数据流级建模的设计</h3>
<p>由于这里的选择信号 select 只有一位，在使用数据流级建模的时候，我们需要对简单的选择信号进行简单的位扩展，让选择器更加适合我们使用的情况。<br />
我们可以编写如下的代码来表达：</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">lab1_2</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">in1</span><span class="p">,</span><span class="n">in2</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">select</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">out</span>
<span class="w">    </span><span class="p">);</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">temp1</span><span class="p">,</span><span class="n">temp2</span><span class="p">,</span><span class="n">temp3</span><span class="p">,</span><span class="n">temp4</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">temp4</span><span class="o">=</span><span class="p">{</span><span class="n">select</span><span class="p">,</span><span class="n">select</span><span class="p">};</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">temp1</span><span class="o">=</span><span class="p">{</span><span class="o">~</span><span class="n">select</span><span class="p">,</span><span class="o">~</span><span class="n">select</span><span class="p">};</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">temp2</span><span class="o">=</span><span class="n">temp1</span><span class="o">&amp;</span><span class="n">in1</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">temp3</span><span class="o">=</span><span class="n">temp4</span><span class="o">&amp;</span><span class="n">in2</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">out</span><span class="o">=</span><span class="n">temp2</span><span class="o">|</span><span class="n">temp3</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div>
<p>点击 Schematic 查看门级建模的设计，我们可以看到大致如下的电路：  </p>
<p><img alt="" src="images/basic_logic/shuju.png" /></p>
<p>编辑 XDC 文件。去注释并将 SW0 和 SW1 赋给 in1 和 in2, SW7 给 selecet, LED0 给 out。保存 XDC 文件。生成比特流文件，将其下载到 Basys3 或 Nexys4 DDR 开发板，并验证功能</p>
<h2 id="_9">行为级建模</h2>
<p>行为级建模通常用于描述复杂的电路。行为级建模主要用于设计时序逻辑电路，但也可以用于设计纯组合逻辑电路。一个电路的行为级建模（语句）如下：  </p>
<div class="highlight"><pre><span></span><code><span class="k">initial</span><span class="w"> </span><span class="n">Statements</span>
<span class="k">always</span><span class="w"> </span><span class="n">Statements</span>
</code></pre></div>
<p>一个模块可以包含任意数量的 initial 和 always 语句，并且可以在其中包含一个或多个过程语句。这些 initial 和 always 语句会同时执行（换句话说，它们用于描述并行的过程，即它们在模块中出现的顺序没有关系），而过程语句是按序执行的（换句话说，它们出现的顺序有影响）。</p>
<p>initial 和 always 语句都在 time=0 时刻执行，在其余时间只有 always 语句执行。语法如下：  </p>
<div class="highlight"><pre><span></span><code><span class="k">initial</span><span class="w"> </span><span class="p">[</span><span class="n">timing_control</span><span class="p">]</span><span class="w"> </span><span class="n">procedural_statements</span><span class="p">;</span>
<span class="k">always</span><span class="w"> </span><span class="p">[</span><span class="n">timing_control</span><span class="p">]</span><span class="w"> </span><span class="n">procedural_statements</span><span class="p">;</span>
</code></pre></div>
<p><strong>其中的过程语句 procedural_statement 是下面之一：</strong>
过程赋值 procedural assignment
条件语句 conditional statement
案例语句 case statement
循环语句 loop statement
等待语句 wait statement</p>
<p><strong>initial 语句是不可综合的（non-synthesizable）通常用在测试中。always 语句是可综合的 (synthesizable）并且最终产生的电路可以是组合的也可以是时序的。为了生成组合逻辑电路，always 块：(i) 不能是对边沿敏感的 (ii) 条件语句的每一个分支都需要定义好输出 (iii)case 语句中的每个案例（case）需要定义所有输出且必须有一个默认情况（default case）。有关这个话题的更详细讨论在 Lab 7 中涉及。语句的目标 (LHS) 须为寄存器（reg）类型; 可以是标量或向量。</strong>举个例子：  </p>
<div class="highlight"><pre><span></span><code><span class="kt">reg</span><span class="w"> </span><span class="n">m</span><span class="p">;</span><span class="w"> </span><span class="c1">// scalar reg type</span>
<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">switches</span><span class="p">;</span><span class="w"> </span><span class="c1">// vector reg type</span>
</code></pre></div>
<p>下面是一个 2-to-1 多路选择器模型的例子。</p>
<div class="highlight"><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="w"> </span><span class="p">(</span><span class="n">x</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">s</span><span class="p">)</span>
<span class="k">if</span><span class="p">(</span><span class="n">s</span><span class="o">==</span><span class="mh">0</span><span class="p">)</span>
<span class="n">m</span><span class="o">=</span><span class="n">y</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">else</span>
<span class="n">m</span><span class="o">=</span><span class="n">x</span><span class="p">;</span>
</code></pre></div>
<h2 id="_10">仿真（测试文件）</h2>
<p>要测试我们设计的模块功能是否正常，最直接的办法就是烧写到 FPGA 芯片中进行验证，但是这种方式往往结果并不直观，且出现问题后也不容易定位。为提高工作效率，我们可通过电脑仿真的方式进行功能验证，待仿真通过后，再烧写到 FPGA 中，这样可以快速排除电路中存在的绝大多数 bug。在电脑上进行仿真，除了我们设计的功能模块之外，还需要另一模块——testbench，用于产生被测模块所需的激励信号。由于 testbench 只是用于电脑端的仿真，而不需要最终综合成电路，因此其写法更加灵活，可以使用 verilog 语法中的一些不可综合的语句，如 initial、#、<span class="arithmatex">\(display、\)</span>readmemb、forever 等。<br />
假设我们的被测模块完成以下功能  </p>
<p><img alt="" src="images/basic_logic/1.png" /></p>
<p>其 verilog 代码为：</p>
<p><img alt="" src="images/basic_logic/2.png" /></p>
<p>测试方法可以大致分为 3 种，这里我们会对三种测试方法都做介绍，但在这个实验中使用的简单测试文件，其他两种方法会在之后的实验中再具体使用：</p>
<h3 id="_11">简单测试文件</h3>
<p>最简单的测试文件可以写成如下形式：</p>
<p><img alt="" src="images/basic_logic/3.png" /></p>
<p>语法说明：<br />
testbench 文件一般不包含任何输入输出信号<br />
将被测模块实例化，被测模块的输入信号定义成 reg 类型，输出信号定义成 wire 类型。<br />
initial：通过 initial 块构造输入信号的波形，同一 initial 块内部的语句是串行执行的，多个 initial 块之间并发执行。</p>
<h3 id="_12">自检测试文件</h3>
<p>带自检功能的测试文件如下所示，可以对输出结果进行判断，并打印错误信息</p>
<p><img alt="" src="images/basic_logic/4.png" /></p>
<p>模块的输入信号给定之后，就有有结果输出，将实际输出结果于预期结果做比较，如果不同，则打印出错误信息。</p>
<h3 id="_13">测试向量</h3>
<p>通过测试向量进行仿真
将输入信号的各种组合以及对应的输出结果构成一测试向量，则每个向量中都包含了一种输入状态，以及该状态下的期望输出结果
将该向量导入一内存数组
构造一时钟信号
在时钟的上升沿，将一个向量赋值给被测模块输入端，并在时钟的下降沿对被测模块输出与期望输出结果进行对比，如果不相同，则记录下该向量，至此向量全部测试完毕。<br />
向量测试文件（example.tv）:包含 a、b、c 以及 y_expected  </p>
<div class="highlight"><pre><span></span><code><span class="mh">000</span><span class="n">_1</span>
<span class="mh">001</span><span class="n">_0</span>
<span class="mh">010</span><span class="n">_0</span>
<span class="mh">011</span><span class="n">_0</span>
<span class="mh">100</span><span class="n">_1</span>
<span class="mh">101</span><span class="n">_1</span>
<span class="mh">110</span><span class="n">_0</span>
<span class="mh">111</span><span class="n">_0</span>
</code></pre></div>
<p>测试文件</p>
<p><img alt="" src="images/basic_logic/5.png" /></p>
<p>前面介绍了三种测试方法，三种方法各有其优缺点。<br />
简单测试文件编写简单，容易上手，但需要人工判断仿真结果的正确性；<br />
带自检的测试文件可以将错误信息打印出来，但编写稍微复杂一些，且激励波形仍需通过人工输入代码来完成；<br />
测试向量法测试文件编写最为复杂，还需要编写一个用于跟被测模块结果进行比较的黄金模型，但此种方法测试最为充分，且后续维护起来也最容易。  </p>
<h2 id="2-to-1_2">使用行为级建模风格设计 2-to-1 多路选择器并下载验证结果</h2>
<p>对应电路图：</p>
<p><img alt="" src="images/basic_logic/2to1.png" /></p>
<h3 id="_14">实验步骤</h3>
<ol>
<li>
<p>打开 Vivado 并创建空白工程取名为 lab1.3。</p>
</li>
<li>
<p>使用行为级建模风格，创建一个 Verilog module 并增加 2 个 2-bit 输入 (in1[1:0], in2[1:0])，1 个 1bit
选择信号输入 (select) 和一个 2-bit 输出 (out[1:0])。</p>
</li>
<li>
<p>添加 XDC 文件到工程。编辑 XDC 文件，将 SW0 和 SW1 赋给 in1[1:0], SW2 和 SW3 赋给 in2[1:0]，SW7 赋给 select，LED0 和 LED1 赋给 out[1:0].</p>
</li>
<li>
<p>对你的设计仿真 (行为级仿真 behavioral simulation) 100 ns，并分析输出。</p>
</li>
<li>
<p>综合你的设计。</p>
</li>
<li>
<p>实现你的设计。</p>
</li>
</ol>
<h3 id="_15">参考代码和数据流级建模的设计</h3>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">lab1_3</span><span class="p">(</span><span class="w">  </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">in1</span><span class="p">,</span><span class="n">in2</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">select</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">out</span>
<span class="w">    </span><span class="p">);</span>
<span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">select</span><span class="p">)</span>
<span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="n">in2</span><span class="p">;</span>
<span class="w">        </span><span class="k">else</span><span class="w"> </span>
<span class="w">        </span><span class="n">out</span><span class="o">=</span><span class="n">in1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
<p>点击 Schematic 查看门级建模的设计
我们可以看到大致如下的电路：</p>
<p><img alt="" src="images/basic_logic/xingwei.png" /></p>
<p>编辑 XDC 文件。去注释并将 SW0 和 SW1 赋给 in1 和 in2, SW7 给 selecet, LED0 给 out。保存 XDC 文件。
 生成比特流文件，将其下载到 Basys3 或 Nexys4 DDR 开发板，并验证功能</p>
<h3 id="_16">仿真代码的编写和测试</h3>
<p>首先，添加仿真代码：  </p>
<p><img alt="" src="images/basic_logic/6.png" /></p>
<p>选择点击 add source 或者使用快捷键 ALT+A 来打开，选择 add or create simulation sources</p>
<p><img alt="" src="images/basic_logic/7.png" /></p>
<p>创建文件 lab1.3.tb，把之前 lab1.3 中的代码中的输入定义为 reg 类型（可以直接赋值），输出定义为 wire 类型，之前的文件实例化进入仿真代码。</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">lab1_3_tb</span><span class="p">(</span>
<span class="w">    </span><span class="p">);</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">in1</span><span class="p">,</span><span class="n">in2</span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">select</span><span class="p">;</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">out</span><span class="p">;</span>
<span class="w">    </span><span class="n">lab1_3</span><span class="w"> </span><span class="n">dut</span><span class="p">(</span><span class="n">in1</span><span class="p">,</span><span class="n">in2</span><span class="p">,</span><span class="n">select</span><span class="p">,</span><span class="n">out</span><span class="p">);</span><span class="w">  </span><span class="c1">//实例化模块</span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">in1</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">in2</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">select</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="p">;</span>
<span class="w">        </span><span class="n">in1</span><span class="o">=</span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="p">;</span>
<span class="w">        </span><span class="n">in2</span><span class="o">=</span><span class="mh">2</span><span class="p">;</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="p">;</span>
<span class="w">        </span><span class="n">select</span><span class="o">=</span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="p">;</span>
<span class="w">        </span><span class="n">in1</span><span class="o">=</span><span class="mh">2</span><span class="p">;</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="p">;</span>
<span class="w">        </span><span class="n">in2</span><span class="o">=</span><span class="mh">3</span><span class="p">;</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="p">;</span>
<span class="w">        </span><span class="n">select</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="p">;</span>
<span class="w">        </span><span class="n">in1</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w">   </span><span class="p">#</span><span class="mh">10</span><span class="p">;</span>
<span class="w">        </span><span class="n">select</span><span class="o">=</span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
<p>把测试模块定义为顶层模块：</p>
<p><img alt="" src="images/basic_logic/8.png" /></p>
<p>设定仿真的配置（simulation settings）:</p>
<p><img alt="" src="images/basic_logic/9.png" /></p>
<p>设置仿真时间为 100ns：</p>
<p><img alt="" src="images/basic_logic/10.png" /></p>
<p>开始仿真：</p>
<p><img alt="" src="images/basic_logic/11.png" /></p>
<p>查看仿真，判断我们代码的正确性：</p>
<p><img alt="" src="images/basic_logic/12.png" /></p>
<h2 id="_17">扩展实验内容</h2>
<p>用门级建模的方式，数据流建模或者行为级建模的方式设计一个 4 选 1 的选择器，要求将 SW0，SW1，SW2，SW3 赋给 in1，in2, in3，in4，SW7，SW8 给 selecet1，select2.保存 XDC 文件。先编写仿真代码来测试其正确性，然后生成比特流文件，将其下载到 Basys3 或 Nexys4 DDR 开发板，并验证功能</p>
<h2 id="_18">总结</h2>
<p>本次实验中，你创建了多个 Vivado 工程设计了各种电路模型。你实现了设计并在硬件和仿真环境中验证了功能正确性。你学会了三种建模风格。门级和数据流级建模主要用于组合电路，而行为级建模支持组合和时序电路。本实验中你使用了行为级建模风格完成了组合电路的设计。在后面几个实验中，你会使用数据流级建模设计各种组合电路，从 Lab 7 开始，你将使用行为级建模设计时序电路。</p>









  




                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
  回到页面顶部
</button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
      
      
    
    <a href="https://vlab.ustc.edu.cn/" target="_blank" rel="noopener" title="vlab.ustc.edu.cn" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16"><path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM5.78 8.75a9.64 9.64 0 0 0 1.363 4.177c.255.426.542.832.857 1.215.245-.296.551-.705.857-1.215A9.64 9.64 0 0 0 10.22 8.75Zm4.44-1.5a9.64 9.64 0 0 0-1.363-4.177c-.307-.51-.612-.919-.857-1.215a9.927 9.927 0 0 0-.857 1.215A9.64 9.64 0 0 0 5.78 7.25Zm-5.944 1.5H1.543a6.507 6.507 0 0 0 4.666 5.5c-.123-.181-.24-.365-.352-.552-.715-1.192-1.437-2.874-1.581-4.948Zm-2.733-1.5h2.733c.144-2.074.866-3.756 1.58-4.948.12-.197.237-.381.353-.552a6.507 6.507 0 0 0-4.666 5.5Zm10.181 1.5c-.144 2.074-.866 3.756-1.58 4.948-.12.197-.237.381-.353.552a6.507 6.507 0 0 0 4.666-5.5Zm2.733-1.5a6.507 6.507 0 0 0-4.666-5.5c.123.181.24.365.353.552.714 1.192 1.436 2.874 1.58 4.948Z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://github.com/USTC-vlab" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16"><path d="M8 0c4.42 0 8 3.58 8 8a8.013 8.013 0 0 1-5.45 7.59c-.4.08-.55-.17-.55-.38 0-.27.01-1.13.01-2.2 0-.75-.25-1.23-.54-1.48 1.78-.2 3.65-.88 3.65-3.95 0-.88-.31-1.59-.82-2.15.08-.2.36-1.02-.08-2.12 0 0-.67-.22-2.2.82-.64-.18-1.32-.27-2-.27-.68 0-1.36.09-2 .27-1.53-1.03-2.2-.82-2.2-.82-.44 1.1-.16 1.92-.08 2.12-.51.56-.82 1.28-.82 2.15 0 3.06 1.86 3.75 3.64 3.95-.23.2-.44.55-.51 1.07-.46.21-1.61.55-2.33-.66-.15-.24-.6-.83-1.23-.82-.67.01-.27.38.01.53.34.19.73.9.82 1.13.16.45.68 1.31 2.69.94 0 .67.01 1.3.01 1.49 0 .21-.15.45-.55.38A7.995 7.995 0 0 1 0 8c0-4.42 3.58-8 8-8Z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": ".", "features": ["navigation.sections", "navigation.top"], "search": "assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script>
    
    
      <script src="assets/javascripts/bundle.081f42fc.min.js"></script>
      
        <script src="katex.js"></script>
      
        <script src="https://unpkg.com/katex@0/dist/katex.min.js"></script>
      
        <script src="https://unpkg.com/katex@0/dist/contrib/auto-render.min.js"></script>
      
    
  </body>
</html>