/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~celloutsig_0_11z;
  assign celloutsig_0_0z = ~((in_data[1] | in_data[6]) & in_data[85]);
  assign celloutsig_1_11z = ~((celloutsig_1_10z[1] | in_data[178]) & celloutsig_1_1z);
  assign celloutsig_0_21z = celloutsig_0_2z | ~(celloutsig_0_5z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_9z = ~(celloutsig_0_6z ^ in_data[52]);
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z } + { celloutsig_0_13z[4], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= { in_data[88:85], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_7z[11:6], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z } & { in_data[113:100], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_7z[5], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_6z } > { in_data[174:162], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[20:14] > { in_data[57:54], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_7z[12:5], celloutsig_1_3z, celloutsig_1_0z } <= { in_data[167:162], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_4z = celloutsig_0_3z[17:1] <= celloutsig_0_3z[16:0];
  assign celloutsig_0_6z = { in_data[19:17], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z } <= { in_data[85:81], celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_3z[1:0], celloutsig_0_17z } <= celloutsig_0_16z[2:0];
  assign celloutsig_1_10z = { in_data[106:100], celloutsig_1_0z } % { 1'h1, celloutsig_1_6z[5:0], celloutsig_1_5z };
  assign celloutsig_1_12z = celloutsig_1_6z[9:5] % { 1'h1, celloutsig_1_10z[5:2] };
  assign celloutsig_0_13z = { in_data[57:52], celloutsig_0_5z, celloutsig_0_11z } % { 1'h1, _00_ };
  assign celloutsig_0_3z = { in_data[53:39], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } * in_data[31:14];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } * { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z } * { celloutsig_1_6z[10:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_8z ? celloutsig_1_9z[15:11] : celloutsig_1_12z;
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } !== { celloutsig_0_3z[16:15], celloutsig_0_4z };
  assign celloutsig_0_11z = { in_data[37:34], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z } !== { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_11z } !== { _00_[6], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[162:148], celloutsig_1_1z, celloutsig_1_0z } !== { in_data[161:149], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[4:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } !== { in_data[131:123], celloutsig_1_3z };
  assign celloutsig_1_14z = | celloutsig_1_12z[2:0];
  assign celloutsig_1_0z = | in_data[143:135];
  assign celloutsig_1_2z = | { in_data[176:137], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = | { celloutsig_0_8z[6:1], celloutsig_0_0z };
  assign celloutsig_1_8z = | in_data[151:148];
  assign celloutsig_1_19z = { celloutsig_1_7z[2:1], celloutsig_1_2z, celloutsig_1_3z } >> in_data[190:187];
  assign celloutsig_1_6z = { in_data[118:109], celloutsig_1_1z } - { celloutsig_1_4z[4:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_3z[16:11], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z } ^ in_data[49:39];
  assign celloutsig_0_1z = ~((in_data[57] & celloutsig_0_0z) | in_data[11]);
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
