ARM GAS  /tmp/ccSycgau.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"radio_test.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "radio_test.c"
  18              		.section	.text.htobe16,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	htobe16:
  25              	.LFB67:
  26              		.file 2 "../../../lib/libhalglue/common/endian.h"
   1:../../../lib/libhalglue/common/endian.h **** /*
   2:../../../lib/libhalglue/common/endian.h ****  File:		endian.h
   3:../../../lib/libhalglue/common/endian.h ****  License: 	MIT
   4:../../../lib/libhalglue/common/endian.h **** 
   5:../../../lib/libhalglue/common/endian.h ****  Copyright (c) 2020 Andr√© van Schoubroeck
   6:../../../lib/libhalglue/common/endian.h **** 
   7:../../../lib/libhalglue/common/endian.h ****  Permission is hereby granted, free of charge, to any person obtaining a copy
   8:../../../lib/libhalglue/common/endian.h ****  of this software and associated documentation files (the "Software"), to deal
   9:../../../lib/libhalglue/common/endian.h ****  in the Software without restriction, including without limitation the rights
  10:../../../lib/libhalglue/common/endian.h ****  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11:../../../lib/libhalglue/common/endian.h ****  copies of the Software, and to permit persons to whom the Software is
  12:../../../lib/libhalglue/common/endian.h ****  furnished to do so, subject to the following conditions:
  13:../../../lib/libhalglue/common/endian.h **** 
  14:../../../lib/libhalglue/common/endian.h ****  The above copyright notice and this permission notice shall be included in all
  15:../../../lib/libhalglue/common/endian.h ****  copies or substantial portions of the Software.
  16:../../../lib/libhalglue/common/endian.h **** 
  17:../../../lib/libhalglue/common/endian.h ****  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18:../../../lib/libhalglue/common/endian.h ****  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19:../../../lib/libhalglue/common/endian.h ****  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  20:../../../lib/libhalglue/common/endian.h ****  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21:../../../lib/libhalglue/common/endian.h ****  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22:../../../lib/libhalglue/common/endian.h ****  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  23:../../../lib/libhalglue/common/endian.h ****  SOFTWARE.
  24:../../../lib/libhalglue/common/endian.h ****  */
  25:../../../lib/libhalglue/common/endian.h **** 
  26:../../../lib/libhalglue/common/endian.h **** // Implementation of POSIX-style Endian Conversion functions for 
  27:../../../lib/libhalglue/common/endian.h **** // NON-POSIX (e.g. embedded) enviorements
  28:../../../lib/libhalglue/common/endian.h **** //
  29:../../../lib/libhalglue/common/endian.h **** // For information about these functions see https://linux.die.net/man/3/endian 
  30:../../../lib/libhalglue/common/endian.h **** 
  31:../../../lib/libhalglue/common/endian.h **** 
  32:../../../lib/libhalglue/common/endian.h **** #ifndef __ENDIAN_H_
ARM GAS  /tmp/ccSycgau.s 			page 2


  33:../../../lib/libhalglue/common/endian.h **** #define __ENDIAN_H_
  34:../../../lib/libhalglue/common/endian.h **** 
  35:../../../lib/libhalglue/common/endian.h **** #include <stdint.h>
  36:../../../lib/libhalglue/common/endian.h **** 
  37:../../../lib/libhalglue/common/endian.h **** 
  38:../../../lib/libhalglue/common/endian.h **** 
  39:../../../lib/libhalglue/common/endian.h **** static inline uint16_t htobe16(uint16_t host_16bits);
  40:../../../lib/libhalglue/common/endian.h **** static inline uint16_t htole16(uint16_t host_16bits);
  41:../../../lib/libhalglue/common/endian.h **** static inline uint16_t be16toh(uint16_t big_endian_16bits);
  42:../../../lib/libhalglue/common/endian.h **** static inline uint16_t le16toh(uint16_t little_endian_16bits);
  43:../../../lib/libhalglue/common/endian.h **** 
  44:../../../lib/libhalglue/common/endian.h **** static inline uint32_t htobe32(uint32_t host_32bits);
  45:../../../lib/libhalglue/common/endian.h **** static inline uint32_t htole32(uint32_t host_32bits);
  46:../../../lib/libhalglue/common/endian.h **** static inline uint32_t be32toh(uint32_t big_endian_32bits);
  47:../../../lib/libhalglue/common/endian.h **** static inline uint32_t le32toh(uint32_t little_endian_32bits);
  48:../../../lib/libhalglue/common/endian.h **** 
  49:../../../lib/libhalglue/common/endian.h **** static inline uint64_t htobe64(uint64_t host_64bits);
  50:../../../lib/libhalglue/common/endian.h **** static inline uint64_t htole64(uint64_t host_64bits);
  51:../../../lib/libhalglue/common/endian.h **** static inline uint64_t be64toh(uint64_t big_endian_64bits);
  52:../../../lib/libhalglue/common/endian.h **** static inline uint64_t le64toh(uint64_t little_endian_64bits);
  53:../../../lib/libhalglue/common/endian.h **** 
  54:../../../lib/libhalglue/common/endian.h **** 
  55:../../../lib/libhalglue/common/endian.h **** // These are defined on GCC, but might be missing on other compilers
  56:../../../lib/libhalglue/common/endian.h **** #ifndef __ORDER_LITTLE_ENDIAN__
  57:../../../lib/libhalglue/common/endian.h **** #define __ORDER_LITTLE_ENDIAN__ 1234
  58:../../../lib/libhalglue/common/endian.h **** #endif 
  59:../../../lib/libhalglue/common/endian.h **** 
  60:../../../lib/libhalglue/common/endian.h **** #ifndef __ORDER_PDP_ENDIAN__
  61:../../../lib/libhalglue/common/endian.h **** #define __ORDER_PDP_ENDIAN__ 3412
  62:../../../lib/libhalglue/common/endian.h **** #endif 
  63:../../../lib/libhalglue/common/endian.h **** 
  64:../../../lib/libhalglue/common/endian.h **** #ifndef __ORDER_BIG_ENDIAN__
  65:../../../lib/libhalglue/common/endian.h **** #define __ORDER_BIG_ENDIAN__ 4321
  66:../../../lib/libhalglue/common/endian.h **** #endif 
  67:../../../lib/libhalglue/common/endian.h **** 
  68:../../../lib/libhalglue/common/endian.h **** // When we cannot detect the byte order using the preprocessor, 
  69:../../../lib/libhalglue/common/endian.h **** // We could use this to indicate a fallback to runtime detection
  70:../../../lib/libhalglue/common/endian.h **** #ifndef __ORDER_RTDETECT__ 
  71:../../../lib/libhalglue/common/endian.h **** #define __ORDER_RTDETECT__ 1111
  72:../../../lib/libhalglue/common/endian.h **** #endif 
  73:../../../lib/libhalglue/common/endian.h **** 
  74:../../../lib/libhalglue/common/endian.h **** 
  75:../../../lib/libhalglue/common/endian.h **** #ifndef __BYTE_ORDER__
  76:../../../lib/libhalglue/common/endian.h **** 	#ifdef SDCC
  77:../../../lib/libhalglue/common/endian.h **** 	// SDCC does not define any endianness macros
  78:../../../lib/libhalglue/common/endian.h **** 	// but by design SDCC always uses Little Endian
  79:../../../lib/libhalglue/common/endian.h **** 	#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
  80:../../../lib/libhalglue/common/endian.h **** 	#else
  81:../../../lib/libhalglue/common/endian.h **** 	#define __BYTE_ORDER__ __ORDER_RTDETECT__
  82:../../../lib/libhalglue/common/endian.h **** 	#endif
  83:../../../lib/libhalglue/common/endian.h **** #endif
  84:../../../lib/libhalglue/common/endian.h **** 
  85:../../../lib/libhalglue/common/endian.h **** #if defined (__GNUC__) || defined (__clang__) 
  86:../../../lib/libhalglue/common/endian.h **** 	// Built-in functions in GNU GCC and LLVM CLANG
  87:../../../lib/libhalglue/common/endian.h **** 	// Should we add a minimal version detection to these?
  88:../../../lib/libhalglue/common/endian.h **** 	// We're not generally interested in ancient compiler versions ;)
  89:../../../lib/libhalglue/common/endian.h **** 	#define _bswap16 __builtin_bswap16
ARM GAS  /tmp/ccSycgau.s 			page 3


  90:../../../lib/libhalglue/common/endian.h **** 	#define _bswap32 __builtin_bswap32
  91:../../../lib/libhalglue/common/endian.h **** 	#define _bswap64 __builtin_bswap64
  92:../../../lib/libhalglue/common/endian.h ****  #elif defined(_MSC_VER) 
  93:../../../lib/libhalglue/common/endian.h **** 	// Built-in functions in Microsoft C/C++ Compiler
  94:../../../lib/libhalglue/common/endian.h **** 	// Please note, there might be a bug, we might have to ass &&!defined(_DEBUG)
  95:../../../lib/libhalglue/common/endian.h **** 	// https://llvm.org/doxygen/SwapByteOrder_8h_source.html
  96:../../../lib/libhalglue/common/endian.h **** 	// We have to verify to which versions this applies.
  97:../../../lib/libhalglue/common/endian.h ****    	#define _bswap16 _byteswap_ushort
  98:../../../lib/libhalglue/common/endian.h **** 	#define _bswap32 _byteswap_ulong
  99:../../../lib/libhalglue/common/endian.h **** 	#define _bswap64 _byteswap_uint64
 100:../../../lib/libhalglue/common/endian.h ****  #else
 101:../../../lib/libhalglue/common/endian.h **** 	// SDCC does not have built in swappers.
 102:../../../lib/libhalglue/common/endian.h **** 		uint16_t _bswap16(uint16_t value) { return ((value & 0xFF00) >> 8) | ((value& 0x00FF) << 8); }
 103:../../../lib/libhalglue/common/endian.h **** 		uint32_t _bswap32(uint32_t value) {
 104:../../../lib/libhalglue/common/endian.h **** 	   		return ((value & 0x000000FF) << 24) | ((value & 0x0000FF00) << 8) | 
 105:../../../lib/libhalglue/common/endian.h **** 				((value & 0x00FF0000) >> 8) | ((value & 0xFF000000) >> 24); 
 106:../../../lib/libhalglue/common/endian.h **** 		}
 107:../../../lib/libhalglue/common/endian.h **** 		uint64_t _bswap64(uint64_t value) {
 108:../../../lib/libhalglue/common/endian.h **** 		   uint64_t Hi = _bswap32(uint32_t(value));
 109:../../../lib/libhalglue/common/endian.h **** 		   uint32_t Lo = _bswap32(uint32_t(value >> 32));
 110:../../../lib/libhalglue/common/endian.h **** 		   return (Hi << 32) | Lo;
 111:../../../lib/libhalglue/common/endian.h **** 		}
 112:../../../lib/libhalglue/common/endian.h **** #endif
 113:../../../lib/libhalglue/common/endian.h **** 
 114:../../../lib/libhalglue/common/endian.h **** 
 115:../../../lib/libhalglue/common/endian.h **** 
 116:../../../lib/libhalglue/common/endian.h **** 
 117:../../../lib/libhalglue/common/endian.h **** 
 118:../../../lib/libhalglue/common/endian.h **** #if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
 119:../../../lib/libhalglue/common/endian.h **** static inline uint16_t htobe16(uint16_t value) { return _bswap16(value);}
  27              		.loc 2 119 48
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 0346     		mov	r3, r0
  40 0008 FB80     		strh	r3, [r7, #6]	@ movhi
  41              		.loc 2 119 57
  42 000a FB88     		ldrh	r3, [r7, #6]	@ movhi
  43 000c 5BBA     		rev16	r3, r3
  44 000e 9BB2     		uxth	r3, r3
  45              		.loc 2 119 73
  46 0010 1846     		mov	r0, r3
  47 0012 0C37     		adds	r7, r7, #12
  48              		.cfi_def_cfa_offset 4
  49 0014 BD46     		mov	sp, r7
  50              		.cfi_def_cfa_register 13
  51              		@ sp needed
  52 0016 80BC     		pop	{r7}
  53              		.cfi_restore 7
ARM GAS  /tmp/ccSycgau.s 			page 4


  54              		.cfi_def_cfa_offset 0
  55 0018 7047     		bx	lr
  56              		.cfi_endproc
  57              	.LFE67:
  59              		.section	.bss.radio_spi_config,"aw",%nobits
  60              		.align	2
  63              	radio_spi_config:
  64 0000 00000000 		.space	20
  64      00000000 
  64      00000000 
  64      00000000 
  64      00000000 
  65              		.global	__aeabi_ui2f
  66              		.global	__aeabi_fdiv
  67              		.global	__aeabi_f2iz
  68              		.section	.text.si443x_set_frequency,"ax",%progbits
  69              		.align	1
  70              		.global	si443x_set_frequency
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	si443x_set_frequency:
  76              	.LFB79:
   1:radio_test.c  **** /*
   2:radio_test.c  ****  * radio_test.c
   3:radio_test.c  ****  *
   4:radio_test.c  ****  *  Created on: 4 okt. 2022
   5:radio_test.c  ****  *      Author: andre
   6:radio_test.c  ****  */
   7:radio_test.c  **** 
   8:radio_test.c  **** #include "bshal_spim.h"
   9:radio_test.c  **** #include "bshal_i2cm.h"
  10:radio_test.c  **** #include "bshal_delay.h"
  11:radio_test.c  **** 
  12:radio_test.c  **** #include "system.h"
  13:radio_test.c  **** #include <endian.h>
  14:radio_test.c  **** 
  15:radio_test.c  **** static bshal_spim_instance_t radio_spi_config;
  16:radio_test.c  **** 
  17:radio_test.c  **** #pragma pack(push,1)
  18:radio_test.c  **** typedef struct {
  19:radio_test.c  **** 	unsigned int fb :5;
  20:radio_test.c  **** 	unsigned int hbsel :1;
  21:radio_test.c  **** 	unsigned int sbsel :1;
  22:radio_test.c  **** 	unsigned int :1;
  23:radio_test.c  **** } si443x_reg_75_t;
  24:radio_test.c  **** #pragma pack(pop)
  25:radio_test.c  **** 
  26:radio_test.c  **** int si443x_set_frequency(uint32_t kHz) {
  77              		.loc 1 26 40
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 32
  80              		@ frame_needed = 1, uses_anonymous_args = 0
  81 0000 80B5     		push	{r7, lr}
  82              		.cfi_def_cfa_offset 8
  83              		.cfi_offset 7, -8
  84              		.cfi_offset 14, -4
ARM GAS  /tmp/ccSycgau.s 			page 5


  85 0002 88B0     		sub	sp, sp, #32
  86              		.cfi_def_cfa_offset 40
  87 0004 00AF     		add	r7, sp, #0
  88              		.cfi_def_cfa_register 7
  89 0006 7860     		str	r0, [r7, #4]
  27:radio_test.c  **** 	int fb, fc, hbsel;
  28:radio_test.c  **** 
  29:radio_test.c  **** 	if (kHz < 240000) {
  90              		.loc 1 29 5
  91 0008 7B68     		ldr	r3, [r7, #4]
  92 000a 5A4A     		ldr	r2, .L10
  93 000c 9342     		cmp	r3, r2
  94 000e 02D8     		bhi	.L4
  30:radio_test.c  **** 		// Out of range
  31:radio_test.c  **** 		return -1;
  95              		.loc 1 31 10
  96 0010 4FF0FF33 		mov	r3, #-1
  97 0014 A9E0     		b	.L9
  98              	.L4:
  32:radio_test.c  **** 	}
  33:radio_test.c  **** 	if (kHz > 960000) {
  99              		.loc 1 33 5
 100 0016 7B68     		ldr	r3, [r7, #4]
 101 0018 574A     		ldr	r2, .L10+4
 102 001a 9342     		cmp	r3, r2
 103 001c 02D9     		bls	.L6
  34:radio_test.c  **** 		// Out of range
  35:radio_test.c  **** 		return -1;
 104              		.loc 1 35 10
 105 001e 4FF0FF33 		mov	r3, #-1
 106 0022 A2E0     		b	.L9
 107              	.L6:
  36:radio_test.c  **** 	}
  37:radio_test.c  **** 
  38:radio_test.c  **** 	if (kHz < 480000) {
 108              		.loc 1 38 5
 109 0024 7B68     		ldr	r3, [r7, #4]
 110 0026 554A     		ldr	r2, .L10+8
 111 0028 9342     		cmp	r3, r2
 112 002a 24D8     		bhi	.L7
  39:radio_test.c  **** 		// Low Band
  40:radio_test.c  **** 		fb = (kHz - 240000) / 10000;
 113              		.loc 1 40 13
 114 002c 7B68     		ldr	r3, [r7, #4]
 115 002e A3F56A33 		sub	r3, r3, #239616
 116 0032 A3F5C073 		sub	r3, r3, #384
 117              		.loc 1 40 23
 118 0036 524A     		ldr	r2, .L10+12
 119 0038 A2FB0323 		umull	r2, r3, r2, r3
 120 003c 5B0B     		lsrs	r3, r3, #13
 121              		.loc 1 40 6
 122 003e FB61     		str	r3, [r7, #28]
  41:radio_test.c  **** 		fc = (float) (kHz % 10000) / 0.15625f;
 123              		.loc 1 41 21
 124 0040 7A68     		ldr	r2, [r7, #4]
 125 0042 4F4B     		ldr	r3, .L10+12
 126 0044 A3FB0213 		umull	r1, r3, r3, r2
ARM GAS  /tmp/ccSycgau.s 			page 6


 127 0048 5B0B     		lsrs	r3, r3, #13
 128 004a 42F21071 		movw	r1, #10000
 129 004e 01FB03F3 		mul	r3, r1, r3
 130 0052 D31A     		subs	r3, r2, r3
 131              		.loc 1 41 8
 132 0054 1846     		mov	r0, r3
 133 0056 FFF7FEFF 		bl	__aeabi_ui2f
 134 005a 0346     		mov	r3, r0
 135              		.loc 1 41 30
 136 005c 4949     		ldr	r1, .L10+16
 137 005e 1846     		mov	r0, r3
 138 0060 FFF7FEFF 		bl	__aeabi_fdiv
 139 0064 0346     		mov	r3, r0
 140              		.loc 1 41 6
 141 0066 1846     		mov	r0, r3
 142 0068 FFF7FEFF 		bl	__aeabi_f2iz
 143 006c 0346     		mov	r3, r0
 144 006e BB61     		str	r3, [r7, #24]
  42:radio_test.c  **** 		hbsel = 0;
 145              		.loc 1 42 9
 146 0070 0023     		movs	r3, #0
 147 0072 7B61     		str	r3, [r7, #20]
 148 0074 23E0     		b	.L8
 149              	.L7:
  43:radio_test.c  **** 	} else {
  44:radio_test.c  **** 		// High Band
  45:radio_test.c  **** 		fb = (kHz - 480000) / 20000;
 150              		.loc 1 45 13
 151 0076 7B68     		ldr	r3, [r7, #4]
 152 0078 A3F5EA23 		sub	r3, r3, #479232
 153 007c A3F54073 		sub	r3, r3, #768
 154              		.loc 1 45 23
 155 0080 3F4A     		ldr	r2, .L10+12
 156 0082 A2FB0323 		umull	r2, r3, r2, r3
 157 0086 9B0B     		lsrs	r3, r3, #14
 158              		.loc 1 45 6
 159 0088 FB61     		str	r3, [r7, #28]
  46:radio_test.c  **** 		fc = (float) (kHz % 20000) / 0.3125f;
 160              		.loc 1 46 21
 161 008a 7A68     		ldr	r2, [r7, #4]
 162 008c 3C4B     		ldr	r3, .L10+12
 163 008e A3FB0213 		umull	r1, r3, r3, r2
 164 0092 9B0B     		lsrs	r3, r3, #14
 165 0094 44F62061 		movw	r1, #20000
 166 0098 01FB03F3 		mul	r3, r1, r3
 167 009c D31A     		subs	r3, r2, r3
 168              		.loc 1 46 8
 169 009e 1846     		mov	r0, r3
 170 00a0 FFF7FEFF 		bl	__aeabi_ui2f
 171 00a4 0346     		mov	r3, r0
 172              		.loc 1 46 30
 173 00a6 3849     		ldr	r1, .L10+20
 174 00a8 1846     		mov	r0, r3
 175 00aa FFF7FEFF 		bl	__aeabi_fdiv
 176 00ae 0346     		mov	r3, r0
 177              		.loc 1 46 6
 178 00b0 1846     		mov	r0, r3
ARM GAS  /tmp/ccSycgau.s 			page 7


 179 00b2 FFF7FEFF 		bl	__aeabi_f2iz
 180 00b6 0346     		mov	r3, r0
 181 00b8 BB61     		str	r3, [r7, #24]
  47:radio_test.c  **** 		hbsel = 1;
 182              		.loc 1 47 9
 183 00ba 0123     		movs	r3, #1
 184 00bc 7B61     		str	r3, [r7, #20]
 185              	.L8:
  48:radio_test.c  **** 	}
  49:radio_test.c  **** 
  50:radio_test.c  **** 	// fcarrier = (fb+24+(fc+fo)/64000) x 10000 x (hbsel+1) + (fhch x fhs x 10) [kHz],
  51:radio_test.c  **** 	//float calc_freq = (((fb + 24.0f) + (fc / 64000.0f)) * 10000.0f ) * (hbsel + 1.0f);
  52:radio_test.c  **** 	//printf("Requested frequency: %9d KHz Band %04X fc %02X High %d Actual Freq %9f KHz\n", kHz, fb, 
  53:radio_test.c  **** 
  54:radio_test.c  **** 	si443x_reg_75_t r75 = { 0 };
 186              		.loc 1 54 18
 187 00be 0023     		movs	r3, #0
 188 00c0 3B74     		strb	r3, [r7, #16]
  55:radio_test.c  **** 	r75.fb = fb;
 189              		.loc 1 55 9
 190 00c2 FB69     		ldr	r3, [r7, #28]
 191 00c4 03F01F03 		and	r3, r3, #31
 192 00c8 DAB2     		uxtb	r2, r3
 193 00ca 3B7C     		ldrb	r3, [r7, #16]
 194 00cc 62F30403 		bfi	r3, r2, #0, #5
 195 00d0 3B74     		strb	r3, [r7, #16]
  56:radio_test.c  **** 	r75.hbsel = hbsel;
 196              		.loc 1 56 12
 197 00d2 7B69     		ldr	r3, [r7, #20]
 198 00d4 03F00103 		and	r3, r3, #1
 199 00d8 DAB2     		uxtb	r2, r3
 200 00da 3B7C     		ldrb	r3, [r7, #16]
 201 00dc 62F34513 		bfi	r3, r2, #5, #1
 202 00e0 3B74     		strb	r3, [r7, #16]
  57:radio_test.c  **** 	r75.sbsel = 1;
 203              		.loc 1 57 12
 204 00e2 3B7C     		ldrb	r3, [r7, #16]
 205 00e4 43F04003 		orr	r3, r3, #64
 206 00e8 3B74     		strb	r3, [r7, #16]
  58:radio_test.c  **** 
  59:radio_test.c  **** 	uint8_t reg = 0x75 | 0x80;
 207              		.loc 1 59 10
 208 00ea F523     		movs	r3, #245
 209 00ec FB73     		strb	r3, [r7, #15]
  60:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 210              		.loc 1 60 39
 211 00ee 274B     		ldr	r3, .L10+24
 212 00f0 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 213              		.loc 1 60 2
 214 00f2 0021     		movs	r1, #0
 215 00f4 1846     		mov	r0, r3
 216 00f6 FFF7FEFF 		bl	bshal_gpio_write_pin
  61:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 217              		.loc 1 61 2
 218 00fa 07F10F01 		add	r1, r7, #15
 219 00fe 0123     		movs	r3, #1
 220 0100 0122     		movs	r2, #1
ARM GAS  /tmp/ccSycgau.s 			page 8


 221 0102 2248     		ldr	r0, .L10+24
 222 0104 FFF7FEFF 		bl	bshal_spim_transmit
  62:radio_test.c  **** 	bshal_spim_receive(&radio_spi_config, &r75, 1, true);
 223              		.loc 1 62 2
 224 0108 07F11001 		add	r1, r7, #16
 225 010c 0123     		movs	r3, #1
 226 010e 0122     		movs	r2, #1
 227 0110 1E48     		ldr	r0, .L10+24
 228 0112 FFF7FEFF 		bl	bshal_spim_receive
  63:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 229              		.loc 1 63 39
 230 0116 1D4B     		ldr	r3, .L10+24
 231 0118 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 232              		.loc 1 63 2
 233 011a 0121     		movs	r1, #1
 234 011c 1846     		mov	r0, r3
 235 011e FFF7FEFF 		bl	bshal_gpio_write_pin
  64:radio_test.c  **** 
  65:radio_test.c  **** 	uint16_t r76 = htobe16(fc);
 236              		.loc 1 65 17
 237 0122 BB69     		ldr	r3, [r7, #24]
 238 0124 9BB2     		uxth	r3, r3
 239 0126 1846     		mov	r0, r3
 240 0128 FFF7FEFF 		bl	htobe16
 241 012c 0346     		mov	r3, r0
 242              		.loc 1 65 11
 243 012e BB81     		strh	r3, [r7, #12]	@ movhi
  66:radio_test.c  **** 	reg = 0x76 | 0x80;
 244              		.loc 1 66 6
 245 0130 F623     		movs	r3, #246
 246 0132 FB73     		strb	r3, [r7, #15]
  67:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 247              		.loc 1 67 39
 248 0134 154B     		ldr	r3, .L10+24
 249 0136 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 250              		.loc 1 67 2
 251 0138 0021     		movs	r1, #0
 252 013a 1846     		mov	r0, r3
 253 013c FFF7FEFF 		bl	bshal_gpio_write_pin
  68:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 254              		.loc 1 68 2
 255 0140 07F10F01 		add	r1, r7, #15
 256 0144 0123     		movs	r3, #1
 257 0146 0122     		movs	r2, #1
 258 0148 1048     		ldr	r0, .L10+24
 259 014a FFF7FEFF 		bl	bshal_spim_transmit
  69:radio_test.c  **** 	bshal_spim_receive(&radio_spi_config, &r76, 2, true);
 260              		.loc 1 69 2
 261 014e 07F10C01 		add	r1, r7, #12
 262 0152 0123     		movs	r3, #1
 263 0154 0222     		movs	r2, #2
 264 0156 0D48     		ldr	r0, .L10+24
 265 0158 FFF7FEFF 		bl	bshal_spim_receive
  70:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 266              		.loc 1 70 39
 267 015c 0B4B     		ldr	r3, .L10+24
 268 015e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
ARM GAS  /tmp/ccSycgau.s 			page 9


 269              		.loc 1 70 2
 270 0160 0121     		movs	r1, #1
 271 0162 1846     		mov	r0, r3
 272 0164 FFF7FEFF 		bl	bshal_gpio_write_pin
  71:radio_test.c  **** 
  72:radio_test.c  **** 	return 0;
 273              		.loc 1 72 9
 274 0168 0023     		movs	r3, #0
 275              	.L9:
  73:radio_test.c  **** }
 276              		.loc 1 73 1 discriminator 1
 277 016a 1846     		mov	r0, r3
 278 016c 2037     		adds	r7, r7, #32
 279              		.cfi_def_cfa_offset 8
 280 016e BD46     		mov	sp, r7
 281              		.cfi_def_cfa_register 13
 282              		@ sp needed
 283 0170 80BD     		pop	{r7, pc}
 284              	.L11:
 285 0172 00BF     		.align	2
 286              	.L10:
 287 0174 7FA90300 		.word	239999
 288 0178 00A60E00 		.word	960000
 289 017c FF520700 		.word	479999
 290 0180 5917B7D1 		.word	-776530087
 291 0184 0000203E 		.word	1042284544
 292 0188 0000A03E 		.word	1050673152
 293 018c 00000000 		.word	radio_spi_config
 294              		.cfi_endproc
 295              	.LFE79:
 297              		.section	.text.radio_spi_init,"ax",%progbits
 298              		.align	1
 299              		.global	radio_spi_init
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 304              	radio_spi_init:
 305              	.LFB80:
  74:radio_test.c  **** 
  75:radio_test.c  **** void radio_spi_init(void) {
 306              		.loc 1 75 27
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 1, uses_anonymous_args = 0
 310 0000 80B5     		push	{r7, lr}
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 7, -8
 313              		.cfi_offset 14, -4
 314 0002 00AF     		add	r7, sp, #0
 315              		.cfi_def_cfa_register 7
  76:radio_test.c  **** 
  77:radio_test.c  **** 	radio_spi_config.frequency = 10000000; // MAX SPI speed for Si443x = 10 MHz
 316              		.loc 1 77 29
 317 0004 1E4B     		ldr	r3, .L13
 318 0006 1F4A     		ldr	r2, .L13+4
 319 0008 1A61     		str	r2, [r3, #16]
  78:radio_test.c  **** 	//radio_spi_config.frequency = 1000000;
ARM GAS  /tmp/ccSycgau.s 			page 10


  79:radio_test.c  **** 	radio_spi_config.bit_order = 0; //MSB
 320              		.loc 1 79 29
 321 000a 1D4B     		ldr	r3, .L13
 322 000c 0022     		movs	r2, #0
 323 000e 5A73     		strb	r2, [r3, #13]
  80:radio_test.c  **** 	radio_spi_config.mode = 0;
 324              		.loc 1 80 24
 325 0010 1B4B     		ldr	r3, .L13
 326 0012 0022     		movs	r2, #0
 327 0014 1A73     		strb	r2, [r3, #12]
  81:radio_test.c  **** 
  82:radio_test.c  **** 	radio_spi_config.hw_nr = 1;
 328              		.loc 1 82 25
 329 0016 1A4B     		ldr	r3, .L13
 330 0018 0122     		movs	r2, #1
 331 001a 1A71     		strb	r2, [r3, #4]
  83:radio_test.c  **** 	radio_spi_config.sck_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_5);
 332              		.loc 1 83 29
 333 001c 2021     		movs	r1, #32
 334 001e 1A48     		ldr	r0, .L13+8
 335 0020 FFF7FEFF 		bl	bshal_gpio_encode_pin
 336 0024 0346     		mov	r3, r0
 337              		.loc 1 83 27
 338 0026 DAB2     		uxtb	r2, r3
 339 0028 154B     		ldr	r3, .L13
 340 002a 5A71     		strb	r2, [r3, #5]
  84:radio_test.c  **** 	radio_spi_config.miso_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_6);
 341              		.loc 1 84 30
 342 002c 4021     		movs	r1, #64
 343 002e 1648     		ldr	r0, .L13+8
 344 0030 FFF7FEFF 		bl	bshal_gpio_encode_pin
 345 0034 0346     		mov	r3, r0
 346              		.loc 1 84 28
 347 0036 DAB2     		uxtb	r2, r3
 348 0038 114B     		ldr	r3, .L13
 349 003a DA71     		strb	r2, [r3, #7]
  85:radio_test.c  **** 	radio_spi_config.mosi_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_7);
 350              		.loc 1 85 30
 351 003c 8021     		movs	r1, #128
 352 003e 1248     		ldr	r0, .L13+8
 353 0040 FFF7FEFF 		bl	bshal_gpio_encode_pin
 354 0044 0346     		mov	r3, r0
 355              		.loc 1 85 28
 356 0046 DAB2     		uxtb	r2, r3
 357 0048 0D4B     		ldr	r3, .L13
 358 004a 9A71     		strb	r2, [r3, #6]
  86:radio_test.c  **** 
  87:radio_test.c  **** 	radio_spi_config.cs_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_4);
 359              		.loc 1 87 28
 360 004c 1021     		movs	r1, #16
 361 004e 0E48     		ldr	r0, .L13+8
 362 0050 FFF7FEFF 		bl	bshal_gpio_encode_pin
 363 0054 0346     		mov	r3, r0
 364              		.loc 1 87 26
 365 0056 DAB2     		uxtb	r2, r3
 366 0058 094B     		ldr	r3, .L13
 367 005a 1A72     		strb	r2, [r3, #8]
ARM GAS  /tmp/ccSycgau.s 			page 11


  88:radio_test.c  **** 	radio_spi_config.rs_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_10);
 368              		.loc 1 88 28
 369 005c 4FF48061 		mov	r1, #1024
 370 0060 0A48     		ldr	r0, .L13+12
 371 0062 FFF7FEFF 		bl	bshal_gpio_encode_pin
 372 0066 0346     		mov	r3, r0
 373              		.loc 1 88 26
 374 0068 DAB2     		uxtb	r2, r3
 375 006a 054B     		ldr	r3, .L13
 376 006c 9A72     		strb	r2, [r3, #10]
  89:radio_test.c  **** 	radio_spi_config.rs_pol = 1;
 377              		.loc 1 89 26
 378 006e 044B     		ldr	r3, .L13
 379 0070 0122     		movs	r2, #1
 380 0072 DA72     		strb	r2, [r3, #11]
  90:radio_test.c  **** 
  91:radio_test.c  **** 	bshal_spim_init(&radio_spi_config);
 381              		.loc 1 91 2
 382 0074 0248     		ldr	r0, .L13
 383 0076 FFF7FEFF 		bl	bshal_spim_init
  92:radio_test.c  **** 
  93:radio_test.c  **** }
 384              		.loc 1 93 1
 385 007a 00BF     		nop
 386 007c 80BD     		pop	{r7, pc}
 387              	.L14:
 388 007e 00BF     		.align	2
 389              	.L13:
 390 0080 00000000 		.word	radio_spi_config
 391 0084 80969800 		.word	10000000
 392 0088 00080140 		.word	1073809408
 393 008c 000C0140 		.word	1073810432
 394              		.cfi_endproc
 395              	.LFE80:
 397              		.section	.text.test_recv,"ax",%progbits
 398              		.align	1
 399              		.global	test_recv
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	test_recv:
 405              	.LFB81:
  94:radio_test.c  **** 
  95:radio_test.c  **** void test_recv() {
 406              		.loc 1 95 18
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 264
 409              		@ frame_needed = 1, uses_anonymous_args = 0
 410 0000 80B5     		push	{r7, lr}
 411              		.cfi_def_cfa_offset 8
 412              		.cfi_offset 7, -8
 413              		.cfi_offset 14, -4
 414 0002 C2B0     		sub	sp, sp, #264
 415              		.cfi_def_cfa_offset 272
 416 0004 00AF     		add	r7, sp, #0
 417              		.cfi_def_cfa_register 7
 418              	.L18:
ARM GAS  /tmp/ccSycgau.s 			page 12


 419              	.LBB2:
  96:radio_test.c  **** 	uint8_t reg;
  97:radio_test.c  **** 	uint8_t val;
  98:radio_test.c  **** 	uint8_t buffer[255];
  99:radio_test.c  **** 
 100:radio_test.c  **** 	while (1) {
 101:radio_test.c  **** 
 102:radio_test.c  **** 		// Clear fifo
 103:radio_test.c  **** 		reg = 0x08 | 0x80;
 420              		.loc 1 103 7
 421 0006 8823     		movs	r3, #136
 422 0008 87F80731 		strb	r3, [r7, #263]
 104:radio_test.c  **** 		val = 0x02;
 423              		.loc 1 104 7
 424 000c 0223     		movs	r3, #2
 425 000e 87F80631 		strb	r3, [r7, #262]
 105:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 426              		.loc 1 105 40
 427 0012 634B     		ldr	r3, .L19
 428 0014 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 429              		.loc 1 105 3
 430 0016 0021     		movs	r1, #0
 431 0018 1846     		mov	r0, r3
 432 001a FFF7FEFF 		bl	bshal_gpio_write_pin
 106:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 433              		.loc 1 106 3
 434 001e 07F20711 		addw	r1, r7, #263
 435 0022 0123     		movs	r3, #1
 436 0024 0122     		movs	r2, #1
 437 0026 5E48     		ldr	r0, .L19
 438 0028 FFF7FEFF 		bl	bshal_spim_transmit
 107:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 439              		.loc 1 107 3
 440 002c 07F58371 		add	r1, r7, #262
 441 0030 0123     		movs	r3, #1
 442 0032 0122     		movs	r2, #1
 443 0034 5A48     		ldr	r0, .L19
 444 0036 FFF7FEFF 		bl	bshal_spim_transmit
 108:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 445              		.loc 1 108 40
 446 003a 594B     		ldr	r3, .L19
 447 003c 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 448              		.loc 1 108 3
 449 003e 0121     		movs	r1, #1
 450 0040 1846     		mov	r0, r3
 451 0042 FFF7FEFF 		bl	bshal_gpio_write_pin
 109:radio_test.c  **** 		//bshal_delay_ms(1);
 110:radio_test.c  **** 		reg = 0x08 | 0x80;
 452              		.loc 1 110 7
 453 0046 8823     		movs	r3, #136
 454 0048 87F80731 		strb	r3, [r7, #263]
 111:radio_test.c  **** 		val = 0x00;
 455              		.loc 1 111 7
 456 004c 0023     		movs	r3, #0
 457 004e 87F80631 		strb	r3, [r7, #262]
 112:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 458              		.loc 1 112 40
ARM GAS  /tmp/ccSycgau.s 			page 13


 459 0052 534B     		ldr	r3, .L19
 460 0054 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 461              		.loc 1 112 3
 462 0056 0021     		movs	r1, #0
 463 0058 1846     		mov	r0, r3
 464 005a FFF7FEFF 		bl	bshal_gpio_write_pin
 113:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 465              		.loc 1 113 3
 466 005e 07F20711 		addw	r1, r7, #263
 467 0062 0123     		movs	r3, #1
 468 0064 0122     		movs	r2, #1
 469 0066 4E48     		ldr	r0, .L19
 470 0068 FFF7FEFF 		bl	bshal_spim_transmit
 114:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 471              		.loc 1 114 3
 472 006c 07F58371 		add	r1, r7, #262
 473 0070 0123     		movs	r3, #1
 474 0072 0122     		movs	r2, #1
 475 0074 4A48     		ldr	r0, .L19
 476 0076 FFF7FEFF 		bl	bshal_spim_transmit
 115:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 477              		.loc 1 115 40
 478 007a 494B     		ldr	r3, .L19
 479 007c 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 480              		.loc 1 115 3
 481 007e 0121     		movs	r1, #1
 482 0080 1846     		mov	r0, r3
 483 0082 FFF7FEFF 		bl	bshal_gpio_write_pin
 116:radio_test.c  **** 		//bshal_delay_ms(1);
 117:radio_test.c  **** 
 118:radio_test.c  **** 
 119:radio_test.c  **** 		// start reception
 120:radio_test.c  **** 		reg = 0x07 | 0x80 ;
 484              		.loc 1 120 7
 485 0086 8723     		movs	r3, #135
 486 0088 87F80731 		strb	r3, [r7, #263]
 121:radio_test.c  **** 		val = 0x04;
 487              		.loc 1 121 7
 488 008c 0423     		movs	r3, #4
 489 008e 87F80631 		strb	r3, [r7, #262]
 122:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 490              		.loc 1 122 40
 491 0092 434B     		ldr	r3, .L19
 492 0094 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 493              		.loc 1 122 3
 494 0096 0021     		movs	r1, #0
 495 0098 1846     		mov	r0, r3
 496 009a FFF7FEFF 		bl	bshal_gpio_write_pin
 123:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 497              		.loc 1 123 3
 498 009e 07F20711 		addw	r1, r7, #263
 499 00a2 0123     		movs	r3, #1
 500 00a4 0122     		movs	r2, #1
 501 00a6 3E48     		ldr	r0, .L19
 502 00a8 FFF7FEFF 		bl	bshal_spim_transmit
 124:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 503              		.loc 1 124 3
ARM GAS  /tmp/ccSycgau.s 			page 14


 504 00ac 07F58371 		add	r1, r7, #262
 505 00b0 0123     		movs	r3, #1
 506 00b2 0122     		movs	r2, #1
 507 00b4 3A48     		ldr	r0, .L19
 508 00b6 FFF7FEFF 		bl	bshal_spim_transmit
 125:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 509              		.loc 1 125 40
 510 00ba 394B     		ldr	r3, .L19
 511 00bc 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 512              		.loc 1 125 3
 513 00be 0121     		movs	r1, #1
 514 00c0 1846     		mov	r0, r3
 515 00c2 FFF7FEFF 		bl	bshal_gpio_write_pin
 126:radio_test.c  **** 		//bshal_delay_ms(1);
 127:radio_test.c  **** 
 128:radio_test.c  **** 		// read interrupt, should read transmission done
 129:radio_test.c  **** 		val = 0x00;
 516              		.loc 1 129 7
 517 00c6 0023     		movs	r3, #0
 518 00c8 87F80631 		strb	r3, [r7, #262]
 130:radio_test.c  **** 		reg = 0x03;
 519              		.loc 1 130 7
 520 00cc 0323     		movs	r3, #3
 521 00ce 87F80731 		strb	r3, [r7, #263]
 131:radio_test.c  **** 		while (!(val & 0b10)) {
 522              		.loc 1 131 9
 523 00d2 19E0     		b	.L16
 524              	.L17:
 525              	.LBB3:
 132:radio_test.c  **** 			bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 526              		.loc 1 132 41
 527 00d4 324B     		ldr	r3, .L19
 528 00d6 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 529              		.loc 1 132 4
 530 00d8 0021     		movs	r1, #0
 531 00da 1846     		mov	r0, r3
 532 00dc FFF7FEFF 		bl	bshal_gpio_write_pin
 133:radio_test.c  **** 			bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 533              		.loc 1 133 4
 534 00e0 07F20711 		addw	r1, r7, #263
 535 00e4 0123     		movs	r3, #1
 536 00e6 0122     		movs	r2, #1
 537 00e8 2D48     		ldr	r0, .L19
 538 00ea FFF7FEFF 		bl	bshal_spim_transmit
 134:radio_test.c  **** 			bshal_spim_receive(&radio_spi_config, &val, 1, true);
 539              		.loc 1 134 4
 540 00ee 07F58371 		add	r1, r7, #262
 541 00f2 0123     		movs	r3, #1
 542 00f4 0122     		movs	r2, #1
 543 00f6 2A48     		ldr	r0, .L19
 544 00f8 FFF7FEFF 		bl	bshal_spim_receive
 135:radio_test.c  **** 			bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 545              		.loc 1 135 41
 546 00fc 284B     		ldr	r3, .L19
 547 00fe 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 548              		.loc 1 135 4
 549 0100 0121     		movs	r1, #1
ARM GAS  /tmp/ccSycgau.s 			page 15


 550 0102 1846     		mov	r0, r3
 551 0104 FFF7FEFF 		bl	bshal_gpio_write_pin
 552              	.L16:
 553              	.LBE3:
 131:radio_test.c  **** 			bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 554              		.loc 1 131 16
 555 0108 97F80631 		ldrb	r3, [r7, #262]	@ zero_extendqisi2
 556 010c 03F00203 		and	r3, r3, #2
 131:radio_test.c  **** 			bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 557              		.loc 1 131 10
 558 0110 002B     		cmp	r3, #0
 559 0112 DFD0     		beq	.L17
 136:radio_test.c  **** 		}
 137:radio_test.c  **** 		// packet received
 138:radio_test.c  **** 
 139:radio_test.c  **** 
 140:radio_test.c  **** 		val = 0x00;
 560              		.loc 1 140 7
 561 0114 0023     		movs	r3, #0
 562 0116 87F80631 		strb	r3, [r7, #262]
 141:radio_test.c  **** 		reg = 0x4B; // received packet size
 563              		.loc 1 141 7
 564 011a 4B23     		movs	r3, #75
 565 011c 87F80731 		strb	r3, [r7, #263]
 142:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 566              		.loc 1 142 40
 567 0120 1F4B     		ldr	r3, .L19
 568 0122 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 569              		.loc 1 142 3
 570 0124 0021     		movs	r1, #0
 571 0126 1846     		mov	r0, r3
 572 0128 FFF7FEFF 		bl	bshal_gpio_write_pin
 143:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 573              		.loc 1 143 3
 574 012c 07F20711 		addw	r1, r7, #263
 575 0130 0123     		movs	r3, #1
 576 0132 0122     		movs	r2, #1
 577 0134 1A48     		ldr	r0, .L19
 578 0136 FFF7FEFF 		bl	bshal_spim_transmit
 144:radio_test.c  **** 		bshal_spim_receive(&radio_spi_config, &val, 1, true);
 579              		.loc 1 144 3
 580 013a 07F58371 		add	r1, r7, #262
 581 013e 0123     		movs	r3, #1
 582 0140 0122     		movs	r2, #1
 583 0142 1748     		ldr	r0, .L19
 584 0144 FFF7FEFF 		bl	bshal_spim_receive
 145:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 585              		.loc 1 145 40
 586 0148 154B     		ldr	r3, .L19
 587 014a 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 588              		.loc 1 145 3
 589 014c 0121     		movs	r1, #1
 590 014e 1846     		mov	r0, r3
 591 0150 FFF7FEFF 		bl	bshal_gpio_write_pin
 146:radio_test.c  **** 
 147:radio_test.c  **** 		memset(buffer,0,sizeof(buffer));
 592              		.loc 1 147 3
ARM GAS  /tmp/ccSycgau.s 			page 16


 593 0154 3B1D     		adds	r3, r7, #4
 594 0156 FF22     		movs	r2, #255
 595 0158 0021     		movs	r1, #0
 596 015a 1846     		mov	r0, r3
 597 015c FFF7FEFF 		bl	memset
 148:radio_test.c  **** 		reg = 0x7F; // fifo
 598              		.loc 1 148 7
 599 0160 7F23     		movs	r3, #127
 600 0162 87F80731 		strb	r3, [r7, #263]
 149:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 601              		.loc 1 149 40
 602 0166 0E4B     		ldr	r3, .L19
 603 0168 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 604              		.loc 1 149 3
 605 016a 0021     		movs	r1, #0
 606 016c 1846     		mov	r0, r3
 607 016e FFF7FEFF 		bl	bshal_gpio_write_pin
 150:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 608              		.loc 1 150 3
 609 0172 07F20711 		addw	r1, r7, #263
 610 0176 0123     		movs	r3, #1
 611 0178 0122     		movs	r2, #1
 612 017a 0948     		ldr	r0, .L19
 613 017c FFF7FEFF 		bl	bshal_spim_transmit
 151:radio_test.c  **** 		bshal_spim_receive(&radio_spi_config, buffer, val, true);
 614              		.loc 1 151 3
 615 0180 97F80631 		ldrb	r3, [r7, #262]	@ zero_extendqisi2
 616 0184 1A46     		mov	r2, r3
 617 0186 391D     		adds	r1, r7, #4
 618 0188 0123     		movs	r3, #1
 619 018a 0548     		ldr	r0, .L19
 620 018c FFF7FEFF 		bl	bshal_spim_receive
 152:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 621              		.loc 1 152 40
 622 0190 034B     		ldr	r3, .L19
 623 0192 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 624              		.loc 1 152 3
 625 0194 0121     		movs	r1, #1
 626 0196 1846     		mov	r0, r3
 627 0198 FFF7FEFF 		bl	bshal_gpio_write_pin
 628              	.LBE2:
 100:radio_test.c  **** 
 629              		.loc 1 100 12
 630 019c 33E7     		b	.L18
 631              	.L20:
 632 019e 00BF     		.align	2
 633              	.L19:
 634 01a0 00000000 		.word	radio_spi_config
 635              		.cfi_endproc
 636              	.LFE81:
 638              		.section	.rodata
 639              		.align	2
 640              	.LC0:
 641 0000 54782025 		.ascii	"Tx %5d\000"
 641      356400
 642              		.section	.text.test_send,"ax",%progbits
 643              		.align	1
ARM GAS  /tmp/ccSycgau.s 			page 17


 644              		.global	test_send
 645              		.syntax unified
 646              		.thumb
 647              		.thumb_func
 649              	test_send:
 650              	.LFB82:
 153:radio_test.c  **** 
 154:radio_test.c  **** 	}
 155:radio_test.c  **** 
 156:radio_test.c  **** }
 157:radio_test.c  **** 
 158:radio_test.c  **** void test_send() {
 651              		.loc 1 158 18
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 72
 654              		@ frame_needed = 1, uses_anonymous_args = 0
 655 0000 80B5     		push	{r7, lr}
 656              		.cfi_def_cfa_offset 8
 657              		.cfi_offset 7, -8
 658              		.cfi_offset 14, -4
 659 0002 92B0     		sub	sp, sp, #72
 660              		.cfi_def_cfa_offset 80
 661 0004 00AF     		add	r7, sp, #0
 662              		.cfi_def_cfa_register 7
 159:radio_test.c  **** 	uint8_t reg;
 160:radio_test.c  **** 	uint8_t val;
 161:radio_test.c  **** 	uint8_t data[64];
 162:radio_test.c  **** 	int tx_count = 0;
 663              		.loc 1 162 6
 664 0006 0023     		movs	r3, #0
 665 0008 7B64     		str	r3, [r7, #68]
 666              	.L24:
 667              	.LBB4:
 163:radio_test.c  **** 	while (1) {
 164:radio_test.c  **** 
 165:radio_test.c  **** 		// Clear fifo
 166:radio_test.c  **** 		reg = 0x08 | 0x80;
 668              		.loc 1 166 7
 669 000a 8823     		movs	r3, #136
 670 000c 87F84330 		strb	r3, [r7, #67]
 167:radio_test.c  **** 		val = 0x01;
 671              		.loc 1 167 7
 672 0010 0123     		movs	r3, #1
 673 0012 87F84230 		strb	r3, [r7, #66]
 168:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 674              		.loc 1 168 40
 675 0016 684B     		ldr	r3, .L25
 676 0018 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 677              		.loc 1 168 3
 678 001a 0021     		movs	r1, #0
 679 001c 1846     		mov	r0, r3
 680 001e FFF7FEFF 		bl	bshal_gpio_write_pin
 169:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 681              		.loc 1 169 3
 682 0022 07F14301 		add	r1, r7, #67
 683 0026 0123     		movs	r3, #1
 684 0028 0122     		movs	r2, #1
ARM GAS  /tmp/ccSycgau.s 			page 18


 685 002a 6348     		ldr	r0, .L25
 686 002c FFF7FEFF 		bl	bshal_spim_transmit
 170:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 687              		.loc 1 170 3
 688 0030 07F14201 		add	r1, r7, #66
 689 0034 0123     		movs	r3, #1
 690 0036 0122     		movs	r2, #1
 691 0038 5F48     		ldr	r0, .L25
 692 003a FFF7FEFF 		bl	bshal_spim_transmit
 171:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 693              		.loc 1 171 40
 694 003e 5E4B     		ldr	r3, .L25
 695 0040 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 696              		.loc 1 171 3
 697 0042 0121     		movs	r1, #1
 698 0044 1846     		mov	r0, r3
 699 0046 FFF7FEFF 		bl	bshal_gpio_write_pin
 172:radio_test.c  **** 		//bshal_delay_ms(1);
 173:radio_test.c  **** 		reg = 0x08 | 0x80;
 700              		.loc 1 173 7
 701 004a 8823     		movs	r3, #136
 702 004c 87F84330 		strb	r3, [r7, #67]
 174:radio_test.c  **** 		val = 0x01;
 703              		.loc 1 174 7
 704 0050 0123     		movs	r3, #1
 705 0052 87F84230 		strb	r3, [r7, #66]
 175:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 706              		.loc 1 175 40
 707 0056 584B     		ldr	r3, .L25
 708 0058 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 709              		.loc 1 175 3
 710 005a 0021     		movs	r1, #0
 711 005c 1846     		mov	r0, r3
 712 005e FFF7FEFF 		bl	bshal_gpio_write_pin
 176:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 713              		.loc 1 176 3
 714 0062 07F14301 		add	r1, r7, #67
 715 0066 0123     		movs	r3, #1
 716 0068 0122     		movs	r2, #1
 717 006a 5348     		ldr	r0, .L25
 718 006c FFF7FEFF 		bl	bshal_spim_transmit
 177:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 719              		.loc 1 177 3
 720 0070 07F14201 		add	r1, r7, #66
 721 0074 0123     		movs	r3, #1
 722 0076 0122     		movs	r2, #1
 723 0078 4F48     		ldr	r0, .L25
 724 007a FFF7FEFF 		bl	bshal_spim_transmit
 178:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 725              		.loc 1 178 40
 726 007e 4E4B     		ldr	r3, .L25
 727 0080 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 728              		.loc 1 178 3
 729 0082 0121     		movs	r1, #1
 730 0084 1846     		mov	r0, r3
 731 0086 FFF7FEFF 		bl	bshal_gpio_write_pin
 179:radio_test.c  **** 		//bshal_delay_ms(1);
ARM GAS  /tmp/ccSycgau.s 			page 19


 180:radio_test.c  **** 
 181:radio_test.c  **** 
 182:radio_test.c  **** 		sprintf(data, "Tx %5d", tx_count++);
 732              		.loc 1 182 3
 733 008a 7B6C     		ldr	r3, [r7, #68]
 734 008c 5A1C     		adds	r2, r3, #1
 735 008e 7A64     		str	r2, [r7, #68]
 736 0090 3846     		mov	r0, r7
 737 0092 1A46     		mov	r2, r3
 738 0094 4949     		ldr	r1, .L25+4
 739 0096 FFF7FEFF 		bl	sprintf
 183:radio_test.c  **** 		reg = 0x3e | 0x80;
 740              		.loc 1 183 7
 741 009a BE23     		movs	r3, #190
 742 009c 87F84330 		strb	r3, [r7, #67]
 184:radio_test.c  **** 		val = strlen(data);
 743              		.loc 1 184 9
 744 00a0 3B46     		mov	r3, r7
 745 00a2 1846     		mov	r0, r3
 746 00a4 FFF7FEFF 		bl	strlen
 747 00a8 0346     		mov	r3, r0
 748              		.loc 1 184 7
 749 00aa DBB2     		uxtb	r3, r3
 750 00ac 87F84230 		strb	r3, [r7, #66]
 185:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 751              		.loc 1 185 40
 752 00b0 414B     		ldr	r3, .L25
 753 00b2 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 754              		.loc 1 185 3
 755 00b4 0021     		movs	r1, #0
 756 00b6 1846     		mov	r0, r3
 757 00b8 FFF7FEFF 		bl	bshal_gpio_write_pin
 186:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 758              		.loc 1 186 3
 759 00bc 07F14301 		add	r1, r7, #67
 760 00c0 0123     		movs	r3, #1
 761 00c2 0122     		movs	r2, #1
 762 00c4 3C48     		ldr	r0, .L25
 763 00c6 FFF7FEFF 		bl	bshal_spim_transmit
 187:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 764              		.loc 1 187 3
 765 00ca 07F14201 		add	r1, r7, #66
 766 00ce 0123     		movs	r3, #1
 767 00d0 0122     		movs	r2, #1
 768 00d2 3948     		ldr	r0, .L25
 769 00d4 FFF7FEFF 		bl	bshal_spim_transmit
 188:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 770              		.loc 1 188 40
 771 00d8 374B     		ldr	r3, .L25
 772 00da 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 773              		.loc 1 188 3
 774 00dc 0121     		movs	r1, #1
 775 00de 1846     		mov	r0, r3
 776 00e0 FFF7FEFF 		bl	bshal_gpio_write_pin
 189:radio_test.c  **** //		//bshal_delay_ms(1);
 190:radio_test.c  **** 
 191:radio_test.c  **** 		reg = 0x7F | 0x80; // Fifo Data
ARM GAS  /tmp/ccSycgau.s 			page 20


 777              		.loc 1 191 7
 778 00e4 FF23     		movs	r3, #255
 779 00e6 87F84330 		strb	r3, [r7, #67]
 192:radio_test.c  **** 
 193:radio_test.c  **** 		// write
 194:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 780              		.loc 1 194 40
 781 00ea 334B     		ldr	r3, .L25
 782 00ec 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 783              		.loc 1 194 3
 784 00ee 0021     		movs	r1, #0
 785 00f0 1846     		mov	r0, r3
 786 00f2 FFF7FEFF 		bl	bshal_gpio_write_pin
 195:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 787              		.loc 1 195 3
 788 00f6 07F14301 		add	r1, r7, #67
 789 00fa 0123     		movs	r3, #1
 790 00fc 0122     		movs	r2, #1
 791 00fe 2E48     		ldr	r0, .L25
 792 0100 FFF7FEFF 		bl	bshal_spim_transmit
 196:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, data, val, true);
 793              		.loc 1 196 3
 794 0104 97F84230 		ldrb	r3, [r7, #66]	@ zero_extendqisi2
 795 0108 1A46     		mov	r2, r3
 796 010a 3946     		mov	r1, r7
 797 010c 0123     		movs	r3, #1
 798 010e 2A48     		ldr	r0, .L25
 799 0110 FFF7FEFF 		bl	bshal_spim_transmit
 197:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 800              		.loc 1 197 40
 801 0114 284B     		ldr	r3, .L25
 802 0116 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 803              		.loc 1 197 3
 804 0118 0121     		movs	r1, #1
 805 011a 1846     		mov	r0, r3
 806 011c FFF7FEFF 		bl	bshal_gpio_write_pin
 198:radio_test.c  **** 
 199:radio_test.c  **** 
 200:radio_test.c  **** 
 201:radio_test.c  **** 
 202:radio_test.c  **** 
 203:radio_test.c  **** 		//bshal_delay_ms(1);
 204:radio_test.c  **** 
 205:radio_test.c  **** 		// start transmission
 206:radio_test.c  **** 		reg = 0x07 | 0x80 ;
 807              		.loc 1 206 7
 808 0120 8723     		movs	r3, #135
 809 0122 87F84330 		strb	r3, [r7, #67]
 207:radio_test.c  **** 		val = 0x08 ;
 810              		.loc 1 207 7
 811 0126 0823     		movs	r3, #8
 812 0128 87F84230 		strb	r3, [r7, #66]
 208:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 813              		.loc 1 208 40
 814 012c 224B     		ldr	r3, .L25
 815 012e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 816              		.loc 1 208 3
ARM GAS  /tmp/ccSycgau.s 			page 21


 817 0130 0021     		movs	r1, #0
 818 0132 1846     		mov	r0, r3
 819 0134 FFF7FEFF 		bl	bshal_gpio_write_pin
 209:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 820              		.loc 1 209 3
 821 0138 07F14301 		add	r1, r7, #67
 822 013c 0123     		movs	r3, #1
 823 013e 0122     		movs	r2, #1
 824 0140 1D48     		ldr	r0, .L25
 825 0142 FFF7FEFF 		bl	bshal_spim_transmit
 210:radio_test.c  **** 		bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 826              		.loc 1 210 3
 827 0146 07F14201 		add	r1, r7, #66
 828 014a 0123     		movs	r3, #1
 829 014c 0122     		movs	r2, #1
 830 014e 1A48     		ldr	r0, .L25
 831 0150 FFF7FEFF 		bl	bshal_spim_transmit
 211:radio_test.c  **** 		bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 832              		.loc 1 211 40
 833 0154 184B     		ldr	r3, .L25
 834 0156 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 835              		.loc 1 211 3
 836 0158 0121     		movs	r1, #1
 837 015a 1846     		mov	r0, r3
 838 015c FFF7FEFF 		bl	bshal_gpio_write_pin
 212:radio_test.c  **** 		//bshal_delay_ms(1);
 213:radio_test.c  **** 
 214:radio_test.c  **** 		// read interrupt, should read transmission done
 215:radio_test.c  **** 		val = 0x00;
 839              		.loc 1 215 7
 840 0160 0023     		movs	r3, #0
 841 0162 87F84230 		strb	r3, [r7, #66]
 216:radio_test.c  **** 		reg = 0x03;
 842              		.loc 1 216 7
 843 0166 0323     		movs	r3, #3
 844 0168 87F84330 		strb	r3, [r7, #67]
 217:radio_test.c  **** 		while (!(val & 0b100)) {
 845              		.loc 1 217 9
 846 016c 19E0     		b	.L22
 847              	.L23:
 848              	.LBB5:
 218:radio_test.c  **** 			bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 849              		.loc 1 218 41
 850 016e 124B     		ldr	r3, .L25
 851 0170 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 852              		.loc 1 218 4
 853 0172 0021     		movs	r1, #0
 854 0174 1846     		mov	r0, r3
 855 0176 FFF7FEFF 		bl	bshal_gpio_write_pin
 219:radio_test.c  **** 			bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 856              		.loc 1 219 4
 857 017a 07F14301 		add	r1, r7, #67
 858 017e 0123     		movs	r3, #1
 859 0180 0122     		movs	r2, #1
 860 0182 0D48     		ldr	r0, .L25
 861 0184 FFF7FEFF 		bl	bshal_spim_transmit
 220:radio_test.c  **** 			bshal_spim_receive(&radio_spi_config, &val, 1, true);
ARM GAS  /tmp/ccSycgau.s 			page 22


 862              		.loc 1 220 4
 863 0188 07F14201 		add	r1, r7, #66
 864 018c 0123     		movs	r3, #1
 865 018e 0122     		movs	r2, #1
 866 0190 0948     		ldr	r0, .L25
 867 0192 FFF7FEFF 		bl	bshal_spim_receive
 221:radio_test.c  **** 			bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 868              		.loc 1 221 41
 869 0196 084B     		ldr	r3, .L25
 870 0198 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 871              		.loc 1 221 4
 872 019a 0121     		movs	r1, #1
 873 019c 1846     		mov	r0, r3
 874 019e FFF7FEFF 		bl	bshal_gpio_write_pin
 875              	.L22:
 876              	.LBE5:
 217:radio_test.c  **** 			bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 877              		.loc 1 217 16
 878 01a2 97F84230 		ldrb	r3, [r7, #66]	@ zero_extendqisi2
 879 01a6 03F00403 		and	r3, r3, #4
 217:radio_test.c  **** 			bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 880              		.loc 1 217 10
 881 01aa 002B     		cmp	r3, #0
 882 01ac DFD0     		beq	.L23
 222:radio_test.c  **** 		}
 223:radio_test.c  **** 
 224:radio_test.c  **** 		bshal_delay_ms(1000);
 883              		.loc 1 224 3
 884 01ae 4FF47A70 		mov	r0, #1000
 885 01b2 FFF7FEFF 		bl	bshal_delay_ms
 886              	.LBE4:
 163:radio_test.c  **** 
 887              		.loc 1 163 12
 888 01b6 28E7     		b	.L24
 889              	.L26:
 890              		.align	2
 891              	.L25:
 892 01b8 00000000 		.word	radio_spi_config
 893 01bc 00000000 		.word	.LC0
 894              		.cfi_endproc
 895              	.LFE82:
 897              		.section	.text.test_radio,"ax",%progbits
 898              		.align	1
 899              		.global	test_radio
 900              		.syntax unified
 901              		.thumb
 902              		.thumb_func
 904              	test_radio:
 905              	.LFB83:
 225:radio_test.c  **** 	}
 226:radio_test.c  **** }
 227:radio_test.c  **** void test_radio() {
 906              		.loc 1 227 19
 907              		.cfi_startproc
 908              		@ args = 0, pretend = 0, frame = 8
 909              		@ frame_needed = 1, uses_anonymous_args = 0
 910 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSycgau.s 			page 23


 911              		.cfi_def_cfa_offset 8
 912              		.cfi_offset 7, -8
 913              		.cfi_offset 14, -4
 914 0002 82B0     		sub	sp, sp, #8
 915              		.cfi_def_cfa_offset 16
 916 0004 00AF     		add	r7, sp, #0
 917              		.cfi_def_cfa_register 7
 228:radio_test.c  **** 	uint8_t reg;
 229:radio_test.c  **** 	uint8_t val;
 230:radio_test.c  **** 
 231:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.rs_pin, 1);
 918              		.loc 1 231 39
 919 0006 504B     		ldr	r3, .L28
 920 0008 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 921              		.loc 1 231 2
 922 000a 0121     		movs	r1, #1
 923 000c 1846     		mov	r0, r3
 924 000e FFF7FEFF 		bl	bshal_gpio_write_pin
 232:radio_test.c  **** 	bshal_delay_ms(5);
 925              		.loc 1 232 2
 926 0012 0520     		movs	r0, #5
 927 0014 FFF7FEFF 		bl	bshal_delay_ms
 233:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.rs_pin, 0);
 928              		.loc 1 233 39
 929 0018 4B4B     		ldr	r3, .L28
 930 001a 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 931              		.loc 1 233 2
 932 001c 0021     		movs	r1, #0
 933 001e 1846     		mov	r0, r3
 934 0020 FFF7FEFF 		bl	bshal_gpio_write_pin
 234:radio_test.c  **** 	bshal_delay_ms(20);
 935              		.loc 1 234 2
 936 0024 1420     		movs	r0, #20
 937 0026 FFF7FEFF 		bl	bshal_delay_ms
 235:radio_test.c  **** 
 236:radio_test.c  **** 	// Test for device
 237:radio_test.c  **** 	reg = 0x00;
 938              		.loc 1 237 6
 939 002a 0023     		movs	r3, #0
 940 002c FB71     		strb	r3, [r7, #7]
 238:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 941              		.loc 1 238 39
 942 002e 464B     		ldr	r3, .L28
 943 0030 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 944              		.loc 1 238 2
 945 0032 0021     		movs	r1, #0
 946 0034 1846     		mov	r0, r3
 947 0036 FFF7FEFF 		bl	bshal_gpio_write_pin
 239:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 948              		.loc 1 239 2
 949 003a F91D     		adds	r1, r7, #7
 950 003c 0123     		movs	r3, #1
 951 003e 0122     		movs	r2, #1
 952 0040 4148     		ldr	r0, .L28
 953 0042 FFF7FEFF 		bl	bshal_spim_transmit
 240:radio_test.c  **** 	bshal_spim_receive(&radio_spi_config, &val, 1, true);
 954              		.loc 1 240 2
ARM GAS  /tmp/ccSycgau.s 			page 24


 955 0046 B91D     		adds	r1, r7, #6
 956 0048 0123     		movs	r3, #1
 957 004a 0122     		movs	r2, #1
 958 004c 3E48     		ldr	r0, .L28
 959 004e FFF7FEFF 		bl	bshal_spim_receive
 241:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 960              		.loc 1 241 39
 961 0052 3D4B     		ldr	r3, .L28
 962 0054 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 963              		.loc 1 241 2
 964 0056 0121     		movs	r1, #1
 965 0058 1846     		mov	r0, r3
 966 005a FFF7FEFF 		bl	bshal_gpio_write_pin
 242:radio_test.c  **** 	//bshal_delay_ms(1);
 243:radio_test.c  **** 
 244:radio_test.c  **** 	reg = 0x01;
 967              		.loc 1 244 6
 968 005e 0123     		movs	r3, #1
 969 0060 FB71     		strb	r3, [r7, #7]
 245:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 970              		.loc 1 245 39
 971 0062 394B     		ldr	r3, .L28
 972 0064 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 973              		.loc 1 245 2
 974 0066 0021     		movs	r1, #0
 975 0068 1846     		mov	r0, r3
 976 006a FFF7FEFF 		bl	bshal_gpio_write_pin
 246:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 977              		.loc 1 246 2
 978 006e F91D     		adds	r1, r7, #7
 979 0070 0123     		movs	r3, #1
 980 0072 0122     		movs	r2, #1
 981 0074 3448     		ldr	r0, .L28
 982 0076 FFF7FEFF 		bl	bshal_spim_transmit
 247:radio_test.c  **** 	bshal_spim_receive(&radio_spi_config, &val, 1, true);
 983              		.loc 1 247 2
 984 007a B91D     		adds	r1, r7, #6
 985 007c 0123     		movs	r3, #1
 986 007e 0122     		movs	r2, #1
 987 0080 3148     		ldr	r0, .L28
 988 0082 FFF7FEFF 		bl	bshal_spim_receive
 248:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 989              		.loc 1 248 39
 990 0086 304B     		ldr	r3, .L28
 991 0088 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 992              		.loc 1 248 2
 993 008a 0121     		movs	r1, #1
 994 008c 1846     		mov	r0, r3
 995 008e FFF7FEFF 		bl	bshal_gpio_write_pin
 249:radio_test.c  **** 	//bshal_delay_ms(1);
 250:radio_test.c  **** 
 251:radio_test.c  **** 	reg = 0x71 | 0x80;
 996              		.loc 1 251 6
 997 0092 F123     		movs	r3, #241
 998 0094 FB71     		strb	r3, [r7, #7]
 252:radio_test.c  **** 	val = 0b00100011; //GFSK, FIFO
 999              		.loc 1 252 6
ARM GAS  /tmp/ccSycgau.s 			page 25


 1000 0096 2323     		movs	r3, #35
 1001 0098 BB71     		strb	r3, [r7, #6]
 253:radio_test.c  **** 
 254:radio_test.c  **** 	// write
 255:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 1002              		.loc 1 255 39
 1003 009a 2B4B     		ldr	r3, .L28
 1004 009c 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1005              		.loc 1 255 2
 1006 009e 0021     		movs	r1, #0
 1007 00a0 1846     		mov	r0, r3
 1008 00a2 FFF7FEFF 		bl	bshal_gpio_write_pin
 256:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 1009              		.loc 1 256 2
 1010 00a6 F91D     		adds	r1, r7, #7
 1011 00a8 0123     		movs	r3, #1
 1012 00aa 0122     		movs	r2, #1
 1013 00ac 2648     		ldr	r0, .L28
 1014 00ae FFF7FEFF 		bl	bshal_spim_transmit
 257:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 1015              		.loc 1 257 2
 1016 00b2 B91D     		adds	r1, r7, #6
 1017 00b4 0123     		movs	r3, #1
 1018 00b6 0122     		movs	r2, #1
 1019 00b8 2348     		ldr	r0, .L28
 1020 00ba FFF7FEFF 		bl	bshal_spim_transmit
 258:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 1021              		.loc 1 258 39
 1022 00be 224B     		ldr	r3, .L28
 1023 00c0 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1024              		.loc 1 258 2
 1025 00c2 0121     		movs	r1, #1
 1026 00c4 1846     		mov	r0, r3
 1027 00c6 FFF7FEFF 		bl	bshal_gpio_write_pin
 259:radio_test.c  **** 	//bshal_delay_ms(1);
 260:radio_test.c  **** 
 261:radio_test.c  **** 	reg = 0x32 | 0x80;
 1028              		.loc 1 261 6
 1029 00ca B223     		movs	r3, #178
 1030 00cc FB71     		strb	r3, [r7, #7]
 262:radio_test.c  **** 	val = 0b0;
 1031              		.loc 1 262 6
 1032 00ce 0023     		movs	r3, #0
 1033 00d0 BB71     		strb	r3, [r7, #6]
 263:radio_test.c  **** 	// write
 264:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 1034              		.loc 1 264 39
 1035 00d2 1D4B     		ldr	r3, .L28
 1036 00d4 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1037              		.loc 1 264 2
 1038 00d6 0021     		movs	r1, #0
 1039 00d8 1846     		mov	r0, r3
 1040 00da FFF7FEFF 		bl	bshal_gpio_write_pin
 265:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 1041              		.loc 1 265 2
 1042 00de F91D     		adds	r1, r7, #7
 1043 00e0 0123     		movs	r3, #1
ARM GAS  /tmp/ccSycgau.s 			page 26


 1044 00e2 0122     		movs	r2, #1
 1045 00e4 1848     		ldr	r0, .L28
 1046 00e6 FFF7FEFF 		bl	bshal_spim_transmit
 266:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 1047              		.loc 1 266 2
 1048 00ea B91D     		adds	r1, r7, #6
 1049 00ec 0123     		movs	r3, #1
 1050 00ee 0122     		movs	r2, #1
 1051 00f0 1548     		ldr	r0, .L28
 1052 00f2 FFF7FEFF 		bl	bshal_spim_transmit
 267:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 1053              		.loc 1 267 39
 1054 00f6 144B     		ldr	r3, .L28
 1055 00f8 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1056              		.loc 1 267 2
 1057 00fa 0121     		movs	r1, #1
 1058 00fc 1846     		mov	r0, r3
 1059 00fe FFF7FEFF 		bl	bshal_gpio_write_pin
 268:radio_test.c  **** 	//bshal_delay_ms(1);
 269:radio_test.c  **** 
 270:radio_test.c  **** 
 271:radio_test.c  **** 
 272:radio_test.c  **** 	reg = 0x05 | 0x80;
 1060              		.loc 1 272 6
 1061 0102 8523     		movs	r3, #133
 1062 0104 FB71     		strb	r3, [r7, #7]
 273:radio_test.c  **** 	val = 0x06; //Enable Interrupts
 1063              		.loc 1 273 6
 1064 0106 0623     		movs	r3, #6
 1065 0108 BB71     		strb	r3, [r7, #6]
 274:radio_test.c  **** 
 275:radio_test.c  **** 	// write
 276:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 0);
 1066              		.loc 1 276 39
 1067 010a 0F4B     		ldr	r3, .L28
 1068 010c 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1069              		.loc 1 276 2
 1070 010e 0021     		movs	r1, #0
 1071 0110 1846     		mov	r0, r3
 1072 0112 FFF7FEFF 		bl	bshal_gpio_write_pin
 277:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &reg, 1, true);
 1073              		.loc 1 277 2
 1074 0116 F91D     		adds	r1, r7, #7
 1075 0118 0123     		movs	r3, #1
 1076 011a 0122     		movs	r2, #1
 1077 011c 0A48     		ldr	r0, .L28
 1078 011e FFF7FEFF 		bl	bshal_spim_transmit
 278:radio_test.c  **** 	bshal_spim_transmit(&radio_spi_config, &val, 1, true);
 1079              		.loc 1 278 2
 1080 0122 B91D     		adds	r1, r7, #6
 1081 0124 0123     		movs	r3, #1
 1082 0126 0122     		movs	r2, #1
 1083 0128 0748     		ldr	r0, .L28
 1084 012a FFF7FEFF 		bl	bshal_spim_transmit
 279:radio_test.c  **** 	bshal_gpio_write_pin(radio_spi_config.cs_pin, 1);
 1085              		.loc 1 279 39
 1086 012e 064B     		ldr	r3, .L28
ARM GAS  /tmp/ccSycgau.s 			page 27


 1087 0130 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1088              		.loc 1 279 2
 1089 0132 0121     		movs	r1, #1
 1090 0134 1846     		mov	r0, r3
 1091 0136 FFF7FEFF 		bl	bshal_gpio_write_pin
 280:radio_test.c  **** 
 281:radio_test.c  **** 
 282:radio_test.c  **** 	si443x_set_frequency(868000);
 1092              		.loc 1 282 2
 1093 013a 0448     		ldr	r0, .L28+4
 1094 013c FFF7FEFF 		bl	si443x_set_frequency
 283:radio_test.c  **** 	//si443x_set_frequency(434000);
 284:radio_test.c  **** 
 285:radio_test.c  **** 
 286:radio_test.c  **** }
 1095              		.loc 1 286 1
 1096 0140 00BF     		nop
 1097 0142 0837     		adds	r7, r7, #8
 1098              		.cfi_def_cfa_offset 8
 1099 0144 BD46     		mov	sp, r7
 1100              		.cfi_def_cfa_register 13
 1101              		@ sp needed
 1102 0146 80BD     		pop	{r7, pc}
 1103              	.L29:
 1104              		.align	2
 1105              	.L28:
 1106 0148 00000000 		.word	radio_spi_config
 1107 014c A03E0D00 		.word	868000
 1108              		.cfi_endproc
 1109              	.LFE83:
 1111              		.section	.text.main,"ax",%progbits
 1112              		.align	1
 1113              		.global	main
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1118              	main:
 1119              	.LFB84:
 287:radio_test.c  **** 
 288:radio_test.c  **** void main(void) {
 1120              		.loc 1 288 17
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 8
 1123              		@ frame_needed = 1, uses_anonymous_args = 0
 1124 0000 80B5     		push	{r7, lr}
 1125              		.cfi_def_cfa_offset 8
 1126              		.cfi_offset 7, -8
 1127              		.cfi_offset 14, -4
 1128 0002 82B0     		sub	sp, sp, #8
 1129              		.cfi_def_cfa_offset 16
 1130 0004 00AF     		add	r7, sp, #0
 1131              		.cfi_def_cfa_register 7
 289:radio_test.c  **** 	bshal_delay_init();
 1132              		.loc 1 289 2
 1133 0006 FFF7FEFF 		bl	bshal_delay_init
 290:radio_test.c  **** 	radio_spi_init();
 1134              		.loc 1 290 2
ARM GAS  /tmp/ccSycgau.s 			page 28


 1135 000a FFF7FEFF 		bl	radio_spi_init
 291:radio_test.c  **** 	test_radio();
 1136              		.loc 1 291 2
 1137 000e FFF7FEFF 		bl	test_radio
 292:radio_test.c  **** 
 293:radio_test.c  **** 	bool dir = false;
 1138              		.loc 1 293 7
 1139 0012 0023     		movs	r3, #0
 1140 0014 FB71     		strb	r3, [r7, #7]
 294:radio_test.c  **** 	;
 295:radio_test.c  **** 
 296:radio_test.c  **** 	if (dir)
 1141              		.loc 1 296 5
 1142 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1143 0018 002B     		cmp	r3, #0
 1144 001a 02D0     		beq	.L31
 297:radio_test.c  **** 		test_send();
 1145              		.loc 1 297 3
 1146 001c FFF7FEFF 		bl	test_send
 298:radio_test.c  **** 	else
 299:radio_test.c  **** 		test_recv();
 300:radio_test.c  **** 
 301:radio_test.c  **** }
 1147              		.loc 1 301 1
 1148 0020 01E0     		b	.L33
 1149              	.L31:
 299:radio_test.c  **** 
 1150              		.loc 1 299 3
 1151 0022 FFF7FEFF 		bl	test_recv
 1152              	.L33:
 1153              		.loc 1 301 1
 1154 0026 00BF     		nop
 1155 0028 0837     		adds	r7, r7, #8
 1156              		.cfi_def_cfa_offset 8
 1157 002a BD46     		mov	sp, r7
 1158              		.cfi_def_cfa_register 13
 1159              		@ sp needed
 1160 002c 80BD     		pop	{r7, pc}
 1161              		.cfi_endproc
 1162              	.LFE84:
 1164              		.text
 1165              	.Letext0:
 1166              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1167              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1168              		.file 5 "/usr/lib/gcc/arm-none-eabi/12.2.0/include/stddef.h"
 1169              		.file 6 "../../../lib/libhalglue/bshal/bshal_spim.h"
 1170              		.file 7 "../../../ext/stm32/cmsis_device_f1/Include/stm32f103xb.h"
 1171              		.file 8 "../../../lib/libhalglue/common/bshal_delay.h"
 1172              		.file 9 "<built-in>"
ARM GAS  /tmp/ccSycgau.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 radio_test.c
     /tmp/ccSycgau.s:19     .text.htobe16:0000000000000000 $t
     /tmp/ccSycgau.s:24     .text.htobe16:0000000000000000 htobe16
     /tmp/ccSycgau.s:60     .bss.radio_spi_config:0000000000000000 $d
     /tmp/ccSycgau.s:63     .bss.radio_spi_config:0000000000000000 radio_spi_config
     /tmp/ccSycgau.s:69     .text.si443x_set_frequency:0000000000000000 $t
     /tmp/ccSycgau.s:75     .text.si443x_set_frequency:0000000000000000 si443x_set_frequency
     /tmp/ccSycgau.s:287    .text.si443x_set_frequency:0000000000000174 $d
     /tmp/ccSycgau.s:298    .text.radio_spi_init:0000000000000000 $t
     /tmp/ccSycgau.s:304    .text.radio_spi_init:0000000000000000 radio_spi_init
     /tmp/ccSycgau.s:390    .text.radio_spi_init:0000000000000080 $d
     /tmp/ccSycgau.s:398    .text.test_recv:0000000000000000 $t
     /tmp/ccSycgau.s:404    .text.test_recv:0000000000000000 test_recv
     /tmp/ccSycgau.s:634    .text.test_recv:00000000000001a0 $d
     /tmp/ccSycgau.s:639    .rodata:0000000000000000 $d
     /tmp/ccSycgau.s:643    .text.test_send:0000000000000000 $t
     /tmp/ccSycgau.s:649    .text.test_send:0000000000000000 test_send
     /tmp/ccSycgau.s:892    .text.test_send:00000000000001b8 $d
     /tmp/ccSycgau.s:898    .text.test_radio:0000000000000000 $t
     /tmp/ccSycgau.s:904    .text.test_radio:0000000000000000 test_radio
     /tmp/ccSycgau.s:1106   .text.test_radio:0000000000000148 $d
     /tmp/ccSycgau.s:1112   .text.main:0000000000000000 $t
     /tmp/ccSycgau.s:1118   .text.main:0000000000000000 main
                           .group:0000000000000000 wm4.0.2a10468dd89b593cd64cc189d36e5bb7
                           .group:0000000000000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:0000000000000000 wm4._newlib_version.h.4.529115dae5e4f67702b1de0b6e841f38
                           .group:0000000000000000 wm4.features.h.33.3e67abe6fb64142d4f6fa9496796153c
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.ieeefp.h.77.25247dc27dbe3b23bfe98c2dc18f6ac5
                           .group:0000000000000000 wm4.newlib.h.8.e83e89ee5a2baa7686bbb3d2021a9409
                           .group:0000000000000000 wm4.config.h.224.18dfb280c62ae4ee788eb67b451eb1a6
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:0000000000000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:0000000000000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:0000000000000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:0000000000000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:0000000000000000 wm4.cdefs.h.49.39045112216f6a021dbdffe3bf5accce
                           .group:0000000000000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:0000000000000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:0000000000000000 wm4.bshal_i2cm.h.11.09ce5fde9ee09ba50563c37b9993575a
                           .group:0000000000000000 wm4.inttypes.h.14.b28deb26920e51e0da310220ef0f9003
                           .group:0000000000000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:0000000000000000 wm4.inttypes.h.28.684aa7736e7ecc9a6ffc44acc61c7a90
                           .group:0000000000000000 wm4.stm32f1xx.h.39.e8c98c5ce2cd95856eed179966374e12
                           .group:0000000000000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:0000000000000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:0000000000000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.549e8fd988111c6b396c357ef98aeb59
ARM GAS  /tmp/ccSycgau.s 			page 30


                           .group:0000000000000000 wm4.core_cm3.h.127.aaed3d1df272b0aa79c526153017805c
                           .group:0000000000000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:0000000000000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.24.fb218a6cd2ee35d840b3eac0f5fb4119
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.22.3d81dc02d9b9459e9eac6fdca7f8f18e
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.56.dfe92d4f76983476d27bcb2e4d801fca
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.94.78ba4ec8cedd7ba94683a5fabb61b31e
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.21.8406672c8a3f21f71eb8441fb8ecb4bd
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1201.89d14cbb1b46fba2de70512ccfd8d5ce
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.21.0099da253a68660e916195d3e8928be3
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.21.93f1f3ec7660fa76375def81b976f73c
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.262.7df79220ec7519ba80c1763e6b4854a6
                           .group:0000000000000000 wm4.stm32f1xx_hal_exti.h.21.a7f1b393a0c9b2b56b72ccdbb8dee508
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.21.11e5a204ed6aa790b1cdae2e4192bc9d
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.21.d438f745b4c04dc23f9f569190526864
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.408.14794a3f8621230c9ac7fca0cacf3e57
                           .group:0000000000000000 wm4.stm32f1xx_hal_can.h.21.d1dd4a884a3983bc975efc64fbbd5748
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.21.6ab92041a8778f53d2d2d96b3825535a
                           .group:0000000000000000 wm4.stm32f1xx_hal_adc.h.21.8ae5a06b46334619d54b2469802d6db6
                           .group:0000000000000000 wm4.stm32f1xx_hal_adc_ex.h.21.f5c9ba15472af26c826d75096ae3e02a
                           .group:0000000000000000 wm4.stm32f1xx_hal_crc.h.21.b5b5d61856236c32a5704a7db1b8c77f
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.21.6df147ac02cc6dec8c4706cc1a34879c
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.21.33e24ce7a8607e16d5a38297454fd963
                           .group:0000000000000000 wm4.stm32f1xx_hal_i2c.h.21.6a947c870feb456d84d10dd871ee01bd
                           .group:0000000000000000 wm4.stm32f1xx_hal_iwdg.h.21.14afe1e30714751a311b81d0791714c2
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.21.ec3e2cfd4c26fffa32fc4ff0a8ac7390
                           .group:0000000000000000 wm4.stm32f1xx_hal_rtc.h.21.833c91cab3eef49edc59fd371d3c1ce0
                           .group:0000000000000000 wm4.stm32f1xx_hal_rtc_ex.h.21.b671683f6728965b6d8404d04009ed32
                           .group:0000000000000000 wm4.stm32f1xx_hal_spi.h.21.59f3c581a47a8dea5d070b46998af27e
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.21.76f9d96f76cba41ae3b6e27311c6f5ff
                           .group:0000000000000000 wm4.stm32f1xx_hal_uart.h.21.ffd6508e5e0a88f651472e5c80a9d587
                           .group:0000000000000000 wm4.stm32f1xx_hal_usart.h.21.0b32d58c93817e5f10bce7603c316c1e
                           .group:0000000000000000 wm4.stm32f1xx_hal_irda.h.21.b44168150ccb55c331f6e6afe3cf4b88
                           .group:0000000000000000 wm4.stm32f1xx_hal_smartcard.h.21.d256a98de9ec7b58600da5aa4b29abdb
                           .group:0000000000000000 wm4.stm32f1xx_hal_wwdg.h.21.ac611fc4089566604f02b81297147d50
                           .group:0000000000000000 wm4.stm32f1xx_ll_usb.h.21.4cb0f3c145693f977427d01b787de0c7
                           .group:0000000000000000 wm4.stm32f1xx_hal_pcd.h.160.b1d545af3cea9ada15575c2dedd78cdc
                           .group:0000000000000000 wm4.stm32f1xx_hal.h.87.60093b86a987865736d7cddecce3c235
                           .group:0000000000000000 wm4.endian.h.33.c1913dfa48871279aa52a8d34c7726a7

UNDEFINED SYMBOLS
__aeabi_ui2f
__aeabi_fdiv
__aeabi_f2iz
bshal_gpio_write_pin
bshal_spim_transmit
bshal_spim_receive
bshal_gpio_encode_pin
bshal_spim_init
memset
sprintf
strlen
bshal_delay_ms
bshal_delay_init
