
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.419048                       # Number of seconds simulated
sim_ticks                                419047865500                       # Number of ticks simulated
final_tick                               1095421370500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 231035                       # Simulator instruction rate (inst/s)
host_op_rate                                   261833                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48407315                       # Simulator tick rate (ticks/s)
host_mem_usage                                2246084                       # Number of bytes of host memory used
host_seconds                                  8656.71                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2266608097                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       138496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst     21015552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     27107840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48261888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     21015552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21015552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19829824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19829824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         2164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst       328368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       423560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              754092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        309841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             309841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        330502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst     50150720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     64689126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             115170347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     50150720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50150720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        47321143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47321143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        47321143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       330502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     50150720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     64689126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            162491490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      754092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     309841                       # Number of write requests accepted
system.mem_ctrls.readBursts                    754092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   309841                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48243328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19828224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48261888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19829824                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    290                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            169135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            148292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             75129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             57269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19146                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  419047748000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                754092                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               309841                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  687881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       833318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     81.686137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.381769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.786695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       701436     84.17%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       106481     12.78%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22089      2.65%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2507      0.30%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          438      0.05%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          206      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          112      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       833318                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.167599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.868295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.853765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3              12      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              71      0.40%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            178      1.00%      1.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           330      1.85%      3.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           521      2.91%      6.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           876      4.90%     11.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          1184      6.62%     17.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1480      8.28%     26.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          1764      9.87%     35.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39          1815     10.15%     46.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43          1815     10.15%     56.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47          1658      9.28%     65.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51          1440      8.06%     73.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55          1264      7.07%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59          1015      5.68%     86.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63           746      4.17%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67           548      3.07%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71           388      2.17%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75           269      1.50%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79           202      1.13%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83           112      0.63%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87            90      0.50%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91            42      0.23%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95            19      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99            17      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103           10      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17876                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.331394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.297294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.084585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6623     37.05%     37.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              236      1.32%     38.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9752     54.55%     92.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1073      6.00%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              146      0.82%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               30      0.17%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17876                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18732263213                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             32866050713                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3769010000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24850.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43600.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       115.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        47.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    115.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   228935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     393866.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    21.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3430141680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1823133180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3746900640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              809799480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33102051840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          20933629620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            719511840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    153881015010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12947518560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     51359355.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           231445545615                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            552.312908                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         371268135177                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    329212000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   14002944000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     90116000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  33717456349                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   33447505323                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 337460631828                       # Time in different power states
system.mem_ctrls_1.actEnergy               2519834520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1339308630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1635245640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              807440040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         33454855200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          22190061240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            808984320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    124253803530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     36032552640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     983639715.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           224032683615                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            534.623131                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         368259686093                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    561381250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   14158094000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1942072000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  93835005354                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   36064022657                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 272487290239                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1471565                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           346076805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1472589                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            235.012488                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     8.331761                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1015.668239                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.008136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.991864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          573                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         673506091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        673506091                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    248645505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       248645505                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     84558900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84558900                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    333204405                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        333204405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    333204405                       # number of overall hits
system.cpu.dcache.overall_hits::total       333204405                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1545781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1545781                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1267021                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1267021                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      2812802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2812802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      2812802                       # number of overall misses
system.cpu.dcache.overall_misses::total       2812802                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  60494064500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  60494064500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  17888222321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17888222321                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  78382286821                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78382286821                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  78382286821                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78382286821                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    250191286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    250191286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     85825921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     85825921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    336017207                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    336017207                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    336017207                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    336017207                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006178                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014763                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014763                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008371                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008371                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008371                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 39134.951523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39134.951523                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 14118.331362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14118.331362                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 27866.265319                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27866.265319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 27866.265319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27866.265319                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1345341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55581                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.205052                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1471565                       # number of writebacks
system.cpu.dcache.writebacks::total           1471565                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       479803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       479803                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       861434                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       861434                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1341237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1341237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1341237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1341237                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1065978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1065978                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       405587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       405587                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1471565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1471565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1471565                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1471565                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  38980341000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38980341000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   6531157326                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6531157326                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  45511498326                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45511498326                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  45511498326                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45511498326                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004379                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004379                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004379                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004379                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 36567.678695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36567.678695                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16102.975012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16102.975012                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 30927.276964                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30927.276964                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 30927.276964                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30927.276964                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2648260                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.888110                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           750070046                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2648765                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            283.177272                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   170.849852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   334.038258                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.333691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.652418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         732128049                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        732128049                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    361915887                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       361915887                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    361915887                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        361915887                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    361915887                       # number of overall hits
system.cpu.icache.overall_hits::total       361915887                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2824007                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2824007                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2824007                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2824007                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2824007                       # number of overall misses
system.cpu.icache.overall_misses::total       2824007                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  49967082181                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49967082181                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  49967082181                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49967082181                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  49967082181                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49967082181                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    364739894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    364739894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    364739894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    364739894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    364739894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    364739894                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.007743                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007743                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.007743                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007743                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.007743                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007743                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 17693.682126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17693.682126                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 17693.682126                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17693.682126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 17693.682126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17693.682126                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1725663                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            118028                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.620793                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2648260                       # number of writebacks
system.cpu.icache.writebacks::total           2648260                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       175746                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       175746                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       175746                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       175746                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       175746                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       175746                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2648261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2648261                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2648261                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2648261                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2648261                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2648261                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  42853320488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  42853320488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  42853320488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  42853320488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  42853320488                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  42853320488                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007261                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16181.683183                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16181.683183                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 16181.683183                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16181.683183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 16181.683183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16181.683183                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            15943                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               15944                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  8408                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    380234                       # number of replacements
system.l2.tags.tagsinuse                 32245.756742                       # Cycle average of tags in use
system.l2.tags.total_refs                     3595611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    412444                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.717816                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    32099.789026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   145.967716                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.979608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984062                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           163                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23074                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004974                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.977997                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  66673359                       # Number of tag accesses
system.l2.tags.data_accesses                 66673359                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       817295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           817295                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2928548                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2928548                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       361110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                361110                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2319881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2319881                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       686888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            686888                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2319881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1047998                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3367879                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2319881                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1047998                       # number of overall hits
system.l2.overall_hits::total                 3367879                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        45565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               45565                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst       328380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           328380                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       378002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          378002                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst       328380                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       423567                       # number of demand (read+write) misses
system.l2.demand_misses::total                 751947                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       328380                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       423567                       # number of overall misses
system.l2.overall_misses::total                751947                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   3559098500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3559098500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst  24947323000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24947323000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  32885403500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32885403500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  24947323000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  36444502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61391825000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  24947323000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  36444502000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61391825000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       817295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       817295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2928548                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2928548                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       406675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            406675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2648261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2648261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1064890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1064890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2648261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1471565                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4119826                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2648261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1471565                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4119826                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.112043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.112043                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.123998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.123998                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.354968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.354968                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.123998                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.287834                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182519                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.123998                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.287834                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182519                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 78110.358828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78110.358828                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 75970.896522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75970.896522                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 86997.961651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86997.961651                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 75970.896522                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86041.882394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81643.819312                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 75970.896522                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86041.882394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81643.819312                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1817                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               309841                       # number of writebacks
system.l2.writebacks::total                    309841                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3800                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3800                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        45565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45565                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst       328368                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       328368                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       377995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       377995                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       328368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       423560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            751928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       328368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       423560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           755728                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    171180168                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    171180168                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3285708500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3285708500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst  22976419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  22976419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  30617163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30617163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  22976419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  33902871500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56879290500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    171180168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  22976419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  33902871500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57050470668                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.112043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.112043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.123994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.123994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.354962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.354962                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.123994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.287830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.123994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.287830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183437                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 45047.412632                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 45047.412632                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72110.358828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72110.358828                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 69971.553257                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69971.553257                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 80998.857128                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80998.857128                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69971.553257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80042.665738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75644.596956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 45047.412632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69971.553257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80042.665738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75490.746231                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1134326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       754206                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             708527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       309841                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70393                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45565                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45565                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        708527                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1888418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1888418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     68091712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                68091712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            754092                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  754092    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              754092                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1187158414                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1980589287                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       250055976                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    208385043                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     15459208                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    118171081                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        94311052                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     79.808910                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         6790059                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          392                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     10629472                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      9780495                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       848977                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1820838                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1095421370500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                838095731                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     54205432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1449441023                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           250055976                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    110881606                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             735152944                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        30972030                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles        36143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          238                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         2994                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       121217                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         364740678                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        771594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    805004983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.929098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.197389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        159317366     19.79%     19.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        129694138     16.11%     35.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        124741421     15.50%     51.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        391252058     48.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    805004983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.298362                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.729446                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         99106050                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     122844176                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         540087467                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      28930088                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       14037199                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     86905058                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1482559                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1396092426                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      67368969                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       14037199                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        151919696                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        86620236                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       379148                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         514731291                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      37317395                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1336272038                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      27523106                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      14380611                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1436464                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        5738504                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        7775439                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   1798055787                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5823070015                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1431673042                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        42815                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1429792365                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        368263422                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        73050                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        72746                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          53179761                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    279942767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    101804182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9573435                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10600637                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1307934912                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        63121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1199798495                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     19141918                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    236385056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    564601786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        63024                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    805004983                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.490424                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.160649                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    234548788     29.14%     29.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    130530995     16.21%     45.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    268159899     33.31%     78.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    154120496     19.15%     97.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17637811      2.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         6994      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    805004983                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       206656818     62.25%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       86507764     26.06%     88.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      38796661     11.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     836940998     69.76%     69.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       604256      0.05%     69.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        568908      0.05%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            4      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         4886      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         9196      0.00%     69.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    265591136     22.14%     91.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     96079111      8.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1199798495                       # Type of FU issued
system.switch_cpus.iq.rate                   1.431577                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           331961244                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.276681                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3555676961                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1544345744                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1169824512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        28172                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        66358                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5377                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1531745653                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           14086                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      7137880                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     48107325                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        27990                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        29148                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     14644991                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       265825                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       146108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       14037199                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        36268577                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1695769                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1308069873                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     279942767                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    101804182                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        63049                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1681071                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        29148                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      7113874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      8565809                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     15679683                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1179147456                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     256949246                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     20651037                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 71840                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            350494089                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        182282096                       # Number of branches executed
system.switch_cpus.iew.exec_stores           93544843                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.406936                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1172490685                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1169829889                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         719283101                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1082292610                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.395819                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.664592                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    208650793                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           97                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     14010392                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    771920219                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.388243                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.000581                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    365600462     47.36%     47.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    168814006     21.87%     69.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     90895267     11.78%     81.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46351716      6.00%     87.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     29008379      3.76%     90.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22497435      2.91%     93.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14840860      1.92%     95.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6909324      0.90%     96.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     27002770      3.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    771920219                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1071612967                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              318994623                       # Number of memory references committed
system.switch_cpus.commit.loads             231835442                       # Number of loads committed
system.switch_cpus.commit.membars                  56                       # Number of memory barriers committed
system.switch_cpus.commit.branches          169453742                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                 26                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         894311809                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      4873516                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    751459561     70.12%     70.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       593603      0.06%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       565154      0.05%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            4      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           11      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc           11      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    231835442     21.63%     91.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     87159181      8.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1071612967                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      27002770                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2025181027                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2593974118                       # The number of ROB writes
system.switch_cpus.timesIdled                  525785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                33090748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1071612967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.838096                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.838096                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.193181                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.193181                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1217046222                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       718979848                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               452                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             5805                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4271796356                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        848714241                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       338337437                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            127                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      8239651                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4119828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       373982                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1636                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1636                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1095421370500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3713151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1127136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3302530                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           70393                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             5149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           406675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          406675                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2648261                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1064890                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      7944782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4414695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12359477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    338977344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    188360320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              527337664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          385383                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19829824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4505209                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083375                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.276448                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4129588     91.66%     91.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 375621      8.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4505209                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8239650500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3972537208                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2207397899                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
