Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 47d17b62c1ac4735a2b1cd4cf1ed4d36 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'inst_i' [C:/Code/Vivado/CGRA_On_RISCV/src/CPU.v:289]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'op_addr' [C:/Code/Vivado/CGRA_On_RISCV/src/CPU.v:475]
ERROR: [VRFC 10-3180] cannot find port 'instr_i' on this module [C:/Code/Vivado/CGRA_On_RISCV/src/CPU.v:458]
ERROR: [VRFC 10-3180] cannot find port 'instr_o' on this module [C:/Code/Vivado/CGRA_On_RISCV/src/CPU.v:459]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
