// Seed: 793240131
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  wand id_3,
    output tri  id_4,
    output tri0 id_5,
    output tri  id_6,
    input  wor  id_7,
    output tri  id_8,
    output tri  id_9,
    input  tri0 id_10
);
endmodule
macromodule module_1 (
    input tri id_0#(
        .id_7 (1),
        .id_8 (-1),
        .id_9 (1),
        .id_10(1)
    ),
    output tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5
);
  assign id_7 = id_7;
  assign id_7 = 1;
  assign id_8 = -1'h0;
  assign id_1 = 1;
  wire id_11;
  ;
  wire id_12;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_4,
      id_5,
      id_5,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_9 = 0;
  assign id_10 = -1;
endmodule
