[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2015-02-13 15:57:11","objective":"* Introduction \n      -Moore’s rule\n      -Cost and TW's IC design \n* Production\n      -Mask\n      -Processing\n      -Cross-section , latch up\n      -Layout, Reverse Engineering\n      -Electro-Migration &amp; RC\n      -CMP &amp; Design Rule\n* Gate Level Design\n      -Logic Gates, Noise Margin\n      -Power, Fan-out and loading\n      -Timing of Logic Networks\n* Logic Networks\n      -Simulation, Cross Talk\n      -Test Patent Generation &amp; DFT\n* Introduction to Fin-FET","schedule":"week / date / topics\n01. 02/26/15 Chapter 1 Introduction (Moore’s rule)\n02. 03/05/15 Chapter 1 Introduction (Cost and TW)\n03. 03/12/15 Chapter 2 (Mask)\n04. 03/19/15 Chapter 2 (Processing)\n05. 03/26/15 Chapter 2 (Transistors)\n06. 04/02/15 Quiz 1, Chapter 2 (Cross-section , latch up)\n07. 04/09/15 Chapter 2 (Layout, Reverse Engineering)\n08. 04/16/15 Midterm Examination \n09. 04/23/15 Review; Chapter 2 (Electro-Migration &amp; RC)\n10. 04/30/15 Chapter 2 (CMP &amp; Design Rule)\n11. 05/07/15 Chapter 3 (Logic Gates, Noise Margin)\n12. 05/14/15 Chapter 3 (Power, Fan-out and loading)\n13. 05/21/15 Chapter 3 (Timing of Logic Networks)\n14. 05/28/15 Chapter 4 (Sim, Cross Talk)\n15. 06/04/15 Quiz 2, Chapter 4 (Test Patent Generation &amp; DFT)\n16. 06/11/15 Fin-FET\n17. 06/18/15 Final Examination\n18. 06/25/15 Exam review and Color Display","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook:\nModern VLSI Design \nSystem-on-Chip Design, \nPrentice Hall, \nby: Wayne Wolf\n\nReferences:\nULSI 製程技術 \nby: 劉博文\n\nReferences:\nDigital Integrated Circuits \nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje\n\nClass Notes:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":false}]
