{
  "Top": "up_conv",
  "RtlTop": "up_conv",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "-ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "x_i": {
      "index": "0",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "x_i"
      }
    },
    "x_q": {
      "index": "1",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "x_q"
      }
    },
    "ref_i": {
      "index": "2",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "8",
        "interfaceRef": "ref_i_V"
      }
    },
    "ref_q": {
      "index": "3",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "8",
        "interfaceRef": "ref_q_V"
      }
    },
    "y": {
      "index": "4",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "y"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "9",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "up_conv",
    "Version": "1.0",
    "DisplayName": "Up_conv",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/..\/sources\/up_conv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_proc14.vhd",
      "impl\/vhdl\/fifo_w1_d3_A.vhd",
      "impl\/vhdl\/fifo_w8_d3_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fir_filter_a.vhd",
      "impl\/vhdl\/fir_filter_b.vhd",
      "impl\/vhdl\/iq_mult.vhd",
      "impl\/vhdl\/start_for_fir_filbkb.vhd",
      "impl\/vhdl\/start_for_fir_filcud.vhd",
      "impl\/vhdl\/start_for_iq_multdEe.vhd",
      "impl\/vhdl\/up_conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc14.v",
      "impl\/verilog\/fifo_w1_d3_A.v",
      "impl\/verilog\/fifo_w8_d3_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fir_filter_a.v",
      "impl\/verilog\/fir_filter_b.v",
      "impl\/verilog\/iq_mult.v",
      "impl\/verilog\/start_for_fir_filbkb.v",
      "impl\/verilog\/start_for_fir_filcud.v",
      "impl\/verilog\/start_for_iq_multdEe.v",
      "impl\/verilog\/up_conv.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/work\/radar_course\/lesson_8\/vivado\/hls\/up_conv\/solution1\/.autopilot\/db\/up_conv.design.xml",
    "DebugDir": "D:\/work\/radar_course\/lesson_8\/vivado\/hls\/up_conv\/solution1\/.debug",
    "ProtoInst": ["D:\/work\/radar_course\/lesson_8\/vivado\/hls\/up_conv\/solution1\/.debug\/up_conv.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "ref_i_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }},
      "bundle_name": "ref_i_V",
      "bundle_role": "default"
    },
    "ref_q_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }},
      "bundle_name": "ref_q_V",
      "bundle_role": "default"
    },
    "x_i": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "x_i",
      "bundle_role": "default"
    },
    "x_q": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "x_q",
      "bundle_role": "default"
    },
    "y": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "y",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "x_i": {
      "dir": "in",
      "width": "32"
    },
    "x_i_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "x_q": {
      "dir": "in",
      "width": "32"
    },
    "x_q_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "ref_i_V": {
      "dir": "in",
      "width": "8"
    },
    "ref_i_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "ref_q_V": {
      "dir": "in",
      "width": "8"
    },
    "ref_q_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "y": {
      "dir": "out",
      "width": "32"
    },
    "y_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "up_conv",
      "Instances": [
        {
          "ModuleName": "fir_filter_a",
          "InstanceName": "fir_filter_a_U0"
        },
        {
          "ModuleName": "iq_mult",
          "InstanceName": "iq_mult_U0"
        },
        {
          "ModuleName": "fir_filter_b",
          "InstanceName": "fir_filter_b_U0"
        },
        {
          "ModuleName": "Block_proc14",
          "InstanceName": "Block_proc14_U0"
        }
      ]
    },
    "Info": {
      "Block_proc14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "fir_filter_a": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fir_filter_b": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "iq_mult": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "up_conv": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_proc14": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Area": {
          "FF": "3",
          "LUT": "34",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "fir_filter_a": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.172"
        },
        "Area": {
          "DSP48E": "116",
          "FF": "4930",
          "LUT": "3439",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "fir_filter_b": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Area": {
          "FF": "2",
          "LUT": "7",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "iq_mult": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.050"
        },
        "Area": {
          "DSP48E": "2",
          "FF": "94",
          "LUT": "82",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "up_conv": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.172"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "118",
          "FF": "5059",
          "LUT": "3751",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "up_conv",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-12-22 13:01:32 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1.2"
  }
}
