---
title: "Digital System Circuits Week 10"
author: "Siyun Min"
date: "2021-11-29"
categories: [SSU]
---
# Digital System Circuits week 10

## SR-latch Introduction

cross-coupled NOR gate

![image-20211130023147982](./image-20211130023147982.png)

## Storing one bit - flip-flops example requiring bit storage

![image-20211130023155938](./image-20211130023155938.png)

## First attempt at bit storage

![image-20211130023229253](./image-20211130023229253.png)

## Bit storage using an SR Latch

![image-20211130023241528](./image-20211130023241528.png)

![image-20211130023247677](./image-20211130023247677.png)

Invalid condition = race condition

-   한 번 바뀌면 다시 바뀌지 않는 상태

## Example using SR Latch for bit storage

![image-20211130023300788](./image-20211130023300788.png)

## Problem with SR Latch

![image-20211130023313917](./image-20211130023313917.png)

![image-20211130023323797](./image-20211130023323797.png)

![image-20211130023333918](./image-20211130023333918.png)

glitch - unwanted spark caused by logic gate delay

## Solution: Level-sensitive SR Latch

![image-20211130023109651](./image-20211130023109651.png)

## Level-sensitive D Latch

![image-20211130030411499](./image-20211130030411499.png)

## Problem with level-sensitive D Latch

![image-20211130030536292](./image-20211130030536292.png)

![image-20211130030546389](./image-20211130030546389.png)

## D Flip-Flop

![image-20211130030558393](./image-20211130030558393.png)

![image-20211130031700597](./image-20211130031700597.png)

![image-20211130031707887](./image-20211130031707887.png)

## D Latch vs. D Flip-Flop

![image-20211130032715015](./image-20211130032715015.png)
