--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27170 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.718ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_y_reg_9 (SLICE_X12Y8.CE), 164 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_y_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.715ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_y_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X16Y9.F2       net (fanout=9)        2.575   graph_unit/ship_y_reg<6>
    SLICE_X16Y9.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X17Y12.F2      net (fanout=2)        0.314   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X17Y12.X       Topx                  0.922   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_xor<8>
    SLICE_X13Y3.BX       net (fanout=3)        1.278   graph_unit/ship_y_b<8>
    SLICE_X13Y3.X        Tbxx                  0.641   N77
                                                       graph_unit/ship_x_reg_cmp_lt00002126_SW0
    SLICE_X13Y2.G1       net (fanout=1)        0.170   N77
    SLICE_X13Y2.Y        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_x_reg_cmp_lt00002143
    SLICE_X3Y8.G4        net (fanout=10)       1.069   graph_unit/N10
    SLICE_X3Y8.Y         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000118
    SLICE_X3Y8.F3        net (fanout=1)        0.020   graph_unit/ship_y_reg_not000118/O
    SLICE_X3Y8.X         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000186
    SLICE_X12Y8.CE       net (fanout=5)        1.180   graph_unit/ship_y_reg_not0001
    SLICE_X12Y8.CLK      Tceck                 0.483   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     11.715ns (5.109ns logic, 6.606ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_y_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.328ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_y_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X16Y9.F2       net (fanout=9)        2.575   graph_unit/ship_y_reg<6>
    SLICE_X16Y9.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X17Y12.F2      net (fanout=2)        0.314   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X17Y12.X       Topx                  0.922   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_xor<8>
    SLICE_X12Y3.F2       net (fanout=3)        0.994   graph_unit/ship_y_b<8>
    SLICE_X12Y3.X        Tilo                  0.660   N78
                                                       graph_unit/ship_x_reg_cmp_lt00002126_SW1
    SLICE_X13Y2.G3       net (fanout=1)        0.048   N78
    SLICE_X13Y2.Y        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_x_reg_cmp_lt00002143
    SLICE_X3Y8.G4        net (fanout=10)       1.069   graph_unit/N10
    SLICE_X3Y8.Y         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000118
    SLICE_X3Y8.F3        net (fanout=1)        0.020   graph_unit/ship_y_reg_not000118/O
    SLICE_X3Y8.X         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000186
    SLICE_X12Y8.CE       net (fanout=5)        1.180   graph_unit/ship_y_reg_not0001
    SLICE_X12Y8.CLK      Tceck                 0.483   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     11.328ns (5.128ns logic, 6.200ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_y_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.706ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_y_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X17Y11.F1      net (fanout=9)        2.049   graph_unit/ship_y_reg<6>
    SLICE_X17Y11.COUT    Topcyf                1.011   graph_unit/ship_y_b<6>
                                                       graph_unit/Msub_ship_y_b_lut<6>
                                                       graph_unit/Msub_ship_y_b_cy<6>
                                                       graph_unit/Msub_ship_y_b_cy<7>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   graph_unit/Msub_ship_y_b_cy<7>
    SLICE_X17Y12.X       Tcinx                 0.402   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_xor<8>
    SLICE_X13Y3.BX       net (fanout=3)        1.278   graph_unit/ship_y_b<8>
    SLICE_X13Y3.X        Tbxx                  0.641   N77
                                                       graph_unit/ship_x_reg_cmp_lt00002126_SW0
    SLICE_X13Y2.G1       net (fanout=1)        0.170   N77
    SLICE_X13Y2.Y        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_x_reg_cmp_lt00002143
    SLICE_X3Y8.G4        net (fanout=10)       1.069   graph_unit/N10
    SLICE_X3Y8.Y         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000118
    SLICE_X3Y8.F3        net (fanout=1)        0.020   graph_unit/ship_y_reg_not000118/O
    SLICE_X3Y8.X         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000186
    SLICE_X12Y8.CE       net (fanout=5)        1.180   graph_unit/ship_y_reg_not0001
    SLICE_X12Y8.CLK      Tceck                 0.483   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     10.706ns (4.940ns logic, 5.766ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_y_reg_8 (SLICE_X12Y8.CE), 164 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_y_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.715ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_y_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X16Y9.F2       net (fanout=9)        2.575   graph_unit/ship_y_reg<6>
    SLICE_X16Y9.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X17Y12.F2      net (fanout=2)        0.314   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X17Y12.X       Topx                  0.922   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_xor<8>
    SLICE_X13Y3.BX       net (fanout=3)        1.278   graph_unit/ship_y_b<8>
    SLICE_X13Y3.X        Tbxx                  0.641   N77
                                                       graph_unit/ship_x_reg_cmp_lt00002126_SW0
    SLICE_X13Y2.G1       net (fanout=1)        0.170   N77
    SLICE_X13Y2.Y        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_x_reg_cmp_lt00002143
    SLICE_X3Y8.G4        net (fanout=10)       1.069   graph_unit/N10
    SLICE_X3Y8.Y         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000118
    SLICE_X3Y8.F3        net (fanout=1)        0.020   graph_unit/ship_y_reg_not000118/O
    SLICE_X3Y8.X         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000186
    SLICE_X12Y8.CE       net (fanout=5)        1.180   graph_unit/ship_y_reg_not0001
    SLICE_X12Y8.CLK      Tceck                 0.483   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     11.715ns (5.109ns logic, 6.606ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_y_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.328ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_y_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X16Y9.F2       net (fanout=9)        2.575   graph_unit/ship_y_reg<6>
    SLICE_X16Y9.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X17Y12.F2      net (fanout=2)        0.314   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X17Y12.X       Topx                  0.922   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_xor<8>
    SLICE_X12Y3.F2       net (fanout=3)        0.994   graph_unit/ship_y_b<8>
    SLICE_X12Y3.X        Tilo                  0.660   N78
                                                       graph_unit/ship_x_reg_cmp_lt00002126_SW1
    SLICE_X13Y2.G3       net (fanout=1)        0.048   N78
    SLICE_X13Y2.Y        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_x_reg_cmp_lt00002143
    SLICE_X3Y8.G4        net (fanout=10)       1.069   graph_unit/N10
    SLICE_X3Y8.Y         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000118
    SLICE_X3Y8.F3        net (fanout=1)        0.020   graph_unit/ship_y_reg_not000118/O
    SLICE_X3Y8.X         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000186
    SLICE_X12Y8.CE       net (fanout=5)        1.180   graph_unit/ship_y_reg_not0001
    SLICE_X12Y8.CLK      Tceck                 0.483   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     11.328ns (5.128ns logic, 6.200ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_y_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.706ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_y_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X17Y11.F1      net (fanout=9)        2.049   graph_unit/ship_y_reg<6>
    SLICE_X17Y11.COUT    Topcyf                1.011   graph_unit/ship_y_b<6>
                                                       graph_unit/Msub_ship_y_b_lut<6>
                                                       graph_unit/Msub_ship_y_b_cy<6>
                                                       graph_unit/Msub_ship_y_b_cy<7>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   graph_unit/Msub_ship_y_b_cy<7>
    SLICE_X17Y12.X       Tcinx                 0.402   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_xor<8>
    SLICE_X13Y3.BX       net (fanout=3)        1.278   graph_unit/ship_y_b<8>
    SLICE_X13Y3.X        Tbxx                  0.641   N77
                                                       graph_unit/ship_x_reg_cmp_lt00002126_SW0
    SLICE_X13Y2.G1       net (fanout=1)        0.170   N77
    SLICE_X13Y2.Y        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_x_reg_cmp_lt00002143
    SLICE_X3Y8.G4        net (fanout=10)       1.069   graph_unit/N10
    SLICE_X3Y8.Y         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000118
    SLICE_X3Y8.F3        net (fanout=1)        0.020   graph_unit/ship_y_reg_not000118/O
    SLICE_X3Y8.X         Tilo                  0.612   graph_unit/ship_y_reg_not0001
                                                       graph_unit/ship_y_reg_not000186
    SLICE_X12Y8.CE       net (fanout=5)        1.180   graph_unit/ship_y_reg_not0001
    SLICE_X12Y8.CLK      Tceck                 0.483   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     10.706ns (4.940ns logic, 5.766ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_y_reg_9 (SLICE_X12Y8.F2), 1482 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_y_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.705ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_y_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X16Y9.F2       net (fanout=9)        2.575   graph_unit/ship_y_reg<6>
    SLICE_X16Y9.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X17Y12.F2      net (fanout=2)        0.314   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X17Y12.X       Topx                  0.922   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_xor<8>
    SLICE_X13Y3.BX       net (fanout=3)        1.278   graph_unit/ship_y_b<8>
    SLICE_X13Y3.X        Tbxx                  0.641   N77
                                                       graph_unit/ship_x_reg_cmp_lt00002126_SW0
    SLICE_X13Y2.G1       net (fanout=1)        0.170   N77
    SLICE_X13Y2.Y        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_x_reg_cmp_lt00002143
    SLICE_X13Y2.F3       net (fanout=10)       0.056   graph_unit/N10
    SLICE_X13Y2.X        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_y_reg_mux000144
    SLICE_X13Y4.F2       net (fanout=3)        0.383   graph_unit/ship_y_reg_mux0001
    SLICE_X13Y4.COUT     Topcyf                1.011   graph_unit/ship_y_reg_addsub0000<0>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_lut<0>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<0>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<1>
    SLICE_X13Y5.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<1>
    SLICE_X13Y5.COUT     Tbyp                  0.103   graph_unit/ship_y_reg_addsub0000<2>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<2>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<3>
    SLICE_X13Y6.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<3>
    SLICE_X13Y6.COUT     Tbyp                  0.103   graph_unit/ship_y_reg_addsub0000<4>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<4>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<5>
    SLICE_X13Y7.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<5>
    SLICE_X13Y7.COUT     Tbyp                  0.103   graph_unit/ship_y_reg_addsub0000<6>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<6>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<7>
    SLICE_X13Y8.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<7>
    SLICE_X13Y8.Y        Tciny                 0.756   graph_unit/ship_y_reg_addsub0000<8>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<8>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_xor<9>
    SLICE_X12Y8.F2       net (fanout=1)        0.063   graph_unit/ship_y_reg_addsub0000<9>
    SLICE_X12Y8.CLK      Tfck                  0.776   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_mux0000<0>1
                                                       graph_unit/ship_y_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     11.705ns (6.866ns logic, 4.839ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_y_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.623ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_y_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X16Y9.F2       net (fanout=9)        2.575   graph_unit/ship_y_reg<6>
    SLICE_X16Y9.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X17Y12.F2      net (fanout=2)        0.314   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X17Y12.X       Topx                  0.922   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_xor<8>
    SLICE_X13Y3.BX       net (fanout=3)        1.278   graph_unit/ship_y_b<8>
    SLICE_X13Y3.X        Tbxx                  0.641   N77
                                                       graph_unit/ship_x_reg_cmp_lt00002126_SW0
    SLICE_X13Y2.G1       net (fanout=1)        0.170   N77
    SLICE_X13Y2.Y        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_x_reg_cmp_lt00002143
    SLICE_X13Y2.F3       net (fanout=10)       0.056   graph_unit/N10
    SLICE_X13Y2.X        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_y_reg_mux000144
    SLICE_X13Y4.BX       net (fanout=3)        0.643   graph_unit/ship_y_reg_mux0001
    SLICE_X13Y4.COUT     Tbxcy                 0.669   graph_unit/ship_y_reg_addsub0000<0>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<0>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<1>
    SLICE_X13Y5.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<1>
    SLICE_X13Y5.COUT     Tbyp                  0.103   graph_unit/ship_y_reg_addsub0000<2>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<2>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<3>
    SLICE_X13Y6.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<3>
    SLICE_X13Y6.COUT     Tbyp                  0.103   graph_unit/ship_y_reg_addsub0000<4>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<4>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<5>
    SLICE_X13Y7.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<5>
    SLICE_X13Y7.COUT     Tbyp                  0.103   graph_unit/ship_y_reg_addsub0000<6>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<6>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<7>
    SLICE_X13Y8.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<7>
    SLICE_X13Y8.Y        Tciny                 0.756   graph_unit/ship_y_reg_addsub0000<8>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<8>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_xor<9>
    SLICE_X12Y8.F2       net (fanout=1)        0.063   graph_unit/ship_y_reg_addsub0000<9>
    SLICE_X12Y8.CLK      Tfck                  0.776   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_mux0000<0>1
                                                       graph_unit/ship_y_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     11.623ns (6.524ns logic, 5.099ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_y_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.478ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_y_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X16Y9.F2       net (fanout=9)        2.575   graph_unit/ship_y_reg<6>
    SLICE_X16Y9.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X17Y12.F2      net (fanout=2)        0.314   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X17Y12.X       Topx                  0.922   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_xor<8>
    SLICE_X13Y3.BX       net (fanout=3)        1.278   graph_unit/ship_y_b<8>
    SLICE_X13Y3.X        Tbxx                  0.641   N77
                                                       graph_unit/ship_x_reg_cmp_lt00002126_SW0
    SLICE_X13Y2.G1       net (fanout=1)        0.170   N77
    SLICE_X13Y2.Y        Tilo                  0.612   graph_unit/ship_y_reg_mux0001
                                                       graph_unit/ship_x_reg_cmp_lt00002143
    SLICE_X13Y6.F4       net (fanout=10)       1.030   graph_unit/N10
    SLICE_X13Y6.COUT     Topcyf                1.011   graph_unit/ship_y_reg_addsub0000<4>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_lut<4>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<4>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<5>
    SLICE_X13Y7.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<5>
    SLICE_X13Y7.COUT     Tbyp                  0.103   graph_unit/ship_y_reg_addsub0000<6>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<6>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<7>
    SLICE_X13Y8.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_ship_y_reg_addsub0000_cy<7>
    SLICE_X13Y8.Y        Tciny                 0.756   graph_unit/ship_y_reg_addsub0000<8>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_cy<8>
                                                       graph_unit/Maddsub_ship_y_reg_addsub0000_xor<9>
    SLICE_X12Y8.F2       net (fanout=1)        0.063   graph_unit/ship_y_reg_addsub0000<9>
    SLICE_X12Y8.CLK      Tfck                  0.776   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_mux0000<0>1
                                                       graph_unit/ship_y_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     11.478ns (6.048ns logic, 5.430ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X1Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y22.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X1Y23.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X1Y23.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/result (SLICE_X8Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/flipflops_1 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/result (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/flipflops_1 to keyboard_unit/debounce_ps2_clk/result
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.XQ       Tcko                  0.412   keyboard_unit/debounce_ps2_clk/flipflops<1>
                                                       keyboard_unit/debounce_ps2_clk/flipflops_1
    SLICE_X8Y42.BY       net (fanout=3)        0.355   keyboard_unit/debounce_ps2_clk/flipflops<1>
    SLICE_X8Y42.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/debounce_ps2_clk/result
                                                       keyboard_unit/debounce_ps2_clk/result
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.544ns logic, 0.355ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_6 (SLICE_X1Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_6 (FF)
  Destination:          keyboard_unit/ps2_code_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_6 to keyboard_unit/ps2_code_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y22.YQ       Tcko                  0.454   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_6
    SLICE_X1Y23.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<6>
    SLICE_X1Y23.CLK      Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.571ns logic, 0.330ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X23Y11.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X23Y11.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_2/SR
  Location pin: SLICE_X23Y11.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.718|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27170 paths, 0 nets, and 2269 connections

Design statistics:
   Minimum period:  11.718ns{1}   (Maximum frequency:  85.339MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 22 21:28:17 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



