#Build: Synplify Pro I-2013.09L , Build 064R, Nov 15 2013
#install: C:\lscc\diamond\3.1_x64\synpbase
#OS: Windows 7 6.1
#Hostname: NICK-HP

#Implementation: section6_TestFinalDesign

$ Start of Compile
#Thu Jun 05 23:21:46 2014

Synopsys Verilog Compiler, version comp201309rc, Build 136R, built Nov 18 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\machxo2.v"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\3.1_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\determineNum.v"
@I::"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\Section6_SM.v"
@I::"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\Section6_Top.v"
@I::"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\sevenseg.v"
@I::"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\clock_counter.v"
@I::"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\ADC_module.v"
@I::"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\interpretADC.v"
Verilog syntax check successful!
File C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\determineNum.v changed - recompiling
Selecting top level module Sec6_Top
@N: CG364 :"C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\machxo2.v":1793:7:1793:10|Synthesizing module OSCH

@N: CG364 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\clock_counter.v":1:7:1:19|Synthesizing module clock_counter

@N: CG364 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\ADC_module.v":4:7:4:18|Synthesizing module ADCinterface

@N: CG364 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\Section6_SM.v":1:7:1:13|Synthesizing module Sec6_SM

@N: CG364 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\interpretADC.v":1:7:1:18|Synthesizing module interpretADC

@N: CG364 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\determineNum.v":1:7:1:18|Synthesizing module determineNum

@N: CG364 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\sevenseg.v":1:7:1:14|Synthesizing module sevenSeg

@N: CG364 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\Section6_Top.v":1:7:1:14|Synthesizing module Sec6_Top

@N: CL201 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\Section6_SM.v":21:1:21:6|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL190 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\clock_counter.v":11:2:11:7|Optimizing register bit count[13] to a constant 0
@W: CL190 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\clock_counter.v":11:2:11:7|Optimizing register bit count[14] to a constant 0
@W: CL279 :"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\clock_counter.v":11:2:11:7|Pruning register bits 14 to 13 of count[14:0] 

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 05 23:21:47 2014

###########################################################]
Premap Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 800R, Built Nov 18 2013 10:58:25
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\section6_TestFinalDesign_section6_TestFinalDesign_scck.rpt 
Printing clock  summary report in "C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\section6_TestFinalDesign_section6_TestFinalDesign_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 117MB)

@N: MF236 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\interpretadc.v":7:15:7:35|Generating a type div divider 
@N: MF236 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\determinenum.v":19:37:19:49|Generating a type div divider 
@N: MF236 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\determinenum.v":18:36:18:47|Generating a type div divider 
@N: MF236 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\determinenum.v":18:20:18:33|Generating a type div divider 
@N: MF237 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\determinenum.v":17:20:17:32|Generating a type rem remainder 
syn_allowed_resources : blockrams=26  set on top level netlist Sec6_Top


Clock Summary
**************

Start                                 Requested     Requested     Clock                                          Clock              
Clock                                 Frequency     Period        Type                                           Group              
------------------------------------------------------------------------------------------------------------------------------------
Sec6_Top|clk_inferred_clock           1.0 MHz       1000.000      inferred                                       Inferred_clkgroup_0
clock_counter|clk_o_derived_clock     1.0 MHz       1000.000      derived (from Sec6_Top|clk_inferred_clock)     Inferred_clkgroup_0
====================================================================================================================================

@W: MT529 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\clock_counter.v":11:2:11:7|Found inferred clock Sec6_Top|clk_inferred_clock which controls 23 sequential elements including counter_1.count[12:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 143MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Jun 05 23:21:51 2014

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 800R, Built Nov 18 2013 10:58:25
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 117MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FA239 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\sevenseg.v":6:2:6:5|ROM segDecoder.segments_1[6:0] mapped in logic.
@N: FA239 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\sevenseg.v":6:2:6:5|ROM segDecoder.segments_1[6:0] mapped in logic.
@N: MO106 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\sevenseg.v":6:2:6:5|Found ROM, 'segDecoder.segments_1[6:0]', 16 words by 7 bits 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)

Encoding state machine state[3:0] (view:work.Sec6_SM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)



Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       osc_int             OSCH                   25         FSM_1.state[1]      Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\section6_TestFinalDesign_section6_TestFinalDesign.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clock_counter|clk_o_derived_clock. Clock will not be forward annotated
I-2013.09L 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

@W: MT246 :"c:\lscc\diamond\3.1_x64\bin\nt64\lab6_test\section6_testfinaldesign\source\section6_top.v":19:16:19:22|Blackbox OSCH is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Sec6_Top|clk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:clk"



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jun 05 23:21:53 2014
#


Top view:               Sec6_Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 994.561

                                Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                  Frequency     Frequency     Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------------------
Sec6_Top|clk_inferred_clock     1.0 MHz       183.9 MHz     1000.000      5.439         994.561     inferred     Inferred_clkgroup_0
====================================================================================================================================





Clock Relationships
*******************

Clocks                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                     Ending                       |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
Sec6_Top|clk_inferred_clock  Sec6_Top|clk_inferred_clock  |  1000.000    994.561  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Sec6_Top|clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                         Arrival            
Instance               Reference                       Type        Pin     Net          Time        Slack  
                       Clock                                                                               
-----------------------------------------------------------------------------------------------------------
counter_1.count[3]     Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[3]     1.044       994.561
counter_1.count[4]     Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[4]     1.044       994.561
counter_1.count[5]     Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[5]     1.044       994.561
counter_1.count[6]     Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[6]     1.044       994.561
counter_1.count[0]     Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[0]     1.044       994.621
counter_1.count[1]     Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[1]     0.972       994.836
counter_1.count[2]     Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[2]     0.972       994.836
int.count[0]           Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[0]     1.108       994.842
int.count[1]           Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[1]     1.108       994.985
int.count[2]           Sec6_Top|clk_inferred_clock     FD1S3DX     Q       count[2]     1.108       994.985
===========================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                             Required            
Instance                Reference                       Type        Pin     Net              Time         Slack  
                        Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------
FSM_1.state[1]          Sec6_Top|clk_inferred_clock     FD1P3DX     SP      state_RNO[1]     999.528      994.561
counter_1.count[12]     Sec6_Top|clk_inferred_clock     FD1S3DX     D       count_3[12]      1000.089     994.621
counter_1.count[9]      Sec6_Top|clk_inferred_clock     FD1S3DX     D       count_3[9]       1000.089     994.764
int.count[7]            Sec6_Top|clk_inferred_clock     FD1S3DX     D       count_3[7]       1000.089     994.842
counter_1.count[7]      Sec6_Top|clk_inferred_clock     FD1S3DX     D       count_3[7]       1000.089     994.906
counter_1.count[8]      Sec6_Top|clk_inferred_clock     FD1S3DX     D       count_3[8]       1000.089     994.906
int.count[6]            Sec6_Top|clk_inferred_clock     FD1S3DX     D       count_3[6]       1000.089     994.985
counter_1.count[11]     Sec6_Top|clk_inferred_clock     FD1S3DX     D       count_2[11]      999.894      995.043
counter_1.clk_o         Sec6_Top|clk_inferred_clock     FD1S3DX     D       clk_o_mx         1000.089     995.122
counter_1.count[0]      Sec6_Top|clk_inferred_clock     FD1S3DX     D       count_3[0]       1000.089     995.122
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.528

    - Propagation time:                      4.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     994.561

    Number of logic level(s):                4
    Starting point:                          counter_1.count[3] / Q
    Ending point:                            FSM_1.state[1] / SP
    The start point is clocked by            Sec6_Top|clk_inferred_clock [rising] on pin CK
    The end   point is clocked by            Sec6_Top|clk_inferred_clock [rising] on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
counter_1.count[3]           FD1S3DX      Q        Out     1.044     1.044       -         
count[3]                     Net          -        -       -         -           2         
counter_1.un1_countlto6      ORCALUT4     A        In      0.000     1.044       -         
counter_1.un1_countlto6      ORCALUT4     Z        Out     1.017     2.061       -         
un1_countlt9                 Net          -        -       -         -           1         
counter_1.un1_countlto9      ORCALUT4     D        In      0.000     2.061       -         
counter_1.un1_countlto9      ORCALUT4     Z        Out     1.017     3.077       -         
un1_countlt11                Net          -        -       -         -           1         
counter_1.un1_countlto12     ORCALUT4     D        In      0.000     3.077       -         
counter_1.un1_countlto12     ORCALUT4     Z        Out     1.273     4.350       -         
un1_count                    Net          -        -       -         -           9         
FSM_1.state_RNO[1]           ORCALUT4     B        In      0.000     4.350       -         
FSM_1.state_RNO[1]           ORCALUT4     Z        Out     0.617     4.967       -         
state_RNO[1]                 Net          -        -       -         -           1         
FSM_1.state[1]               FD1P3DX      SP       In      0.000     4.967       -         
===========================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 25 of 6864 (0%)
PIC Latch:       0
I/O cells:       23


Details:
CCU2D:          128
FD1P3DX:        1
FD1S3DX:        24
GSR:            1
IB:             9
INV:            17
OB:             14
ORCALUT4:       59
OSCH:           1
PFUMX:          2
PUR:            1
VHI:            6
VLO:            6
false:          1
true:           1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 53MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 05 23:21:53 2014

###########################################################]
