ISim log file
Running: /home/ise/hw1projectStefanosBotsaris/datapath_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/hw1projectStefanosBotsaris/datapath_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/home/ise/hw1projectStefanosBotsaris/datapath.v" Line 58.  For instance uut/dec/, width 32 of formal port mem_out is not equal to width 1 of actual signal MEM_out.
WARNING: File "/home/ise/hw1projectStefanosBotsaris/datapath.v" Line 58.  For instance uut/memstg/, width 32 of formal port dout is not equal to width 1 of actual signal MEM_out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
