Simulator report for Processor
Tue Dec 11 23:26:54 2012
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|content
  6. |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|content
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------+
; Simulator Summary                             ;
+-----------------------------+-----------------+
; Type                        ; Value           ;
+-----------------------------+-----------------+
; Simulation Start Time       ; 0 ps            ;
; Simulation End Time         ; 1.0 us          ;
; Simulation Netlist Size     ; 298 nodes       ;
; Simulation Coverage         ;       2.93 %    ;
; Total Number of Transitions ; 94              ;
; Simulation Breakpoints      ; 0               ;
; Family                      ; FLEX10K         ;
; Device                      ; EPF10K70RC240-4 ;
+-----------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------+
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|content ;
+-------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------+
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|content ;
+-----------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       2.93 % ;
; Total nodes checked                                 ; 298          ;
; Total output ports checked                          ; 307          ;
; Total output ports with complete 1/0-value coverage ; 9            ;
; Total output ports with no 1/0-value coverage       ; 296          ;
; Total output ports with no 1-value coverage         ; 297          ;
; Total output ports with no 0-value coverage         ; 297          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |processor|Clock1Hz:inst21|cnt[2]                                                              ; |processor|Clock1Hz:inst21|cnt[2]                                                                   ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[1]                                                              ; |processor|Clock1Hz:inst21|cnt[1]                                                                   ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[0]                                                              ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |processor|on-board_oscillator                                                                 ; |processor|on-board_oscillator~corein                                                               ; dataout          ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                            ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT ; cout             ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][5]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5]                                        ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][7]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[7]                                        ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][6]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[6]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~35                                                     ; |processor|eightbit_register_file:inst9|regfile~35                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~36                                                     ; |processor|eightbit_register_file:inst9|regfile~36                                                          ; data_out0        ;
; |processor|controller:inst3|JumpDest                                                                   ; |processor|controller:inst3|JumpDest                                                                        ; data_out0        ;
; |processor|mux:inst11|mux1_out[7]~8                                                                    ; |processor|mux:inst11|mux1_out[7]~8                                                                         ; data_out0        ;
; |processor|controller:inst3|Beq                                                                        ; |processor|controller:inst3|Beq                                                                             ; data_out0        ;
; |processor|controller:inst3|Bne                                                                        ; |processor|controller:inst3|Bne                                                                             ; data_out0        ;
; |processor|inst20~0                                                                                    ; |processor|inst20~0                                                                                         ; data_out0        ;
; |processor|Clock1Hz:inst21|clockTmp                                                                    ; |processor|Clock1Hz:inst21|clockTmp                                                                         ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~37                                                     ; |processor|eightbit_register_file:inst9|regfile~37                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~38                                                     ; |processor|eightbit_register_file:inst9|regfile~38                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[6]~9                                                                    ; |processor|mux:inst11|mux1_out[6]~9                                                                         ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~39                                                     ; |processor|eightbit_register_file:inst9|regfile~39                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~40                                                     ; |processor|eightbit_register_file:inst9|regfile~40                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[5]~10                                                                   ; |processor|mux:inst11|mux1_out[5]~10                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][4]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~41                                                     ; |processor|eightbit_register_file:inst9|regfile~41                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~42                                                     ; |processor|eightbit_register_file:inst9|regfile~42                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[4]~11                                                                   ; |processor|mux:inst11|mux1_out[4]~11                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][3]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~43                                                     ; |processor|eightbit_register_file:inst9|regfile~43                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~44                                                     ; |processor|eightbit_register_file:inst9|regfile~44                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[3]~12                                                                   ; |processor|mux:inst11|mux1_out[3]~12                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][2]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[2]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~45                                                     ; |processor|eightbit_register_file:inst9|regfile~45                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~46                                                     ; |processor|eightbit_register_file:inst9|regfile~46                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[2]~13                                                                   ; |processor|mux:inst11|mux1_out[2]~13                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][1]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[1]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~47                                                     ; |processor|eightbit_register_file:inst9|regfile~47                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~48                                                     ; |processor|eightbit_register_file:inst9|regfile~48                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[1]~14                                                                   ; |processor|mux:inst11|mux1_out[1]~14                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][0]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[0]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~49                                                     ; |processor|eightbit_register_file:inst9|regfile~49                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~50                                                     ; |processor|eightbit_register_file:inst9|regfile~50                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[0]~15                                                                   ; |processor|mux:inst11|mux1_out[0]~15                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][9]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[9]                                        ; dataout          ;
; |processor|controller:inst3|RegWrite                                                                   ; |processor|controller:inst3|RegWrite                                                                        ; data_out0        ;
; |processor|mux_3bit:inst10|mux2_out[0]~3                                                               ; |processor|mux_3bit:inst10|mux2_out[0]~3                                                                    ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][10]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10]                                       ; dataout          ;
; |processor|mux_3bit:inst10|mux2_out[1]~4                                                               ; |processor|mux_3bit:inst10|mux2_out[1]~4                                                                    ; data_out0        ;
; |processor|controller:inst3|ALUArg                                                                     ; |processor|controller:inst3|ALUArg                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~8                                                                    ; |processor|mux:inst14|mux1_out[0]~8                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~9                                                                    ; |processor|mux:inst14|mux1_out[0]~9                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[5]~10                                                                   ; |processor|mux:inst14|mux1_out[5]~10                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[7]~11                                                                   ; |processor|mux:inst14|mux1_out[7]~11                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[5]~12                                                                   ; |processor|mux:inst14|mux1_out[5]~12                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[3]~13                                                                   ; |processor|mux:inst14|mux1_out[3]~13                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[3]~14                                                                   ; |processor|mux:inst14|mux1_out[3]~14                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~0                                                                     ; |processor|alu:inst12|ShiftLeft0~0                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[7]~15                                                                   ; |processor|mux:inst14|mux1_out[7]~15                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[7]~16                                                                   ; |processor|mux:inst14|mux1_out[7]~16                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[6]~17                                                                   ; |processor|mux:inst14|mux1_out[6]~17                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[6]~18                                                                   ; |processor|mux:inst14|mux1_out[6]~18                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[4]~19                                                                   ; |processor|mux:inst14|mux1_out[4]~19                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[4]~20                                                                   ; |processor|mux:inst14|mux1_out[4]~20                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[4]~21                                                                   ; |processor|mux:inst14|mux1_out[4]~21                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~1                                                                     ; |processor|alu:inst12|ShiftLeft0~1                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[2]~22                                                                   ; |processor|mux:inst14|mux1_out[2]~22                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[2]~23                                                                   ; |processor|mux:inst14|mux1_out[2]~23                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~2                                                                     ; |processor|alu:inst12|ShiftLeft0~2                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[1]~24                                                                   ; |processor|mux:inst14|mux1_out[1]~24                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[1]~25                                                                   ; |processor|mux:inst14|mux1_out[1]~25                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~3                                                                     ; |processor|alu:inst12|ShiftLeft0~3                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~26                                                                   ; |processor|mux:inst14|mux1_out[0]~26                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~27                                                                   ; |processor|mux:inst14|mux1_out[0]~27                                                                        ; data_out0        ;
; |processor|alu:inst12|Mux4~0                                                                           ; |processor|alu:inst12|Mux4~0                                                                                ; data_out0        ;
; |processor|controller:inst3|ALUOp[1]                                                                   ; |processor|controller:inst3|ALUOp[1]                                                                        ; data_out0        ;
; |processor|controller:inst3|ALUSrc                                                                     ; |processor|controller:inst3|ALUSrc                                                                          ; data_out0        ;
; |processor|alu_control:inst1|result[1]~3                                                               ; |processor|alu_control:inst1|result[1]~3                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~0                                                                           ; |processor|alu:inst12|Mux0~0                                                                                ; data_out0        ;
; |processor|controller:inst3|ALUOp[0]                                                                   ; |processor|controller:inst3|ALUOp[0]                                                                        ; data_out0        ;
; |processor|alu:inst12|Mux0~1                                                                           ; |processor|alu:inst12|Mux0~1                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux7~0                                                                           ; |processor|alu:inst12|Mux7~0                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux0~2                                                                           ; |processor|alu:inst12|Mux0~2                                                                                ; data_out0        ;
; |processor|alu:inst12|result~23                                                                        ; |processor|alu:inst12|result~23                                                                             ; data_out0        ;
; |processor|alu_control:inst1|result[0]~4                                                               ; |processor|alu_control:inst1|result[0]~4                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~3                                                                           ; |processor|alu:inst12|Mux0~3                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux0~4                                                                           ; |processor|alu:inst12|Mux0~4                                                                                ; data_out0        ;
; |processor|controller:inst3|ALUOp[2]                                                                   ; |processor|controller:inst3|ALUOp[2]                                                                        ; data_out0        ;
; |processor|alu_control:inst1|result[2]~5                                                               ; |processor|alu_control:inst1|result[2]~5                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~5                                                                           ; |processor|alu:inst12|Mux0~5                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]                              ; dataout          ;
; |processor|controller:inst3|MemtoReg                                                                   ; |processor|controller:inst3|MemtoReg                                                                        ; data_out0        ;
; |processor|controller:inst3|LessThan                                                                   ; |processor|controller:inst3|LessThan                                                                        ; data_out0        ;
; |processor|mux:inst17|mux1_out[7]~8                                                                    ; |processor|mux:inst17|mux1_out[7]~8                                                                         ; data_out0        ;
; |processor|rtl~2                                                                                       ; |processor|rtl~2                                                                                            ; data_out0        ;
; |processor|rtl~0                                                                                       ; |processor|rtl~0                                                                                            ; data_out0        ;
; |processor|rtl~3                                                                                       ; |processor|rtl~3                                                                                            ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][14]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[14]                                       ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][13]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[13]                                       ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][15]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[15]                                       ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][12]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[12]                                       ; dataout          ;
; |processor|Clock1Hz:inst21|cnt[5]                                                                      ; |processor|Clock1Hz:inst21|cnt[5]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[4]                                                                      ; |processor|Clock1Hz:inst21|cnt[4]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|Equal0~1                                                                    ; |processor|Clock1Hz:inst21|Equal0~1                                                                         ; data_out0        ;
; |processor|Clock1Hz:inst21|Equal0~2                                                                    ; |processor|Clock1Hz:inst21|Equal0~2                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~28                                                                   ; |processor|mux:inst14|mux1_out[0]~28                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~0                                                                    ; |processor|alu:inst12|ShiftRight0~0                                                                         ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT              ; cout             ;
; |processor|alu:inst12|Mux1~0                                                                           ; |processor|alu:inst12|Mux1~0                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux1~1                                                                           ; |processor|alu:inst12|Mux1~1                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT              ; cout             ;
; |processor|alu:inst12|Mux1~2                                                                           ; |processor|alu:inst12|Mux1~2                                                                                ; data_out0        ;
; |processor|alu:inst12|result~14                                                                        ; |processor|alu:inst12|result~14                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux1~3                                                                           ; |processor|alu:inst12|Mux1~3                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux1~4                                                                           ; |processor|alu:inst12|Mux1~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux1~5                                                                           ; |processor|alu:inst12|Mux1~5                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][6]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[6]~9                                                                    ; |processor|mux:inst17|mux1_out[6]~9                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~1                                                                    ; |processor|alu:inst12|ShiftRight0~1                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[1]~29                                                                   ; |processor|mux:inst14|mux1_out[1]~29                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~2                                                                    ; |processor|alu:inst12|ShiftRight0~2                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~6                                                                     ; |processor|alu:inst12|ShiftLeft0~6                                                                          ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~3                                                                    ; |processor|alu:inst12|ShiftRight0~3                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux3~0                                                                           ; |processor|alu:inst12|Mux3~0                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT              ; cout             ;
; |processor|alu:inst12|Mux2~0                                                                           ; |processor|alu:inst12|Mux2~0                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux2~1                                                                           ; |processor|alu:inst12|Mux2~1                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT              ; cout             ;
; |processor|alu:inst12|Mux2~2                                                                           ; |processor|alu:inst12|Mux2~2                                                                                ; data_out0        ;
; |processor|alu:inst12|result~21                                                                        ; |processor|alu:inst12|result~21                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux2~3                                                                           ; |processor|alu:inst12|Mux2~3                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~7                                                                     ; |processor|alu:inst12|ShiftLeft0~7                                                                          ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~4                                                                    ; |processor|alu:inst12|ShiftRight0~4                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~8                                                                     ; |processor|alu:inst12|ShiftLeft0~8                                                                          ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~9                                                                     ; |processor|alu:inst12|ShiftLeft0~9                                                                          ; data_out0        ;
; |processor|alu:inst12|result~0                                                                         ; |processor|alu:inst12|result~0                                                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~10                                                                    ; |processor|alu:inst12|ShiftLeft0~10                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[2]~30                                                                   ; |processor|mux:inst14|mux1_out[2]~30                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~11                                                                    ; |processor|alu:inst12|ShiftLeft0~11                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~12                                                                    ; |processor|alu:inst12|ShiftLeft0~12                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux2~4                                                                           ; |processor|alu:inst12|Mux2~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux2~5                                                                           ; |processor|alu:inst12|Mux2~5                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][5]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[5]~10                                                                   ; |processor|mux:inst17|mux1_out[5]~10                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~5                                                                    ; |processor|alu:inst12|ShiftRight0~5                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~6                                                                    ; |processor|alu:inst12|ShiftRight0~6                                                                         ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT              ; cout             ;
; |processor|alu:inst12|Mux3~1                                                                           ; |processor|alu:inst12|Mux3~1                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux3~2                                                                           ; |processor|alu:inst12|Mux3~2                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT              ; cout             ;
; |processor|alu:inst12|Mux3~3                                                                           ; |processor|alu:inst12|Mux3~3                                                                                ; data_out0        ;
; |processor|alu:inst12|result~12                                                                        ; |processor|alu:inst12|result~12                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux3~4                                                                           ; |processor|alu:inst12|Mux3~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux3~5                                                                           ; |processor|alu:inst12|Mux3~5                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux3~6                                                                           ; |processor|alu:inst12|Mux3~6                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][4]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[4]~11                                                                   ; |processor|mux:inst17|mux1_out[4]~11                                                                        ; data_out0        ;
; |processor|alu:inst12|result~19                                                                        ; |processor|alu:inst12|result~19                                                                             ; data_out0        ;
; |processor|mux:inst14|mux1_out[3]~31                                                                   ; |processor|mux:inst14|mux1_out[3]~31                                                                        ; data_out0        ;
; |processor|alu:inst12|Mux4~1                                                                           ; |processor|alu:inst12|Mux4~1                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~14                                                                    ; |processor|alu:inst12|ShiftLeft0~14                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~15                                                                    ; |processor|alu:inst12|ShiftLeft0~15                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux4~2                                                                           ; |processor|alu:inst12|Mux4~2                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux7~1                                                                           ; |processor|alu:inst12|Mux7~1                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux7~2                                                                           ; |processor|alu:inst12|Mux7~2                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~3                                                                           ; |processor|alu:inst12|Mux4~3                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~4                                                                           ; |processor|alu:inst12|Mux4~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~5                                                                           ; |processor|alu:inst12|Mux4~5                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~6                                                                           ; |processor|alu:inst12|Mux4~6                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT              ; cout             ;
; |processor|alu:inst12|Mux7~3                                                                           ; |processor|alu:inst12|Mux7~3                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT              ; cout             ;
; |processor|alu:inst12|Mux4~7                                                                           ; |processor|alu:inst12|Mux4~7                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~8                                                                           ; |processor|alu:inst12|Mux4~8                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][3]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[3]~12                                                                   ; |processor|mux:inst17|mux1_out[3]~12                                                                        ; data_out0        ;
; |processor|alu:inst12|result~10                                                                        ; |processor|alu:inst12|result~10                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux5~0                                                                           ; |processor|alu:inst12|Mux5~0                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~16                                                                    ; |processor|alu:inst12|ShiftLeft0~16                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~17                                                                    ; |processor|alu:inst12|ShiftLeft0~17                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux5~1                                                                           ; |processor|alu:inst12|Mux5~1                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~7                                                                    ; |processor|alu:inst12|ShiftRight0~7                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux5~2                                                                           ; |processor|alu:inst12|Mux5~2                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux5~3                                                                           ; |processor|alu:inst12|Mux5~3                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT              ; cout             ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT              ; cout             ;
; |processor|alu:inst12|Mux5~4                                                                           ; |processor|alu:inst12|Mux5~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux5~5                                                                           ; |processor|alu:inst12|Mux5~5                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][2]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[2]~13                                                                   ; |processor|mux:inst17|mux1_out[2]~13                                                                        ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][1]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[1]~14                                                                   ; |processor|mux:inst17|mux1_out[1]~14                                                                        ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][0]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[0]~15                                                                   ; |processor|mux:inst17|mux1_out[0]~15                                                                        ; data_out0        ;
; |processor|mux:inst17|mux1_out[0]~16                                                                   ; |processor|mux:inst17|mux1_out[0]~16                                                                        ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                                 ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                                      ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                 ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                      ; data_out0        ;
; |processor|controller:inst3|MemWrite                                                                   ; |processor|controller:inst3|MemWrite                                                                        ; data_out0        ;
; |processor|alu:inst12|Equal0~4                                                                         ; |processor|alu:inst12|Equal0~9                                                                              ; cascout          ;
; |processor|alu:inst12|Equal0~6                                                                         ; |processor|alu:inst12|Equal0~6                                                                              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT         ; cout             ;
; |processor|alu:inst12|ShiftLeft0~27                                                                    ; |processor|alu:inst12|ShiftLeft0~27                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~28                                                                    ; |processor|alu:inst12|ShiftLeft0~28                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~29                                                                    ; |processor|alu:inst12|ShiftLeft0~63                                                                         ; cascout          ;
; |processor|alu:inst12|ShiftLeft0~30                                                                    ; |processor|alu:inst12|ShiftLeft0~30                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~39                                                                    ; |processor|alu:inst12|ShiftLeft0~39                                                                         ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[8]                                                                      ; |processor|Clock1Hz:inst21|cnt[8]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[9]                                                                      ; |processor|Clock1Hz:inst21|cnt[9]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[7]                                                                      ; |processor|Clock1Hz:inst21|cnt[7]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[6]                                                                      ; |processor|Clock1Hz:inst21|cnt[6]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|Equal0~6                                                                    ; |processor|Clock1Hz:inst21|Equal0~13                                                                        ; cascout          ;
; |processor|Clock1Hz:inst21|cnt[13]                                                                     ; |processor|Clock1Hz:inst21|cnt[13]                                                                          ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[12]                                                                     ; |processor|Clock1Hz:inst21|cnt[12]                                                                          ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[11]                                                                     ; |processor|Clock1Hz:inst21|cnt[11]                                                                          ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[10]                                                                     ; |processor|Clock1Hz:inst21|cnt[10]                                                                          ; data_out0        ;
; |processor|Clock1Hz:inst21|Equal0~8                                                                    ; |processor|Clock1Hz:inst21|Equal0~8                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~32                                                                    ; |processor|alu:inst12|ShiftLeft0~67                                                                         ; cascout          ;
; |processor|alu:inst12|ShiftLeft0~40                                                                    ; |processor|alu:inst12|ShiftLeft0~40                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~34                                                                    ; |processor|alu:inst12|ShiftLeft0~34                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~35                                                                    ; |processor|alu:inst12|ShiftLeft0~71                                                                         ; cascout          ;
; |processor|alu:inst12|ShiftLeft0~41                                                                    ; |processor|alu:inst12|ShiftLeft0~41                                                                         ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT              ; cout             ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT              ; cout             ;
; |processor|alu:inst12|result~17                                                                        ; |processor|alu:inst12|result~17                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux6~4                                                                           ; |processor|alu:inst12|Mux6~4                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~37                                                                    ; |processor|alu:inst12|ShiftLeft0~37                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux6~5                                                                           ; |processor|alu:inst12|Mux6~5                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux6~6                                                                           ; |processor|alu:inst12|Mux6~6                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux6~7                                                                           ; |processor|alu:inst12|Mux6~15                                                                               ; cascout          ;
; |processor|alu:inst12|Mux7~8                                                                           ; |processor|alu:inst12|Mux7~8                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux6~9                                                                           ; |processor|alu:inst12|Mux6~9                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT              ; cout             ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT              ; cout             ;
; |processor|alu:inst12|result~8                                                                         ; |processor|alu:inst12|result~8                                                                              ; data_out0        ;
; |processor|alu:inst12|Mux7~9                                                                           ; |processor|alu:inst12|Mux7~9                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~38                                                                    ; |processor|alu:inst12|ShiftLeft0~38                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux7~10                                                                          ; |processor|alu:inst12|Mux7~10                                                                               ; data_out0        ;
; |processor|alu:inst12|Mux7~11                                                                          ; |processor|alu:inst12|Mux7~11                                                                               ; data_out0        ;
; |processor|alu:inst12|Mux7~12                                                                          ; |processor|alu:inst12|Mux7~25                                                                               ; cascout          ;
; |processor|alu:inst12|ShiftRight0~9                                                                    ; |processor|alu:inst12|ShiftRight0~9                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~10                                                                   ; |processor|alu:inst12|ShiftRight0~10                                                                        ; data_out0        ;
; |processor|alu:inst12|Mux7~14                                                                          ; |processor|alu:inst12|Mux7~14                                                                               ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]             ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT        ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]             ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT        ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]             ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT        ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                           ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                                ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~14                                                                   ; |processor|alu:inst12|ShiftRight0~29                                                                        ; cascout          ;
; |processor|alu:inst12|ShiftRight0~16                                                                   ; |processor|alu:inst12|ShiftRight0~16                                                                        ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~0              ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~0                   ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~1              ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~1                   ; data_out0        ;
; |processor|~GND                                                                                        ; |processor|~GND                                                                                             ; data_out0        ;
; |processor|reset                                                                                       ; |processor|reset~corein                                                                                     ; dataout          ;
; |processor|pc[7]                                                                                       ; |processor|pc[7]                                                                                            ; padio            ;
; |processor|pc[6]                                                                                       ; |processor|pc[6]                                                                                            ; padio            ;
; |processor|pc[5]                                                                                       ; |processor|pc[5]                                                                                            ; padio            ;
; |processor|pc[4]                                                                                       ; |processor|pc[4]                                                                                            ; padio            ;
; |processor|pc[3]                                                                                       ; |processor|pc[3]                                                                                            ; padio            ;
; |processor|pc[2]                                                                                       ; |processor|pc[2]                                                                                            ; padio            ;
; |processor|pc[1]                                                                                       ; |processor|pc[1]                                                                                            ; padio            ;
; |processor|pc[0]                                                                                       ; |processor|pc[0]                                                                                            ; padio            ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                            ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT ; cout             ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]      ; data_out0        ;
; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |processor|program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT ; cout             ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][5]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5]                                        ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][7]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[7]                                        ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][6]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[6]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~35                                                     ; |processor|eightbit_register_file:inst9|regfile~35                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~36                                                     ; |processor|eightbit_register_file:inst9|regfile~36                                                          ; data_out0        ;
; |processor|controller:inst3|JumpDest                                                                   ; |processor|controller:inst3|JumpDest                                                                        ; data_out0        ;
; |processor|mux:inst11|mux1_out[7]~8                                                                    ; |processor|mux:inst11|mux1_out[7]~8                                                                         ; data_out0        ;
; |processor|controller:inst3|Beq                                                                        ; |processor|controller:inst3|Beq                                                                             ; data_out0        ;
; |processor|controller:inst3|Bne                                                                        ; |processor|controller:inst3|Bne                                                                             ; data_out0        ;
; |processor|inst20~0                                                                                    ; |processor|inst20~0                                                                                         ; data_out0        ;
; |processor|Clock1Hz:inst21|clockTmp                                                                    ; |processor|Clock1Hz:inst21|clockTmp                                                                         ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~37                                                     ; |processor|eightbit_register_file:inst9|regfile~37                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~38                                                     ; |processor|eightbit_register_file:inst9|regfile~38                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[6]~9                                                                    ; |processor|mux:inst11|mux1_out[6]~9                                                                         ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~39                                                     ; |processor|eightbit_register_file:inst9|regfile~39                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~40                                                     ; |processor|eightbit_register_file:inst9|regfile~40                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[5]~10                                                                   ; |processor|mux:inst11|mux1_out[5]~10                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][4]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~41                                                     ; |processor|eightbit_register_file:inst9|regfile~41                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~42                                                     ; |processor|eightbit_register_file:inst9|regfile~42                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[4]~11                                                                   ; |processor|mux:inst11|mux1_out[4]~11                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][3]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~43                                                     ; |processor|eightbit_register_file:inst9|regfile~43                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~44                                                     ; |processor|eightbit_register_file:inst9|regfile~44                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[3]~12                                                                   ; |processor|mux:inst11|mux1_out[3]~12                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][2]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[2]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~45                                                     ; |processor|eightbit_register_file:inst9|regfile~45                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~46                                                     ; |processor|eightbit_register_file:inst9|regfile~46                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[2]~13                                                                   ; |processor|mux:inst11|mux1_out[2]~13                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][1]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[1]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~47                                                     ; |processor|eightbit_register_file:inst9|regfile~47                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~48                                                     ; |processor|eightbit_register_file:inst9|regfile~48                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[1]~14                                                                   ; |processor|mux:inst11|mux1_out[1]~14                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][0]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[0]                                        ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~49                                                     ; |processor|eightbit_register_file:inst9|regfile~49                                                          ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~50                                                     ; |processor|eightbit_register_file:inst9|regfile~50                                                          ; data_out0        ;
; |processor|mux:inst11|mux1_out[0]~15                                                                   ; |processor|mux:inst11|mux1_out[0]~15                                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][9]                          ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[9]                                        ; dataout          ;
; |processor|controller:inst3|RegWrite                                                                   ; |processor|controller:inst3|RegWrite                                                                        ; data_out0        ;
; |processor|mux_3bit:inst10|mux2_out[0]~3                                                               ; |processor|mux_3bit:inst10|mux2_out[0]~3                                                                    ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][10]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10]                                       ; dataout          ;
; |processor|mux_3bit:inst10|mux2_out[1]~4                                                               ; |processor|mux_3bit:inst10|mux2_out[1]~4                                                                    ; data_out0        ;
; |processor|controller:inst3|ALUArg                                                                     ; |processor|controller:inst3|ALUArg                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~8                                                                    ; |processor|mux:inst14|mux1_out[0]~8                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~9                                                                    ; |processor|mux:inst14|mux1_out[0]~9                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[5]~10                                                                   ; |processor|mux:inst14|mux1_out[5]~10                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[7]~11                                                                   ; |processor|mux:inst14|mux1_out[7]~11                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[5]~12                                                                   ; |processor|mux:inst14|mux1_out[5]~12                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[3]~13                                                                   ; |processor|mux:inst14|mux1_out[3]~13                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[3]~14                                                                   ; |processor|mux:inst14|mux1_out[3]~14                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~0                                                                     ; |processor|alu:inst12|ShiftLeft0~0                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[7]~15                                                                   ; |processor|mux:inst14|mux1_out[7]~15                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[7]~16                                                                   ; |processor|mux:inst14|mux1_out[7]~16                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[6]~17                                                                   ; |processor|mux:inst14|mux1_out[6]~17                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[6]~18                                                                   ; |processor|mux:inst14|mux1_out[6]~18                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[4]~19                                                                   ; |processor|mux:inst14|mux1_out[4]~19                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[4]~20                                                                   ; |processor|mux:inst14|mux1_out[4]~20                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[4]~21                                                                   ; |processor|mux:inst14|mux1_out[4]~21                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~1                                                                     ; |processor|alu:inst12|ShiftLeft0~1                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[2]~22                                                                   ; |processor|mux:inst14|mux1_out[2]~22                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[2]~23                                                                   ; |processor|mux:inst14|mux1_out[2]~23                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~2                                                                     ; |processor|alu:inst12|ShiftLeft0~2                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[1]~24                                                                   ; |processor|mux:inst14|mux1_out[1]~24                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[1]~25                                                                   ; |processor|mux:inst14|mux1_out[1]~25                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~3                                                                     ; |processor|alu:inst12|ShiftLeft0~3                                                                          ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~26                                                                   ; |processor|mux:inst14|mux1_out[0]~26                                                                        ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~27                                                                   ; |processor|mux:inst14|mux1_out[0]~27                                                                        ; data_out0        ;
; |processor|alu:inst12|Mux4~0                                                                           ; |processor|alu:inst12|Mux4~0                                                                                ; data_out0        ;
; |processor|controller:inst3|ALUOp[1]                                                                   ; |processor|controller:inst3|ALUOp[1]                                                                        ; data_out0        ;
; |processor|controller:inst3|ALUSrc                                                                     ; |processor|controller:inst3|ALUSrc                                                                          ; data_out0        ;
; |processor|alu_control:inst1|result[1]~3                                                               ; |processor|alu_control:inst1|result[1]~3                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~0                                                                           ; |processor|alu:inst12|Mux0~0                                                                                ; data_out0        ;
; |processor|controller:inst3|ALUOp[0]                                                                   ; |processor|controller:inst3|ALUOp[0]                                                                        ; data_out0        ;
; |processor|alu:inst12|Mux0~1                                                                           ; |processor|alu:inst12|Mux0~1                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux7~0                                                                           ; |processor|alu:inst12|Mux7~0                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux0~2                                                                           ; |processor|alu:inst12|Mux0~2                                                                                ; data_out0        ;
; |processor|alu:inst12|result~23                                                                        ; |processor|alu:inst12|result~23                                                                             ; data_out0        ;
; |processor|alu_control:inst1|result[0]~4                                                               ; |processor|alu_control:inst1|result[0]~4                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~3                                                                           ; |processor|alu:inst12|Mux0~3                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux0~4                                                                           ; |processor|alu:inst12|Mux0~4                                                                                ; data_out0        ;
; |processor|controller:inst3|ALUOp[2]                                                                   ; |processor|controller:inst3|ALUOp[2]                                                                        ; data_out0        ;
; |processor|alu_control:inst1|result[2]~5                                                               ; |processor|alu_control:inst1|result[2]~5                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~5                                                                           ; |processor|alu:inst12|Mux0~5                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]                              ; dataout          ;
; |processor|controller:inst3|MemtoReg                                                                   ; |processor|controller:inst3|MemtoReg                                                                        ; data_out0        ;
; |processor|controller:inst3|LessThan                                                                   ; |processor|controller:inst3|LessThan                                                                        ; data_out0        ;
; |processor|mux:inst17|mux1_out[7]~8                                                                    ; |processor|mux:inst17|mux1_out[7]~8                                                                         ; data_out0        ;
; |processor|rtl~2                                                                                       ; |processor|rtl~2                                                                                            ; data_out0        ;
; |processor|rtl~0                                                                                       ; |processor|rtl~0                                                                                            ; data_out0        ;
; |processor|rtl~3                                                                                       ; |processor|rtl~3                                                                                            ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][14]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[14]                                       ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][13]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[13]                                       ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][15]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[15]                                       ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][12]                         ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[12]                                       ; dataout          ;
; |processor|Clock1Hz:inst21|cnt[5]                                                                      ; |processor|Clock1Hz:inst21|cnt[5]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[3]                                                                      ; |processor|Clock1Hz:inst21|cnt[3]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[4]                                                                      ; |processor|Clock1Hz:inst21|cnt[4]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|Equal0~1                                                                    ; |processor|Clock1Hz:inst21|Equal0~1                                                                         ; data_out0        ;
; |processor|Clock1Hz:inst21|Equal0~2                                                                    ; |processor|Clock1Hz:inst21|Equal0~2                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[0]~28                                                                   ; |processor|mux:inst14|mux1_out[0]~28                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~0                                                                    ; |processor|alu:inst12|ShiftRight0~0                                                                         ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT              ; cout             ;
; |processor|alu:inst12|Mux1~0                                                                           ; |processor|alu:inst12|Mux1~0                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux1~1                                                                           ; |processor|alu:inst12|Mux1~1                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT              ; cout             ;
; |processor|alu:inst12|Mux1~2                                                                           ; |processor|alu:inst12|Mux1~2                                                                                ; data_out0        ;
; |processor|alu:inst12|result~14                                                                        ; |processor|alu:inst12|result~14                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux1~3                                                                           ; |processor|alu:inst12|Mux1~3                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux1~4                                                                           ; |processor|alu:inst12|Mux1~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux1~5                                                                           ; |processor|alu:inst12|Mux1~5                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][6]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[6]~9                                                                    ; |processor|mux:inst17|mux1_out[6]~9                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~1                                                                    ; |processor|alu:inst12|ShiftRight0~1                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[1]~29                                                                   ; |processor|mux:inst14|mux1_out[1]~29                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~2                                                                    ; |processor|alu:inst12|ShiftRight0~2                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~6                                                                     ; |processor|alu:inst12|ShiftLeft0~6                                                                          ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~3                                                                    ; |processor|alu:inst12|ShiftRight0~3                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux3~0                                                                           ; |processor|alu:inst12|Mux3~0                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT              ; cout             ;
; |processor|alu:inst12|Mux2~0                                                                           ; |processor|alu:inst12|Mux2~0                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux2~1                                                                           ; |processor|alu:inst12|Mux2~1                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT              ; cout             ;
; |processor|alu:inst12|Mux2~2                                                                           ; |processor|alu:inst12|Mux2~2                                                                                ; data_out0        ;
; |processor|alu:inst12|result~21                                                                        ; |processor|alu:inst12|result~21                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux2~3                                                                           ; |processor|alu:inst12|Mux2~3                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~7                                                                     ; |processor|alu:inst12|ShiftLeft0~7                                                                          ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~4                                                                    ; |processor|alu:inst12|ShiftRight0~4                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~8                                                                     ; |processor|alu:inst12|ShiftLeft0~8                                                                          ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~9                                                                     ; |processor|alu:inst12|ShiftLeft0~9                                                                          ; data_out0        ;
; |processor|alu:inst12|result~0                                                                         ; |processor|alu:inst12|result~0                                                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~10                                                                    ; |processor|alu:inst12|ShiftLeft0~10                                                                         ; data_out0        ;
; |processor|mux:inst14|mux1_out[2]~30                                                                   ; |processor|mux:inst14|mux1_out[2]~30                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~11                                                                    ; |processor|alu:inst12|ShiftLeft0~11                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~12                                                                    ; |processor|alu:inst12|ShiftLeft0~12                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux2~4                                                                           ; |processor|alu:inst12|Mux2~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux2~5                                                                           ; |processor|alu:inst12|Mux2~5                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][5]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[5]~10                                                                   ; |processor|mux:inst17|mux1_out[5]~10                                                                        ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~5                                                                    ; |processor|alu:inst12|ShiftRight0~5                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~6                                                                    ; |processor|alu:inst12|ShiftRight0~6                                                                         ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT              ; cout             ;
; |processor|alu:inst12|Mux3~1                                                                           ; |processor|alu:inst12|Mux3~1                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux3~2                                                                           ; |processor|alu:inst12|Mux3~2                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT              ; cout             ;
; |processor|alu:inst12|Mux3~3                                                                           ; |processor|alu:inst12|Mux3~3                                                                                ; data_out0        ;
; |processor|alu:inst12|result~12                                                                        ; |processor|alu:inst12|result~12                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux3~4                                                                           ; |processor|alu:inst12|Mux3~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux3~5                                                                           ; |processor|alu:inst12|Mux3~5                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux3~6                                                                           ; |processor|alu:inst12|Mux3~6                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][4]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[4]~11                                                                   ; |processor|mux:inst17|mux1_out[4]~11                                                                        ; data_out0        ;
; |processor|alu:inst12|result~19                                                                        ; |processor|alu:inst12|result~19                                                                             ; data_out0        ;
; |processor|mux:inst14|mux1_out[3]~31                                                                   ; |processor|mux:inst14|mux1_out[3]~31                                                                        ; data_out0        ;
; |processor|alu:inst12|Mux4~1                                                                           ; |processor|alu:inst12|Mux4~1                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~14                                                                    ; |processor|alu:inst12|ShiftLeft0~14                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~15                                                                    ; |processor|alu:inst12|ShiftLeft0~15                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux4~2                                                                           ; |processor|alu:inst12|Mux4~2                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux7~1                                                                           ; |processor|alu:inst12|Mux7~1                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux7~2                                                                           ; |processor|alu:inst12|Mux7~2                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~3                                                                           ; |processor|alu:inst12|Mux4~3                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~4                                                                           ; |processor|alu:inst12|Mux4~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~5                                                                           ; |processor|alu:inst12|Mux4~5                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~6                                                                           ; |processor|alu:inst12|Mux4~6                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT              ; cout             ;
; |processor|alu:inst12|Mux7~3                                                                           ; |processor|alu:inst12|Mux7~3                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT              ; cout             ;
; |processor|alu:inst12|Mux4~7                                                                           ; |processor|alu:inst12|Mux4~7                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux4~8                                                                           ; |processor|alu:inst12|Mux4~8                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][3]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[3]~12                                                                   ; |processor|mux:inst17|mux1_out[3]~12                                                                        ; data_out0        ;
; |processor|alu:inst12|result~10                                                                        ; |processor|alu:inst12|result~10                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux5~0                                                                           ; |processor|alu:inst12|Mux5~0                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~16                                                                    ; |processor|alu:inst12|ShiftLeft0~16                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~17                                                                    ; |processor|alu:inst12|ShiftLeft0~17                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux5~1                                                                           ; |processor|alu:inst12|Mux5~1                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~7                                                                    ; |processor|alu:inst12|ShiftRight0~7                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux5~2                                                                           ; |processor|alu:inst12|Mux5~2                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux5~3                                                                           ; |processor|alu:inst12|Mux5~3                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT              ; cout             ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT              ; cout             ;
; |processor|alu:inst12|Mux5~4                                                                           ; |processor|alu:inst12|Mux5~4                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux5~5                                                                           ; |processor|alu:inst12|Mux5~5                                                                                ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][2]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[2]~13                                                                   ; |processor|mux:inst17|mux1_out[2]~13                                                                        ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][1]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[1]~14                                                                   ; |processor|mux:inst17|mux1_out[1]~14                                                                        ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][0]                ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]                              ; dataout          ;
; |processor|mux:inst17|mux1_out[0]~15                                                                   ; |processor|mux:inst17|mux1_out[0]~15                                                                        ; data_out0        ;
; |processor|mux:inst17|mux1_out[0]~16                                                                   ; |processor|mux:inst17|mux1_out[0]~16                                                                        ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                                 ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                                      ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                 ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                      ; data_out0        ;
; |processor|controller:inst3|MemWrite                                                                   ; |processor|controller:inst3|MemWrite                                                                        ; data_out0        ;
; |processor|alu:inst12|Equal0~4                                                                         ; |processor|alu:inst12|Equal0~9                                                                              ; cascout          ;
; |processor|alu:inst12|Equal0~6                                                                         ; |processor|alu:inst12|Equal0~6                                                                              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT         ; cout             ;
; |processor|alu:inst12|ShiftLeft0~27                                                                    ; |processor|alu:inst12|ShiftLeft0~27                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~28                                                                    ; |processor|alu:inst12|ShiftLeft0~28                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~29                                                                    ; |processor|alu:inst12|ShiftLeft0~63                                                                         ; cascout          ;
; |processor|alu:inst12|ShiftLeft0~30                                                                    ; |processor|alu:inst12|ShiftLeft0~30                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~39                                                                    ; |processor|alu:inst12|ShiftLeft0~39                                                                         ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[8]                                                                      ; |processor|Clock1Hz:inst21|cnt[8]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[9]                                                                      ; |processor|Clock1Hz:inst21|cnt[9]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[7]                                                                      ; |processor|Clock1Hz:inst21|cnt[7]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[6]                                                                      ; |processor|Clock1Hz:inst21|cnt[6]                                                                           ; data_out0        ;
; |processor|Clock1Hz:inst21|Equal0~6                                                                    ; |processor|Clock1Hz:inst21|Equal0~13                                                                        ; cascout          ;
; |processor|Clock1Hz:inst21|cnt[13]                                                                     ; |processor|Clock1Hz:inst21|cnt[13]                                                                          ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[12]                                                                     ; |processor|Clock1Hz:inst21|cnt[12]                                                                          ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[11]                                                                     ; |processor|Clock1Hz:inst21|cnt[11]                                                                          ; data_out0        ;
; |processor|Clock1Hz:inst21|cnt[10]                                                                     ; |processor|Clock1Hz:inst21|cnt[10]                                                                          ; data_out0        ;
; |processor|Clock1Hz:inst21|Equal0~8                                                                    ; |processor|Clock1Hz:inst21|Equal0~8                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~32                                                                    ; |processor|alu:inst12|ShiftLeft0~67                                                                         ; cascout          ;
; |processor|alu:inst12|ShiftLeft0~40                                                                    ; |processor|alu:inst12|ShiftLeft0~40                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~34                                                                    ; |processor|alu:inst12|ShiftLeft0~34                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~35                                                                    ; |processor|alu:inst12|ShiftLeft0~71                                                                         ; cascout          ;
; |processor|alu:inst12|ShiftLeft0~41                                                                    ; |processor|alu:inst12|ShiftLeft0~41                                                                         ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT              ; cout             ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT              ; cout             ;
; |processor|alu:inst12|result~17                                                                        ; |processor|alu:inst12|result~17                                                                             ; data_out0        ;
; |processor|alu:inst12|Mux6~4                                                                           ; |processor|alu:inst12|Mux6~4                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~37                                                                    ; |processor|alu:inst12|ShiftLeft0~37                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux6~5                                                                           ; |processor|alu:inst12|Mux6~5                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux6~6                                                                           ; |processor|alu:inst12|Mux6~6                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux6~7                                                                           ; |processor|alu:inst12|Mux6~15                                                                               ; cascout          ;
; |processor|alu:inst12|Mux7~8                                                                           ; |processor|alu:inst12|Mux7~8                                                                                ; data_out0        ;
; |processor|alu:inst12|Mux6~9                                                                           ; |processor|alu:inst12|Mux6~9                                                                                ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]              ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT              ; cout             ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]              ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT              ; cout             ;
; |processor|alu:inst12|result~8                                                                         ; |processor|alu:inst12|result~8                                                                              ; data_out0        ;
; |processor|alu:inst12|Mux7~9                                                                           ; |processor|alu:inst12|Mux7~9                                                                                ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~38                                                                    ; |processor|alu:inst12|ShiftLeft0~38                                                                         ; data_out0        ;
; |processor|alu:inst12|Mux7~10                                                                          ; |processor|alu:inst12|Mux7~10                                                                               ; data_out0        ;
; |processor|alu:inst12|Mux7~11                                                                          ; |processor|alu:inst12|Mux7~11                                                                               ; data_out0        ;
; |processor|alu:inst12|Mux7~12                                                                          ; |processor|alu:inst12|Mux7~25                                                                               ; cascout          ;
; |processor|alu:inst12|ShiftRight0~9                                                                    ; |processor|alu:inst12|ShiftRight0~9                                                                         ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~10                                                                   ; |processor|alu:inst12|ShiftRight0~10                                                                        ; data_out0        ;
; |processor|alu:inst12|Mux7~14                                                                          ; |processor|alu:inst12|Mux7~14                                                                               ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]              ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]         ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT         ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]             ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT        ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]             ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT        ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]             ; data_out0        ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]        ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT        ; cout             ;
; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                           ; |processor|Clock1Hz:inst21|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                                ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~14                                                                   ; |processor|alu:inst12|ShiftRight0~29                                                                        ; cascout          ;
; |processor|alu:inst12|ShiftRight0~16                                                                   ; |processor|alu:inst12|ShiftRight0~16                                                                        ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~0              ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~0                   ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~1              ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~1                   ; data_out0        ;
; |processor|~GND                                                                                        ; |processor|~GND                                                                                             ; data_out0        ;
; |processor|pc[7]                                                                                       ; |processor|pc[7]                                                                                            ; padio            ;
; |processor|pc[6]                                                                                       ; |processor|pc[6]                                                                                            ; padio            ;
; |processor|pc[5]                                                                                       ; |processor|pc[5]                                                                                            ; padio            ;
; |processor|pc[4]                                                                                       ; |processor|pc[4]                                                                                            ; padio            ;
; |processor|pc[3]                                                                                       ; |processor|pc[3]                                                                                            ; padio            ;
; |processor|pc[2]                                                                                       ; |processor|pc[2]                                                                                            ; padio            ;
; |processor|pc[1]                                                                                       ; |processor|pc[1]                                                                                            ; padio            ;
; |processor|pc[0]                                                                                       ; |processor|pc[0]                                                                                            ; padio            ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 11 23:26:54 2012
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Processor -c Processor
Info: Using vector source file "C:/Users/Paul/Documents/GitHub/Processor/Processor.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       2.93 %
Info: Number of transitions in simulation is 94
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Tue Dec 11 23:26:54 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


