Test case 635

Optimisations:
  Iverilog: 
  Verilator: -fno-func-opt-balance-cat -O3
  CXXRTL: -O3
  CXXSLG: -O1
  Xcelium: 
  CXXRTL_Yosys: -O1
  CXXSLG_SV2V: -O2

Inputs:
  inj_data_in_1755398284286_350 = 0
  inj_sel_in_1755398284286_669 = 0
  rst = 0
  bus_in = d8c63230
  clk = 0

Mismatched outputs:
  bus_out:
    Verilator=00110000000000001100011011011000
    Iverilog=00110000001100101100011011011000
    CXXRTL=00110000001100101100011011011000
    CXXRTL_Yosys=00110000001100101100011011011000
    CXXSLG=00110000001100101100011011011000
    CXXSLG_SV2V=00110000001100101100011011011000
    Xcelium=00110000001100101100011011011000
