Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Desktop/cs-m152a/lab_4/DDR/top_tb_isim_beh.exe -prj C:/Users/152/Desktop/cs-m152a/lab_4/DDR/top_tb_beh.prj work.top_tb work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/vga.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/top.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/top_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/top.v" Line 29: Port pixel_x is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 121096 KB
Fuse CPU Usage: 295 ms
Compiling module vga
Compiling module top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/152/Desktop/cs-m152a/lab_4/DDR/top_tb_isim_beh.exe
Fuse Memory Usage: 124664 KB
Fuse CPU Usage: 374 ms
