// Generated by CIRCT firtool-1.62.0
module DCache(
  input         clock,
                reset,
  input  [31:0] io_addr_RF,
  input  [4:0]  io_mem_type_RF,
  input  [31:0] io_wdata_RF,
  input         io_store_cmt_RF,
  input  [4:0]  io_rob_index_EX,
  input  [31:0] io_paddr_EX,
  input         io_uncache_EX,
  output        io_cache_miss_MEM_3,
                io_cache_miss_MEM_4,
  output [31:0] io_rdata_MEM,
  output        io_cache_miss_iq_0,
                io_cache_miss_iq_1,
                io_cache_miss_iq_2,
  input  [4:0]  io_rob_index_CMT,
  input         io_cacop_en,
  input  [1:0]  io_cacop_op,
  input         io_flush,
  output [31:0] io_d_araddr,
  output        io_d_rvalid,
  input         io_d_rready,
  input  [31:0] io_d_rdata,
  input         io_d_rlast,
  output [2:0]  io_d_rsize,
  output [7:0]  io_d_rlen,
  output [31:0] io_d_awaddr,
                io_d_wdata,
  output        io_d_wvalid,
  input         io_d_wready,
  output        io_d_wlast,
  output [3:0]  io_d_wstrb,
  output [2:0]  io_d_wsize,
  output [7:0]  io_d_wlen,
  input         io_d_bvalid,
  output        io_d_bready,
                io_commit_dcache_visit,
                io_commit_dcache_miss
);

  wire            w_finish;
  wire            addr_sel;
  wire            data_sel;
  wire [4:0]      _xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_1_addra;
  wire [255:0]    _xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_1_doutb;
  wire [4:0]      _xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_addra;
  wire [255:0]    _xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_doutb;
  wire [4:0]      _xilinx_simple_dual_port_1_clock_ram_no_change_1_addra;
  wire            _xilinx_simple_dual_port_1_clock_ram_no_change_1_wea;
  wire [22:0]     _xilinx_simple_dual_port_1_clock_ram_no_change_1_doutb;
  wire [4:0]      _xilinx_simple_dual_port_1_clock_ram_no_change_addra;
  wire            _xilinx_simple_dual_port_1_clock_ram_no_change_wea;
  wire [22:0]     _xilinx_simple_dual_port_1_clock_ram_no_change_doutb;
  reg  [31:0]     addr_RF_EX;
  reg  [4:0]      mem_type_RF_EX;
  reg  [31:0]     wdata_RF_EX;
  reg             flush_RF_EX;
  reg             store_cmt_RF_EX;
  reg             cacop_en_RF_EX;
  reg  [1:0]      cacop_op_RF_EX;
  reg  [31:0]     paddr_EX_MEM;
  reg  [4:0]      mem_type_EX_MEM;
  reg  [31:0]     wdata_EX_MEM;
  reg  [1:0]      hit_EX_MEM_0;
  reg  [1:0]      hit_EX_MEM_1;
  reg  [1:0]      hit_EX_MEM_2;
  reg  [1:0]      hit_EX_MEM_3;
  reg  [1:0]      hit_EX_MEM_4;
  reg  [21:0]     tag_r_EX_MEM_0;
  reg  [21:0]     tag_r_EX_MEM_1;
  reg             flush_EX_MEM;
  reg  [255:0]    data_r_EX_MEM_0;
  reg  [255:0]    data_r_EX_MEM_1;
  reg  [4:0]      mem_type_EX_MEM_backup_0;
  reg  [4:0]      mem_type_EX_MEM_backup_1;
  reg  [4:0]      mem_type_EX_MEM_backup_2;
  reg  [4:0]      mem_type_EX_MEM_backup_3;
  reg  [4:0]      mem_type_EX_MEM_backup_4;
  reg             uncache_EX_MEM;
  reg  [4:0]      rob_index_EX_MEM;
  reg             cacop_en_EX_MEM;
  reg  [1:0]      cacop_op_EX_MEM;
  reg             lrumem_0;
  reg             lrumem_1;
  reg             lrumem_2;
  reg             lrumem_3;
  reg             lrumem_4;
  reg             lrumem_5;
  reg             lrumem_6;
  reg             lrumem_7;
  reg             lrumem_8;
  reg             lrumem_9;
  reg             lrumem_10;
  reg             lrumem_11;
  reg             lrumem_12;
  reg             lrumem_13;
  reg             lrumem_14;
  reg             lrumem_15;
  reg             lrumem_16;
  reg             lrumem_17;
  reg             lrumem_18;
  reg             lrumem_19;
  reg             lrumem_20;
  reg             lrumem_21;
  reg             lrumem_22;
  reg             lrumem_23;
  reg             lrumem_24;
  reg             lrumem_25;
  reg             lrumem_26;
  reg             lrumem_27;
  reg             lrumem_28;
  reg             lrumem_29;
  reg             lrumem_30;
  reg             lrumem_31;
  reg  [255:0]    rbuf;
  reg  [287:0]    wbuf;
  reg             dt_0_0;
  reg             dt_0_1;
  reg             dt_0_2;
  reg             dt_0_3;
  reg             dt_0_4;
  reg             dt_0_5;
  reg             dt_0_6;
  reg             dt_0_7;
  reg             dt_0_8;
  reg             dt_0_9;
  reg             dt_0_10;
  reg             dt_0_11;
  reg             dt_0_12;
  reg             dt_0_13;
  reg             dt_0_14;
  reg             dt_0_15;
  reg             dt_0_16;
  reg             dt_0_17;
  reg             dt_0_18;
  reg             dt_0_19;
  reg             dt_0_20;
  reg             dt_0_21;
  reg             dt_0_22;
  reg             dt_0_23;
  reg             dt_0_24;
  reg             dt_0_25;
  reg             dt_0_26;
  reg             dt_0_27;
  reg             dt_0_28;
  reg             dt_0_29;
  reg             dt_0_30;
  reg             dt_0_31;
  reg             dt_1_0;
  reg             dt_1_1;
  reg             dt_1_2;
  reg             dt_1_3;
  reg             dt_1_4;
  reg             dt_1_5;
  reg             dt_1_6;
  reg             dt_1_7;
  reg             dt_1_8;
  reg             dt_1_9;
  reg             dt_1_10;
  reg             dt_1_11;
  reg             dt_1_12;
  reg             dt_1_13;
  reg             dt_1_14;
  reg             dt_1_15;
  reg             dt_1_16;
  reg             dt_1_17;
  reg             dt_1_18;
  reg             dt_1_19;
  reg             dt_1_20;
  reg             dt_1_21;
  reg             dt_1_22;
  reg             dt_1_23;
  reg             dt_1_24;
  reg             dt_1_25;
  reg             dt_1_26;
  reg             dt_1_27;
  reg             dt_1_28;
  reg             dt_1_29;
  reg             dt_1_30;
  reg             dt_1_31;
  wire [4:0]      tagmem_0_addrb = addr_sel ? addr_RF_EX[9:5] : io_addr_RF[9:5];
  wire [22:0]     _tagmem_1_dina_T = {1'h1, paddr_EX_MEM[31:10]};
  wire [22:0]     tagmem_0_dina = cacop_en_EX_MEM ? 23'h0 : _tagmem_1_dina_T;
  wire [4:0]      tagmem_1_addrb = addr_sel ? addr_RF_EX[9:5] : io_addr_RF[9:5];
  wire [22:0]     tagmem_1_dina = cacop_en_EX_MEM ? 23'h0 : _tagmem_1_dina_T;
  wire [4:0]      datamem_0_addrb = addr_sel ? addr_RF_EX[9:5] : io_addr_RF[9:5];
  wire [4:0]      datamem_1_addrb = addr_sel ? addr_RF_EX[9:5] : io_addr_RF[9:5];
  wire            cacop_way_MEM = cacop_op_EX_MEM[1] ? hit_EX_MEM_1[1] : paddr_EX_MEM[0];
  wire            cacop_exec_MEM = ~(cacop_op_EX_MEM[1]) | (|hit_EX_MEM_0);
  wire [255:0]    _GEN = hit_EX_MEM_0[1] ? data_r_EX_MEM_1 : data_r_EX_MEM_0;
  wire [255:0]    _GEN_0 = {248'h0, paddr_EX_MEM[4:0], 3'h0};
  wire [255:0]    _data_frommem_T = _GEN >> _GEN_0;
  wire [255:0]    _data_frombuf_T_1 = rbuf >> _GEN_0;
  wire [31:0]     data_frombuf = uncache_EX_MEM ? rbuf[255:224] : _data_frombuf_T_1[31:0];
  wire [31:0]     data_read = data_sel ? data_frombuf : _data_frommem_T[31:0];
  wire [3:0]      _GEN_1 = {2'h0, mem_type_EX_MEM[1:0]};
  wire [127:0]    _read_mask_T = 128'h1 << {121'h0, 4'h1 << _GEN_1, 3'h0};
  wire [31:0]     _read_mask_T_2 = 32'(_read_mask_T[31:0] - 32'h1);
  wire [510:0]    _GEN_2 = {503'h0, paddr_EX_MEM[4:0], 3'h0};
  wire [510:0]    _w_mask_T_2 = {479'h0, _read_mask_T_2} << _GEN_2;
  wire [255:0]    w_mask = mem_type_EX_MEM[3] ? 256'h0 : _w_mask_T_2[255:0];
  wire [510:0]    refill_temp = {479'h0, wdata_EX_MEM} << _GEN_2;
  wire [255:0]    datamem_1_dina = w_mask & refill_temp[255:0] | ~w_mask & rbuf;
  wire [31:0]     wmask_byte =
    {w_mask[248],
     w_mask[240],
     w_mask[232],
     w_mask[224],
     w_mask[216],
     w_mask[208],
     w_mask[200],
     w_mask[192],
     w_mask[184],
     w_mask[176],
     w_mask[168],
     w_mask[160],
     w_mask[152],
     w_mask[144],
     w_mask[136],
     w_mask[128],
     w_mask[120],
     w_mask[112],
     w_mask[104],
     w_mask[96],
     w_mask[88],
     w_mask[80],
     w_mask[72],
     w_mask[64],
     w_mask[56],
     w_mask[48],
     w_mask[40],
     w_mask[32],
     w_mask[24],
     w_mask[16],
     w_mask[8],
     w_mask[0]};
  wire [31:0]     _GEN_3 =
    {{lrumem_31},
     {lrumem_30},
     {lrumem_29},
     {lrumem_28},
     {lrumem_27},
     {lrumem_26},
     {lrumem_25},
     {lrumem_24},
     {lrumem_23},
     {lrumem_22},
     {lrumem_21},
     {lrumem_20},
     {lrumem_19},
     {lrumem_18},
     {lrumem_17},
     {lrumem_16},
     {lrumem_15},
     {lrumem_14},
     {lrumem_13},
     {lrumem_12},
     {lrumem_11},
     {lrumem_10},
     {lrumem_9},
     {lrumem_8},
     {lrumem_7},
     {lrumem_6},
     {lrumem_5},
     {lrumem_4},
     {lrumem_3},
     {lrumem_2},
     {lrumem_1},
     {lrumem_0}};
  wire            _GEN_4 = _GEN_3[paddr_EX_MEM[9:5]];
  reg  [2:0]      cs;
  reg  [2:0]      cs_backup_3;
  reg  [2:0]      cs_backup_4;
  wire            _GEN_5 = cs == 3'h0;
  assign data_sel =
    ~_GEN_5 | cacop_en_EX_MEM | ~(|(mem_type_EX_MEM[4:3])) | uncache_EX_MEM;
  wire            _data_we_T_1 = mem_type_EX_MEM[4] & (|hit_EX_MEM_1);
  wire [31:0]     _GEN_6 =
    cacop_en_EX_MEM | ~(|(mem_type_EX_MEM[4:3])) | uncache_EX_MEM
    | ~(~(hit_EX_MEM_2[1]) & _data_we_T_1)
      ? 32'h0
      : wmask_byte;
  wire [31:0]     _GEN_7 =
    cacop_en_EX_MEM | ~(|(mem_type_EX_MEM[4:3])) | uncache_EX_MEM
    | ~(hit_EX_MEM_2[1] & _data_we_T_1)
      ? 32'h0
      : wmask_byte;
  wire            _GEN_8 =
    cacop_en_EX_MEM ? cacop_exec_MEM : (|(mem_type_EX_MEM[4:3])) & uncache_EX_MEM;
  wire            _GEN_9 = cs == 3'h1;
  wire            _GEN_10 = cs == 3'h2;
  wire            tag_index = cacop_en_EX_MEM ? cacop_way_MEM : _GEN_4;
  wire            _GEN_11 = _GEN_5 | _GEN_9;
  wire            lru_miss_upd = ~_GEN_11 & _GEN_10 & ~cacop_en_EX_MEM;
  wire [31:0]     _GEN_12 =
    _GEN_9 | ~(_GEN_10 & ~_GEN_4) | cacop_en_EX_MEM ? 32'h0 : 32'hFFFFFFFF;
  wire [31:0]     data_we_0 = _GEN_5 ? _GEN_6 : _GEN_12;
  wire [31:0]     _GEN_13 =
    _GEN_9 | ~(_GEN_10 & _GEN_4) | cacop_en_EX_MEM ? 32'h0 : 32'hFFFFFFFF;
  wire [31:0]     data_we_1 = _GEN_5 ? _GEN_7 : _GEN_13;
  wire            dt_cln = ~_GEN_11 & _GEN_10 & (mem_type_EX_MEM[3] | cacop_en_EX_MEM);
  wire            _GEN_14 = cs == 3'h3;
  wire            _GEN_15 = cs == 3'h4;
  wire            _GEN_16 = _GEN_14 ? ~w_finish : _GEN_15 & ~flush_EX_MEM;
  wire            _GEN_17 = _GEN_9 | _GEN_10;
  assign addr_sel = _GEN_5 ? _GEN_8 : _GEN_17 | _GEN_16;
  wire            _GEN_18 =
    cacop_en_EX_MEM
      ? cacop_exec_MEM
      : (|(mem_type_EX_MEM_backup_3[4:3])) & (uncache_EX_MEM | ~(|hit_EX_MEM_3));
  wire            _GEN_19 =
    cs_backup_3 == 3'h3 ? ~w_finish : cs_backup_3 == 3'h4 & ~flush_EX_MEM;
  wire            _GEN_20 =
    cacop_en_EX_MEM
      ? cacop_exec_MEM
      : (|(mem_type_EX_MEM_backup_4[4:3])) & (uncache_EX_MEM | ~(|hit_EX_MEM_4));
  wire            _GEN_21 =
    cs_backup_4 == 3'h3 ? ~w_finish : cs_backup_4 == 3'h4 & ~flush_EX_MEM;
  wire            cache_miss_4 =
    cs_backup_4 == 3'h0 ? _GEN_20 : cs_backup_4 == 3'h1 | cs_backup_4 == 3'h2 | _GEN_21;
  reg  [7:0]      w_count;
  wire [2:0]      w_num = uncache_EX_MEM ? 3'h0 : 3'h7;
  wire [7:0]      io_d_wlen_0 = {5'h0, w_num};
  reg  [1:0]      wcs;
  wire            _GEN_22 = wcs == 2'h0;
  wire            _GEN_23 = wcs == 2'h1;
  wire            d_wvalid = ~_GEN_22 & _GEN_23 & w_count != 8'hFF;
  assign w_finish = ~(_GEN_22 | _GEN_23) & wcs == 2'h2;
  wire [1:0]      _io_d_rsize_T_1 = uncache_EX_MEM ? mem_type_EX_MEM[1:0] : 2'h2;
  wire [15:0]     _io_d_wstrb_T_2 = 16'h1 << (4'h1 << _GEN_1);
  wire [1:0]      _io_d_wsize_T_1 = uncache_EX_MEM ? mem_type_EX_MEM[1:0] : 2'h2;
  wire            uncache_EX = ~store_cmt_RF_EX & (flush_RF_EX | io_uncache_EX);
  wire [21:0]     tag_EX = store_cmt_RF_EX ? addr_RF_EX[31:10] : io_paddr_EX[31:10];
  wire [1:0]      hit_EX =
    {_xilinx_simple_dual_port_1_clock_ram_no_change_1_doutb[22]
       & (_xilinx_simple_dual_port_1_clock_ram_no_change_1_doutb[21:0] ^ tag_EX) == 22'h0,
     _xilinx_simple_dual_port_1_clock_ram_no_change_doutb[22]
       & (_xilinx_simple_dual_port_1_clock_ram_no_change_doutb[21:0] ^ tag_EX) == 22'h0};
  wire [21:0]     _GEN_24 = _GEN_4 ? tag_r_EX_MEM_1 : tag_r_EX_MEM_0;
  wire [255:0]    _GEN_25 = _GEN_4 ? data_r_EX_MEM_1 : data_r_EX_MEM_0;
  wire [287:0]    _GEN_26 =
    uncache_EX_MEM
      ? {224'h0, wdata_EX_MEM, paddr_EX_MEM}
      : {_GEN_25, _GEN_24, paddr_EX_MEM[9:5], 5'h0};
  wire            cmem_wb_idx = cacop_op_EX_MEM[1] ? hit_EX_MEM_3[1] : paddr_EX_MEM[0];
  wire [255:0]    _GEN_27 = cmem_wb_idx ? data_r_EX_MEM_1 : data_r_EX_MEM_0;
  wire            write_way = (|hit_EX_MEM_2) ? hit_EX_MEM_2[1] : _GEN_4;
  wire            _GEN_28 = paddr_EX_MEM[9:5] == 5'h0;
  wire            _GEN_29 = paddr_EX_MEM[9:5] == 5'h1;
  wire            _GEN_30 = paddr_EX_MEM[9:5] == 5'h2;
  wire            _GEN_31 = paddr_EX_MEM[9:5] == 5'h3;
  wire            _GEN_32 = paddr_EX_MEM[9:5] == 5'h4;
  wire            _GEN_33 = paddr_EX_MEM[9:5] == 5'h5;
  wire            _GEN_34 = paddr_EX_MEM[9:5] == 5'h6;
  wire            _GEN_35 = paddr_EX_MEM[9:5] == 5'h7;
  wire            _GEN_36 = paddr_EX_MEM[9:5] == 5'h8;
  wire            _GEN_37 = paddr_EX_MEM[9:5] == 5'h9;
  wire            _GEN_38 = paddr_EX_MEM[9:5] == 5'hA;
  wire            _GEN_39 = paddr_EX_MEM[9:5] == 5'hB;
  wire            _GEN_40 = paddr_EX_MEM[9:5] == 5'hC;
  wire            _GEN_41 = paddr_EX_MEM[9:5] == 5'hD;
  wire            _GEN_42 = paddr_EX_MEM[9:5] == 5'hE;
  wire            _GEN_43 = paddr_EX_MEM[9:5] == 5'hF;
  wire            _GEN_44 = paddr_EX_MEM[9:5] == 5'h10;
  wire            _GEN_45 = paddr_EX_MEM[9:5] == 5'h11;
  wire            _GEN_46 = paddr_EX_MEM[9:5] == 5'h12;
  wire            _GEN_47 = paddr_EX_MEM[9:5] == 5'h13;
  wire            _GEN_48 = paddr_EX_MEM[9:5] == 5'h14;
  wire            _GEN_49 = paddr_EX_MEM[9:5] == 5'h15;
  wire            _GEN_50 = paddr_EX_MEM[9:5] == 5'h16;
  wire            _GEN_51 = paddr_EX_MEM[9:5] == 5'h17;
  wire            _GEN_52 = paddr_EX_MEM[9:5] == 5'h18;
  wire            _GEN_53 = paddr_EX_MEM[9:5] == 5'h19;
  wire            _GEN_54 = paddr_EX_MEM[9:5] == 5'h1A;
  wire            _GEN_55 = paddr_EX_MEM[9:5] == 5'h1B;
  wire            _GEN_56 = paddr_EX_MEM[9:5] == 5'h1C;
  wire            _GEN_57 = paddr_EX_MEM[9:5] == 5'h1D;
  wire            _GEN_58 = paddr_EX_MEM[9:5] == 5'h1E;
  wire            confirm_exec = io_rob_index_CMT == rob_index_EX_MEM;
  wire            _GEN_59 = _GEN_9 | _GEN_10 | _GEN_14;
  wire            _GEN_60 =
    cacop_en_EX_MEM
      ? cacop_exec_MEM
      : (|(mem_type_EX_MEM[4:3])) & ~uncache_EX_MEM & ~(|hit_EX_MEM_3);
  wire            wfsm_en =
    _GEN_5 ? _GEN_60 : ~_GEN_59 & _GEN_15 & confirm_exec & ~flush_EX_MEM;
  wire [31:0]     _GEN_61 =
    _GEN_4
      ? {{dt_1_31},
         {dt_1_30},
         {dt_1_29},
         {dt_1_28},
         {dt_1_27},
         {dt_1_26},
         {dt_1_25},
         {dt_1_24},
         {dt_1_23},
         {dt_1_22},
         {dt_1_21},
         {dt_1_20},
         {dt_1_19},
         {dt_1_18},
         {dt_1_17},
         {dt_1_16},
         {dt_1_15},
         {dt_1_14},
         {dt_1_13},
         {dt_1_12},
         {dt_1_11},
         {dt_1_10},
         {dt_1_9},
         {dt_1_8},
         {dt_1_7},
         {dt_1_6},
         {dt_1_5},
         {dt_1_4},
         {dt_1_3},
         {dt_1_2},
         {dt_1_1},
         {dt_1_0}}
      : {{dt_0_31},
         {dt_0_30},
         {dt_0_29},
         {dt_0_28},
         {dt_0_27},
         {dt_0_26},
         {dt_0_25},
         {dt_0_24},
         {dt_0_23},
         {dt_0_22},
         {dt_0_21},
         {dt_0_20},
         {dt_0_19},
         {dt_0_18},
         {dt_0_17},
         {dt_0_16},
         {dt_0_15},
         {dt_0_14},
         {dt_0_13},
         {dt_0_12},
         {dt_0_11},
         {dt_0_10},
         {dt_0_9},
         {dt_0_8},
         {dt_0_7},
         {dt_0_6},
         {dt_0_5},
         {dt_0_4},
         {dt_0_3},
         {dt_0_2},
         {dt_0_1},
         {dt_0_0}};
  wire            _GEN_62 = _GEN_61[paddr_EX_MEM[9:5]];
  wire            _GEN_63 =
    cacop_en_EX_MEM
      ? cacop_exec_MEM
      : (|(mem_type_EX_MEM[4:3])) & ~uncache_EX_MEM & ~(|hit_EX_MEM_2);
  wire            wbuf_we =
    _GEN_5 ? _GEN_63 : ~_GEN_59 & _GEN_15 & confirm_exec & ~flush_EX_MEM;
  wire            dt_we =
    _GEN_5
      ? ~cacop_en_EX_MEM & (|(mem_type_EX_MEM[4:3])) & ~uncache_EX_MEM
        & mem_type_EX_MEM[4]
      : ~_GEN_9 & _GEN_10 & mem_type_EX_MEM[4];
  wire [2:0]      _cs_T_9 = confirm_exec ? {1'h0, mem_type_EX_MEM[4], 1'h1} : 3'h4;
  wire [2:0]      _cs_T_10 = flush_EX_MEM ? 3'h0 : _cs_T_9;
  wire [2:0]      _cs_T_5 = w_finish ? 3'h0 : 3'h3;
  wire [2:0]      _cs_T_4 = io_d_rready & io_d_rlast ? {2'h1, uncache_EX_MEM} : 3'h1;
  wire [2:0]      _GEN_64 = uncache_EX_MEM ? 3'h4 : {2'h0, ~(|hit_EX_MEM_0)};
  wire [2:0]      _GEN_65 = (|(mem_type_EX_MEM[4:3])) ? _GEN_64 : cs;
  wire [2:0]      _GEN_66 = cacop_en_EX_MEM ? {1'h0, cacop_exec_MEM, 1'h0} : _GEN_65;
  wire [7:0][2:0] _GEN_67 =
    {{cs}, {cs}, {cs}, {_cs_T_10}, {_cs_T_5}, {3'h3}, {_cs_T_4}, {_GEN_66}};
  wire [2:0]      _cs_backup_3_T_9 =
    io_rob_index_CMT == rob_index_EX_MEM ? {1'h0, mem_type_EX_MEM[4], 1'h1} : 3'h4;
  wire [2:0]      _cs_backup_3_T_10 = flush_EX_MEM ? 3'h0 : _cs_backup_3_T_9;
  wire [2:0]      _cs_backup_3_T_5 = w_finish ? 3'h0 : 3'h3;
  wire [2:0]      _cs_backup_3_T_4 =
    io_d_rready & io_d_rlast ? {2'h1, uncache_EX_MEM} : 3'h1;
  wire [2:0]      _GEN_68 = uncache_EX_MEM ? 3'h4 : {2'h0, ~(|hit_EX_MEM_3)};
  wire [2:0]      _GEN_69 = (|(mem_type_EX_MEM_backup_3[4:3])) ? _GEN_68 : cs_backup_3;
  wire [2:0]      _GEN_70 = cacop_en_EX_MEM ? {1'h0, cacop_exec_MEM, 1'h0} : _GEN_69;
  wire [7:0][2:0] _GEN_71 =
    {{cs_backup_3},
     {cs_backup_3},
     {cs_backup_3},
     {_cs_backup_3_T_10},
     {_cs_backup_3_T_5},
     {3'h3},
     {_cs_backup_3_T_4},
     {_GEN_70}};
  wire [2:0]      _cs_backup_4_T_9 =
    io_rob_index_CMT == rob_index_EX_MEM ? {1'h0, mem_type_EX_MEM[4], 1'h1} : 3'h4;
  wire [2:0]      _cs_backup_4_T_10 = flush_EX_MEM ? 3'h0 : _cs_backup_4_T_9;
  wire [2:0]      _cs_backup_4_T_5 = w_finish ? 3'h0 : 3'h3;
  wire [2:0]      _cs_backup_4_T_4 =
    io_d_rready & io_d_rlast ? {2'h1, uncache_EX_MEM} : 3'h1;
  wire [2:0]      _GEN_72 = uncache_EX_MEM ? 3'h4 : {2'h0, ~(|hit_EX_MEM_4)};
  wire [2:0]      _GEN_73 = (|(mem_type_EX_MEM_backup_4[4:3])) ? _GEN_72 : cs_backup_4;
  wire [2:0]      _GEN_74 = cacop_en_EX_MEM ? {1'h0, cacop_exec_MEM, 1'h0} : _GEN_73;
  wire [7:0][2:0] _GEN_75 =
    {{cs_backup_4},
     {cs_backup_4},
     {cs_backup_4},
     {_cs_backup_4_T_10},
     {_cs_backup_4_T_5},
     {3'h3},
     {_cs_backup_4_T_4},
     {_GEN_74}};
  wire [1:0]      _wcs_T_6 = io_d_bvalid ? 2'h2 : 2'h1;
  wire            _GEN_76 = uncache_EX_MEM ? mem_type_EX_MEM[4] : _GEN_62;
  wire [1:0]      _GEN_77 = _GEN_76 ? 2'h1 : 2'h2;
  wire [1:0]      _wcs_T_2 = cacop_op_EX_MEM == 2'h0 | ~_GEN_62 ? 2'h2 : 2'h1;
  wire [1:0]      _GEN_78 = cacop_en_EX_MEM ? _wcs_T_2 : _GEN_77;
  wire [1:0]      _GEN_79 = wfsm_en ? _GEN_78 : wcs;
  wire [3:0][1:0] _GEN_80 =
    {{wcs},
     {{~(~(_GEN_5 | _GEN_17) & (_GEN_14 | _GEN_15 & flush_EX_MEM)), 1'h0}},
     {_wcs_T_6},
     {_GEN_79}};
  always @(posedge clock) begin
    if (reset) begin
      addr_RF_EX <= 32'h0;
      mem_type_RF_EX <= 5'h0;
      wdata_RF_EX <= 32'h0;
      flush_RF_EX <= 1'h0;
      store_cmt_RF_EX <= 1'h0;
      cacop_en_RF_EX <= 1'h0;
      cacop_op_RF_EX <= 2'h0;
      paddr_EX_MEM <= 32'h0;
      mem_type_EX_MEM <= 5'h0;
      wdata_EX_MEM <= 32'h0;
      hit_EX_MEM_0 <= 2'h0;
      hit_EX_MEM_1 <= 2'h0;
      hit_EX_MEM_2 <= 2'h0;
      hit_EX_MEM_3 <= 2'h0;
      hit_EX_MEM_4 <= 2'h0;
      tag_r_EX_MEM_0 <= 22'h0;
      tag_r_EX_MEM_1 <= 22'h0;
      flush_EX_MEM <= 1'h0;
      data_r_EX_MEM_0 <= 256'h0;
      data_r_EX_MEM_1 <= 256'h0;
      mem_type_EX_MEM_backup_0 <= 5'h0;
      mem_type_EX_MEM_backup_1 <= 5'h0;
      mem_type_EX_MEM_backup_2 <= 5'h0;
      mem_type_EX_MEM_backup_3 <= 5'h0;
      mem_type_EX_MEM_backup_4 <= 5'h0;
      uncache_EX_MEM <= 1'h0;
      rob_index_EX_MEM <= 5'h0;
      cacop_en_EX_MEM <= 1'h0;
      cacop_op_EX_MEM <= 2'h0;
      lrumem_0 <= 1'h0;
      lrumem_1 <= 1'h0;
      lrumem_2 <= 1'h0;
      lrumem_3 <= 1'h0;
      lrumem_4 <= 1'h0;
      lrumem_5 <= 1'h0;
      lrumem_6 <= 1'h0;
      lrumem_7 <= 1'h0;
      lrumem_8 <= 1'h0;
      lrumem_9 <= 1'h0;
      lrumem_10 <= 1'h0;
      lrumem_11 <= 1'h0;
      lrumem_12 <= 1'h0;
      lrumem_13 <= 1'h0;
      lrumem_14 <= 1'h0;
      lrumem_15 <= 1'h0;
      lrumem_16 <= 1'h0;
      lrumem_17 <= 1'h0;
      lrumem_18 <= 1'h0;
      lrumem_19 <= 1'h0;
      lrumem_20 <= 1'h0;
      lrumem_21 <= 1'h0;
      lrumem_22 <= 1'h0;
      lrumem_23 <= 1'h0;
      lrumem_24 <= 1'h0;
      lrumem_25 <= 1'h0;
      lrumem_26 <= 1'h0;
      lrumem_27 <= 1'h0;
      lrumem_28 <= 1'h0;
      lrumem_29 <= 1'h0;
      lrumem_30 <= 1'h0;
      lrumem_31 <= 1'h0;
      rbuf <= 256'h0;
      wbuf <= 288'h0;
      dt_0_0 <= 1'h0;
      dt_0_1 <= 1'h0;
      dt_0_2 <= 1'h0;
      dt_0_3 <= 1'h0;
      dt_0_4 <= 1'h0;
      dt_0_5 <= 1'h0;
      dt_0_6 <= 1'h0;
      dt_0_7 <= 1'h0;
      dt_0_8 <= 1'h0;
      dt_0_9 <= 1'h0;
      dt_0_10 <= 1'h0;
      dt_0_11 <= 1'h0;
      dt_0_12 <= 1'h0;
      dt_0_13 <= 1'h0;
      dt_0_14 <= 1'h0;
      dt_0_15 <= 1'h0;
      dt_0_16 <= 1'h0;
      dt_0_17 <= 1'h0;
      dt_0_18 <= 1'h0;
      dt_0_19 <= 1'h0;
      dt_0_20 <= 1'h0;
      dt_0_21 <= 1'h0;
      dt_0_22 <= 1'h0;
      dt_0_23 <= 1'h0;
      dt_0_24 <= 1'h0;
      dt_0_25 <= 1'h0;
      dt_0_26 <= 1'h0;
      dt_0_27 <= 1'h0;
      dt_0_28 <= 1'h0;
      dt_0_29 <= 1'h0;
      dt_0_30 <= 1'h0;
      dt_0_31 <= 1'h0;
      dt_1_0 <= 1'h0;
      dt_1_1 <= 1'h0;
      dt_1_2 <= 1'h0;
      dt_1_3 <= 1'h0;
      dt_1_4 <= 1'h0;
      dt_1_5 <= 1'h0;
      dt_1_6 <= 1'h0;
      dt_1_7 <= 1'h0;
      dt_1_8 <= 1'h0;
      dt_1_9 <= 1'h0;
      dt_1_10 <= 1'h0;
      dt_1_11 <= 1'h0;
      dt_1_12 <= 1'h0;
      dt_1_13 <= 1'h0;
      dt_1_14 <= 1'h0;
      dt_1_15 <= 1'h0;
      dt_1_16 <= 1'h0;
      dt_1_17 <= 1'h0;
      dt_1_18 <= 1'h0;
      dt_1_19 <= 1'h0;
      dt_1_20 <= 1'h0;
      dt_1_21 <= 1'h0;
      dt_1_22 <= 1'h0;
      dt_1_23 <= 1'h0;
      dt_1_24 <= 1'h0;
      dt_1_25 <= 1'h0;
      dt_1_26 <= 1'h0;
      dt_1_27 <= 1'h0;
      dt_1_28 <= 1'h0;
      dt_1_29 <= 1'h0;
      dt_1_30 <= 1'h0;
      dt_1_31 <= 1'h0;
      cs <= 3'h0;
      cs_backup_3 <= 3'h0;
      cs_backup_4 <= 3'h0;
      w_count <= 8'h0;
      wcs <= 2'h0;
    end
    else begin
      if (~cache_miss_4) begin
        addr_RF_EX <= io_addr_RF;
        mem_type_RF_EX <= io_mem_type_RF;
        wdata_RF_EX <= io_wdata_RF;
        store_cmt_RF_EX <= io_store_cmt_RF;
        cacop_en_RF_EX <= io_cacop_en;
        cacop_op_RF_EX <= io_cacop_op;
        paddr_EX_MEM <= store_cmt_RF_EX | flush_RF_EX ? addr_RF_EX : io_paddr_EX;
        mem_type_EX_MEM <=
          mem_type_RF_EX[3] | uncache_EX | store_cmt_RF_EX ? mem_type_RF_EX : 5'h0;
        wdata_EX_MEM <= wdata_RF_EX;
        hit_EX_MEM_0 <= hit_EX;
        hit_EX_MEM_1 <= hit_EX;
        hit_EX_MEM_2 <= hit_EX;
        hit_EX_MEM_3 <= hit_EX;
        hit_EX_MEM_4 <= hit_EX;
        tag_r_EX_MEM_0 <= _xilinx_simple_dual_port_1_clock_ram_no_change_doutb[21:0];
        tag_r_EX_MEM_1 <= _xilinx_simple_dual_port_1_clock_ram_no_change_1_doutb[21:0];
        data_r_EX_MEM_0 <=
          _xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_doutb;
        data_r_EX_MEM_1 <=
          _xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_1_doutb;
        mem_type_EX_MEM_backup_0 <=
          mem_type_RF_EX[3] | uncache_EX | store_cmt_RF_EX ? mem_type_RF_EX : 5'h0;
        mem_type_EX_MEM_backup_1 <=
          mem_type_RF_EX[3] | uncache_EX | store_cmt_RF_EX ? mem_type_RF_EX : 5'h0;
        mem_type_EX_MEM_backup_2 <=
          mem_type_RF_EX[3] | uncache_EX | store_cmt_RF_EX ? mem_type_RF_EX : 5'h0;
        mem_type_EX_MEM_backup_3 <=
          mem_type_RF_EX[3] | uncache_EX | store_cmt_RF_EX ? mem_type_RF_EX : 5'h0;
        mem_type_EX_MEM_backup_4 <=
          mem_type_RF_EX[3] | uncache_EX | store_cmt_RF_EX ? mem_type_RF_EX : 5'h0;
        uncache_EX_MEM <= uncache_EX;
        rob_index_EX_MEM <= io_rob_index_EX;
        cacop_en_EX_MEM <= cacop_en_RF_EX;
        cacop_op_EX_MEM <= cacop_op_RF_EX;
      end
      if (~cache_miss_4 | io_flush)
        flush_RF_EX <= io_flush;
      if (~cache_miss_4 | io_flush)
        flush_EX_MEM <= io_flush ? io_flush : flush_RF_EX;
      if (_GEN_5 & ~cacop_en_EX_MEM & (|(mem_type_EX_MEM[4:3])) & ~uncache_EX_MEM
          & (|hit_EX_MEM_1)) begin
        if (_GEN_28)
          lrumem_0 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_29)
          lrumem_1 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_30)
          lrumem_2 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_31)
          lrumem_3 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_32)
          lrumem_4 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_33)
          lrumem_5 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_34)
          lrumem_6 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_35)
          lrumem_7 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_36)
          lrumem_8 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_37)
          lrumem_9 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_38)
          lrumem_10 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_39)
          lrumem_11 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_40)
          lrumem_12 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_41)
          lrumem_13 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_42)
          lrumem_14 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_43)
          lrumem_15 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_44)
          lrumem_16 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_45)
          lrumem_17 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_46)
          lrumem_18 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_47)
          lrumem_19 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_48)
          lrumem_20 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_49)
          lrumem_21 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_50)
          lrumem_22 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_51)
          lrumem_23 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_52)
          lrumem_24 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_53)
          lrumem_25 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_54)
          lrumem_26 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_55)
          lrumem_27 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_56)
          lrumem_28 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_57)
          lrumem_29 <= ~(hit_EX_MEM_1[1]);
        if (_GEN_58)
          lrumem_30 <= ~(hit_EX_MEM_1[1]);
        if (&(paddr_EX_MEM[9:5]))
          lrumem_31 <= ~(hit_EX_MEM_1[1]);
      end
      else begin
        if (lru_miss_upd & _GEN_28)
          lrumem_0 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_29)
          lrumem_1 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_30)
          lrumem_2 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_31)
          lrumem_3 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_32)
          lrumem_4 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_33)
          lrumem_5 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_34)
          lrumem_6 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_35)
          lrumem_7 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_36)
          lrumem_8 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_37)
          lrumem_9 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_38)
          lrumem_10 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_39)
          lrumem_11 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_40)
          lrumem_12 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_41)
          lrumem_13 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_42)
          lrumem_14 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_43)
          lrumem_15 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_44)
          lrumem_16 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_45)
          lrumem_17 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_46)
          lrumem_18 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_47)
          lrumem_19 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_48)
          lrumem_20 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_49)
          lrumem_21 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_50)
          lrumem_22 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_51)
          lrumem_23 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_52)
          lrumem_24 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_53)
          lrumem_25 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_54)
          lrumem_26 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_55)
          lrumem_27 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_56)
          lrumem_28 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_57)
          lrumem_29 <= ~_GEN_4;
        if (lru_miss_upd & _GEN_58)
          lrumem_30 <= ~_GEN_4;
        if (lru_miss_upd & (&(paddr_EX_MEM[9:5])))
          lrumem_31 <= ~_GEN_4;
      end
      if (io_d_rready)
        rbuf <= {io_d_rdata, rbuf[255:32]};
      if (wbuf_we)
        wbuf <= cacop_en_EX_MEM ? {_GEN_27, paddr_EX_MEM} : _GEN_26;
      else if (io_d_wready & d_wvalid)
        wbuf <= {32'h0, wbuf[287:64], wbuf[31:0]};
      if (dt_we) begin
        dt_0_0 <= ~write_way & _GEN_28 | dt_0_0;
        dt_0_1 <= ~write_way & _GEN_29 | dt_0_1;
        dt_0_2 <= ~write_way & _GEN_30 | dt_0_2;
        dt_0_3 <= ~write_way & _GEN_31 | dt_0_3;
        dt_0_4 <= ~write_way & _GEN_32 | dt_0_4;
        dt_0_5 <= ~write_way & _GEN_33 | dt_0_5;
        dt_0_6 <= ~write_way & _GEN_34 | dt_0_6;
        dt_0_7 <= ~write_way & _GEN_35 | dt_0_7;
        dt_0_8 <= ~write_way & _GEN_36 | dt_0_8;
        dt_0_9 <= ~write_way & _GEN_37 | dt_0_9;
        dt_0_10 <= ~write_way & _GEN_38 | dt_0_10;
        dt_0_11 <= ~write_way & _GEN_39 | dt_0_11;
        dt_0_12 <= ~write_way & _GEN_40 | dt_0_12;
        dt_0_13 <= ~write_way & _GEN_41 | dt_0_13;
        dt_0_14 <= ~write_way & _GEN_42 | dt_0_14;
        dt_0_15 <= ~write_way & _GEN_43 | dt_0_15;
        dt_0_16 <= ~write_way & _GEN_44 | dt_0_16;
        dt_0_17 <= ~write_way & _GEN_45 | dt_0_17;
        dt_0_18 <= ~write_way & _GEN_46 | dt_0_18;
        dt_0_19 <= ~write_way & _GEN_47 | dt_0_19;
        dt_0_20 <= ~write_way & _GEN_48 | dt_0_20;
        dt_0_21 <= ~write_way & _GEN_49 | dt_0_21;
        dt_0_22 <= ~write_way & _GEN_50 | dt_0_22;
        dt_0_23 <= ~write_way & _GEN_51 | dt_0_23;
        dt_0_24 <= ~write_way & _GEN_52 | dt_0_24;
        dt_0_25 <= ~write_way & _GEN_53 | dt_0_25;
        dt_0_26 <= ~write_way & _GEN_54 | dt_0_26;
        dt_0_27 <= ~write_way & _GEN_55 | dt_0_27;
        dt_0_28 <= ~write_way & _GEN_56 | dt_0_28;
        dt_0_29 <= ~write_way & _GEN_57 | dt_0_29;
        dt_0_30 <= ~write_way & _GEN_58 | dt_0_30;
        dt_0_31 <= ~write_way & (&(paddr_EX_MEM[9:5])) | dt_0_31;
        dt_1_0 <= write_way & _GEN_28 | dt_1_0;
        dt_1_1 <= write_way & _GEN_29 | dt_1_1;
        dt_1_2 <= write_way & _GEN_30 | dt_1_2;
        dt_1_3 <= write_way & _GEN_31 | dt_1_3;
        dt_1_4 <= write_way & _GEN_32 | dt_1_4;
        dt_1_5 <= write_way & _GEN_33 | dt_1_5;
        dt_1_6 <= write_way & _GEN_34 | dt_1_6;
        dt_1_7 <= write_way & _GEN_35 | dt_1_7;
        dt_1_8 <= write_way & _GEN_36 | dt_1_8;
        dt_1_9 <= write_way & _GEN_37 | dt_1_9;
        dt_1_10 <= write_way & _GEN_38 | dt_1_10;
        dt_1_11 <= write_way & _GEN_39 | dt_1_11;
        dt_1_12 <= write_way & _GEN_40 | dt_1_12;
        dt_1_13 <= write_way & _GEN_41 | dt_1_13;
        dt_1_14 <= write_way & _GEN_42 | dt_1_14;
        dt_1_15 <= write_way & _GEN_43 | dt_1_15;
        dt_1_16 <= write_way & _GEN_44 | dt_1_16;
        dt_1_17 <= write_way & _GEN_45 | dt_1_17;
        dt_1_18 <= write_way & _GEN_46 | dt_1_18;
        dt_1_19 <= write_way & _GEN_47 | dt_1_19;
        dt_1_20 <= write_way & _GEN_48 | dt_1_20;
        dt_1_21 <= write_way & _GEN_49 | dt_1_21;
        dt_1_22 <= write_way & _GEN_50 | dt_1_22;
        dt_1_23 <= write_way & _GEN_51 | dt_1_23;
        dt_1_24 <= write_way & _GEN_52 | dt_1_24;
        dt_1_25 <= write_way & _GEN_53 | dt_1_25;
        dt_1_26 <= write_way & _GEN_54 | dt_1_26;
        dt_1_27 <= write_way & _GEN_55 | dt_1_27;
        dt_1_28 <= write_way & _GEN_56 | dt_1_28;
        dt_1_29 <= write_way & _GEN_57 | dt_1_29;
        dt_1_30 <= write_way & _GEN_58 | dt_1_30;
        dt_1_31 <= write_way & (&(paddr_EX_MEM[9:5])) | dt_1_31;
      end
      else begin
        dt_0_0 <= ~(dt_cln & ~_GEN_4 & _GEN_28) & dt_0_0;
        dt_0_1 <= ~(dt_cln & ~_GEN_4 & _GEN_29) & dt_0_1;
        dt_0_2 <= ~(dt_cln & ~_GEN_4 & _GEN_30) & dt_0_2;
        dt_0_3 <= ~(dt_cln & ~_GEN_4 & _GEN_31) & dt_0_3;
        dt_0_4 <= ~(dt_cln & ~_GEN_4 & _GEN_32) & dt_0_4;
        dt_0_5 <= ~(dt_cln & ~_GEN_4 & _GEN_33) & dt_0_5;
        dt_0_6 <= ~(dt_cln & ~_GEN_4 & _GEN_34) & dt_0_6;
        dt_0_7 <= ~(dt_cln & ~_GEN_4 & _GEN_35) & dt_0_7;
        dt_0_8 <= ~(dt_cln & ~_GEN_4 & _GEN_36) & dt_0_8;
        dt_0_9 <= ~(dt_cln & ~_GEN_4 & _GEN_37) & dt_0_9;
        dt_0_10 <= ~(dt_cln & ~_GEN_4 & _GEN_38) & dt_0_10;
        dt_0_11 <= ~(dt_cln & ~_GEN_4 & _GEN_39) & dt_0_11;
        dt_0_12 <= ~(dt_cln & ~_GEN_4 & _GEN_40) & dt_0_12;
        dt_0_13 <= ~(dt_cln & ~_GEN_4 & _GEN_41) & dt_0_13;
        dt_0_14 <= ~(dt_cln & ~_GEN_4 & _GEN_42) & dt_0_14;
        dt_0_15 <= ~(dt_cln & ~_GEN_4 & _GEN_43) & dt_0_15;
        dt_0_16 <= ~(dt_cln & ~_GEN_4 & _GEN_44) & dt_0_16;
        dt_0_17 <= ~(dt_cln & ~_GEN_4 & _GEN_45) & dt_0_17;
        dt_0_18 <= ~(dt_cln & ~_GEN_4 & _GEN_46) & dt_0_18;
        dt_0_19 <= ~(dt_cln & ~_GEN_4 & _GEN_47) & dt_0_19;
        dt_0_20 <= ~(dt_cln & ~_GEN_4 & _GEN_48) & dt_0_20;
        dt_0_21 <= ~(dt_cln & ~_GEN_4 & _GEN_49) & dt_0_21;
        dt_0_22 <= ~(dt_cln & ~_GEN_4 & _GEN_50) & dt_0_22;
        dt_0_23 <= ~(dt_cln & ~_GEN_4 & _GEN_51) & dt_0_23;
        dt_0_24 <= ~(dt_cln & ~_GEN_4 & _GEN_52) & dt_0_24;
        dt_0_25 <= ~(dt_cln & ~_GEN_4 & _GEN_53) & dt_0_25;
        dt_0_26 <= ~(dt_cln & ~_GEN_4 & _GEN_54) & dt_0_26;
        dt_0_27 <= ~(dt_cln & ~_GEN_4 & _GEN_55) & dt_0_27;
        dt_0_28 <= ~(dt_cln & ~_GEN_4 & _GEN_56) & dt_0_28;
        dt_0_29 <= ~(dt_cln & ~_GEN_4 & _GEN_57) & dt_0_29;
        dt_0_30 <= ~(dt_cln & ~_GEN_4 & _GEN_58) & dt_0_30;
        dt_0_31 <= ~(dt_cln & ~_GEN_4 & (&(paddr_EX_MEM[9:5]))) & dt_0_31;
        dt_1_0 <= ~(dt_cln & _GEN_4 & _GEN_28) & dt_1_0;
        dt_1_1 <= ~(dt_cln & _GEN_4 & _GEN_29) & dt_1_1;
        dt_1_2 <= ~(dt_cln & _GEN_4 & _GEN_30) & dt_1_2;
        dt_1_3 <= ~(dt_cln & _GEN_4 & _GEN_31) & dt_1_3;
        dt_1_4 <= ~(dt_cln & _GEN_4 & _GEN_32) & dt_1_4;
        dt_1_5 <= ~(dt_cln & _GEN_4 & _GEN_33) & dt_1_5;
        dt_1_6 <= ~(dt_cln & _GEN_4 & _GEN_34) & dt_1_6;
        dt_1_7 <= ~(dt_cln & _GEN_4 & _GEN_35) & dt_1_7;
        dt_1_8 <= ~(dt_cln & _GEN_4 & _GEN_36) & dt_1_8;
        dt_1_9 <= ~(dt_cln & _GEN_4 & _GEN_37) & dt_1_9;
        dt_1_10 <= ~(dt_cln & _GEN_4 & _GEN_38) & dt_1_10;
        dt_1_11 <= ~(dt_cln & _GEN_4 & _GEN_39) & dt_1_11;
        dt_1_12 <= ~(dt_cln & _GEN_4 & _GEN_40) & dt_1_12;
        dt_1_13 <= ~(dt_cln & _GEN_4 & _GEN_41) & dt_1_13;
        dt_1_14 <= ~(dt_cln & _GEN_4 & _GEN_42) & dt_1_14;
        dt_1_15 <= ~(dt_cln & _GEN_4 & _GEN_43) & dt_1_15;
        dt_1_16 <= ~(dt_cln & _GEN_4 & _GEN_44) & dt_1_16;
        dt_1_17 <= ~(dt_cln & _GEN_4 & _GEN_45) & dt_1_17;
        dt_1_18 <= ~(dt_cln & _GEN_4 & _GEN_46) & dt_1_18;
        dt_1_19 <= ~(dt_cln & _GEN_4 & _GEN_47) & dt_1_19;
        dt_1_20 <= ~(dt_cln & _GEN_4 & _GEN_48) & dt_1_20;
        dt_1_21 <= ~(dt_cln & _GEN_4 & _GEN_49) & dt_1_21;
        dt_1_22 <= ~(dt_cln & _GEN_4 & _GEN_50) & dt_1_22;
        dt_1_23 <= ~(dt_cln & _GEN_4 & _GEN_51) & dt_1_23;
        dt_1_24 <= ~(dt_cln & _GEN_4 & _GEN_52) & dt_1_24;
        dt_1_25 <= ~(dt_cln & _GEN_4 & _GEN_53) & dt_1_25;
        dt_1_26 <= ~(dt_cln & _GEN_4 & _GEN_54) & dt_1_26;
        dt_1_27 <= ~(dt_cln & _GEN_4 & _GEN_55) & dt_1_27;
        dt_1_28 <= ~(dt_cln & _GEN_4 & _GEN_56) & dt_1_28;
        dt_1_29 <= ~(dt_cln & _GEN_4 & _GEN_57) & dt_1_29;
        dt_1_30 <= ~(dt_cln & _GEN_4 & _GEN_58) & dt_1_30;
        dt_1_31 <= ~(dt_cln & _GEN_4 & (&(paddr_EX_MEM[9:5]))) & dt_1_31;
      end
      cs <= _GEN_67[cs];
      cs_backup_3 <= _GEN_71[cs_backup_3];
      cs_backup_4 <= _GEN_75[cs_backup_4];
      if (_GEN_22 & wfsm_en)
        w_count <= io_d_wlen_0;
      else if (d_wvalid & io_d_wready)
        w_count <= 8'(w_count - 8'h1);
      wcs <= _GEN_80[wcs];
    end
  end // always @(posedge)
  assign _xilinx_simple_dual_port_1_clock_ram_no_change_addra = paddr_EX_MEM[9:5];
  assign _xilinx_simple_dual_port_1_clock_ram_no_change_wea =
    ~_GEN_11 & _GEN_10 & ~tag_index;
  xilinx_simple_dual_port_1_clock_ram_no_change #(
    .RAM_DEPTH(32),
    .RAM_WIDTH(23)
  ) xilinx_simple_dual_port_1_clock_ram_no_change (
    .addra (_xilinx_simple_dual_port_1_clock_ram_no_change_addra),
    .addrb (tagmem_0_addrb),
    .dina  (tagmem_0_dina),
    .clka  (clock),
    .wea   (_xilinx_simple_dual_port_1_clock_ram_no_change_wea),
    .doutb (_xilinx_simple_dual_port_1_clock_ram_no_change_doutb)
  );
  assign _xilinx_simple_dual_port_1_clock_ram_no_change_1_addra = paddr_EX_MEM[9:5];
  assign _xilinx_simple_dual_port_1_clock_ram_no_change_1_wea =
    ~_GEN_11 & _GEN_10 & tag_index;
  xilinx_simple_dual_port_1_clock_ram_no_change #(
    .RAM_DEPTH(32),
    .RAM_WIDTH(23)
  ) xilinx_simple_dual_port_1_clock_ram_no_change_1 (
    .addra (_xilinx_simple_dual_port_1_clock_ram_no_change_1_addra),
    .addrb (tagmem_1_addrb),
    .dina  (tagmem_1_dina),
    .clka  (clock),
    .wea   (_xilinx_simple_dual_port_1_clock_ram_no_change_1_wea),
    .doutb (_xilinx_simple_dual_port_1_clock_ram_no_change_1_doutb)
  );
  assign _xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_addra =
    paddr_EX_MEM[9:5];
  xilinx_simple_dual_port_byte_write_1_clock_ram_read_first #(
    .COL_WIDTH(8),
    .NB_COL(32),
    .RAM_DEPTH(32)
  ) xilinx_simple_dual_port_byte_write_1_clock_ram_read_first (
    .addra (_xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_addra),
    .addrb (datamem_0_addrb),
    .dina  (datamem_1_dina),
    .clka  (clock),
    .wea   (data_we_0),
    .doutb (_xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_doutb)
  );
  assign _xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_1_addra =
    paddr_EX_MEM[9:5];
  xilinx_simple_dual_port_byte_write_1_clock_ram_read_first #(
    .COL_WIDTH(8),
    .NB_COL(32),
    .RAM_DEPTH(32)
  ) xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_1 (
    .addra (_xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_1_addra),
    .addrb (datamem_1_addrb),
    .dina  (datamem_1_dina),
    .clka  (clock),
    .wea   (data_we_1),
    .doutb (_xilinx_simple_dual_port_byte_write_1_clock_ram_read_first_1_doutb)
  );
  assign io_cache_miss_MEM_3 =
    cs_backup_3 == 3'h0 ? _GEN_18 : cs_backup_3 == 3'h1 | cs_backup_3 == 3'h2 | _GEN_19;
  assign io_cache_miss_MEM_4 = cache_miss_4;
  assign io_rdata_MEM = _read_mask_T_2 & data_read;
  assign io_cache_miss_iq_0 = (|(mem_type_EX_MEM_backup_0[4:3])) & ~(|hit_EX_MEM_0);
  assign io_cache_miss_iq_1 = (|(mem_type_EX_MEM_backup_1[4:3])) & ~(|hit_EX_MEM_1);
  assign io_cache_miss_iq_2 = (|(mem_type_EX_MEM_backup_2[4:3])) & ~(|hit_EX_MEM_2);
  assign io_d_araddr = uncache_EX_MEM ? paddr_EX_MEM : {paddr_EX_MEM[31:5], 5'h0};
  assign io_d_rvalid = ~_GEN_5 & _GEN_9;
  assign io_d_rsize = {1'h0, _io_d_rsize_T_1};
  assign io_d_rlen = io_d_wlen_0;
  assign io_d_awaddr = wbuf[31:0];
  assign io_d_wdata = wbuf[63:32];
  assign io_d_wvalid = d_wvalid;
  assign io_d_wlast = ~_GEN_22 & _GEN_23 & w_count == 8'h0;
  assign io_d_wstrb = uncache_EX_MEM ? 4'(_io_d_wstrb_T_2[3:0] - 4'h1) : 4'hF;
  assign io_d_wsize = {1'h0, _io_d_wsize_T_1};
  assign io_d_wlen = io_d_wlen_0;
  assign io_d_bready = ~_GEN_22 & _GEN_23;
  assign io_commit_dcache_visit =
    _GEN_5 & ~cacop_en_EX_MEM & (|(mem_type_EX_MEM[4:3])) & ~uncache_EX_MEM;
  assign io_commit_dcache_miss =
    _GEN_5 & ~cacop_en_EX_MEM & (|(mem_type_EX_MEM[4:3])) & ~uncache_EX_MEM
    & ~(|hit_EX_MEM_4);
endmodule

