INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:45:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 buffer85/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer76/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.646ns (16.577%)  route 3.251ns (83.423%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2447, unset)         0.508     0.508    buffer85/clk
    SLICE_X15Y137        FDRE                                         r  buffer85/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer85/outs_reg[4]/Q
                         net (fo=2, routed)           0.420     1.144    buffer85/control/Q[4]
    SLICE_X12Y137        LUT5 (Prop_lut5_I0_O)        0.043     1.187 r  buffer85/control/fullReg_i_3__45/O
                         net (fo=23, routed)          0.434     1.621    buffer128/fifo/Memory_reg[0][0]_0
    SLICE_X13Y136        LUT6 (Prop_lut6_I3_O)        0.043     1.664 f  buffer128/fifo/transmitValue_i_5__25/O
                         net (fo=2, routed)           0.338     2.002    buffer88/control/transmitValue_reg_17
    SLICE_X17Y136        LUT6 (Prop_lut6_I2_O)        0.043     2.045 r  buffer88/control/transmitValue_i_2__13/O
                         net (fo=2, routed)           0.226     2.271    buffer88/control/transmitValue_i_2__13_n_0
    SLICE_X17Y136        LUT3 (Prop_lut3_I0_O)        0.043     2.314 r  buffer88/control/transmitValue_i_5__5/O
                         net (fo=2, routed)           0.383     2.698    buffer88/control/transmitValue_reg
    SLICE_X13Y136        LUT6 (Prop_lut6_I0_O)        0.043     2.741 r  buffer88/control/transmitValue_i_16/O
                         net (fo=2, routed)           0.213     2.954    buffer88/control/transmitValue_i_16_n_0
    SLICE_X13Y136        LUT6 (Prop_lut6_I1_O)        0.043     2.997 f  buffer88/control/transmitValue_i_4__24/O
                         net (fo=2, routed)           0.163     3.160    buffer84/control/transmitValue_i_5__3_2
    SLICE_X13Y135        LUT6 (Prop_lut6_I5_O)        0.043     3.203 r  buffer84/control/transmitValue_i_3__29/O
                         net (fo=2, routed)           0.253     3.456    buffer84/control/outs_reg[0]_2
    SLICE_X13Y132        LUT6 (Prop_lut6_I0_O)        0.043     3.499 r  buffer84/control/transmitValue_i_2__59/O
                         net (fo=2, routed)           0.172     3.671    buffer84/control/fullReg_reg
    SLICE_X12Y131        LUT4 (Prop_lut4_I2_O)        0.043     3.714 r  buffer84/control/fullReg_i_3__14/O
                         net (fo=4, routed)           0.347     4.061    buffer76/control/dataReg_reg[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I2_O)        0.043     4.104 r  buffer76/control/dataReg[4]_i_1__8/O
                         net (fo=5, routed)           0.301     4.405    buffer76/regEnable
    SLICE_X10Y130        FDRE                                         r  buffer76/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=2447, unset)         0.483     4.683    buffer76/clk
    SLICE_X10Y130        FDRE                                         r  buffer76/dataReg_reg[1]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X10Y130        FDRE (Setup_fdre_C_CE)      -0.169     4.478    buffer76/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  0.073    




