module shift_register#(parameter N=8)
							(input 	logic CLK, D,
							 output logic 	[N-1:0] Q);
	
	


endmodule