--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,fbg484,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_txoutclk = PERIOD TIMEGRP "txoutclk" 16 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_txoutclk = PERIOD TIMEGRP "txoutclk" 16 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: eth/mcmm/CLKOUT2
  Logical resource: eth/mcmm/CLKOUT2
  Location pin: MMCME2_ADV_X0Y0.CLKOUT2
  Clock network: eth/clk125_ub
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 3.000ns (Tmmcmpw_CLKIN1_50_100)
  Physical resource: eth/mcmm/CLKIN1
  Logical resource: eth/mcmm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: eth/txoutclk
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tmmcmpw_CLKIN1_50_100)
  Physical resource: eth/mcmm/CLKIN1
  Logical resource: eth/mcmm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: eth/txoutclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt_clk = PERIOD TIMEGRP "gt_clk" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2059 paths analyzed, 561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.122ns.
--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int (SLICE_X89Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_eth (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (1.321 - 1.390)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_eth to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.308   clocks/rst_eth
                                                       clocks/rst_eth
    SLICE_X76Y175.A2     net (fanout=6)        2.421   clocks/rst_eth
    SLICE_X76Y175.A      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y183.SR     net (fanout=4)        0.869   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y183.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.728ns logic, 3.290ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.706 - 0.728)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y182.AQ     Tcko                  0.269   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X76Y175.A1     net (fanout=10)       0.965   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X76Y175.A      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y183.SR     net (fanout=4)        0.869   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y183.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.689ns logic, 1.834ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.706 - 0.728)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y182.BQ     Tcko                  0.269   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X76Y175.A5     net (fanout=11)       0.850   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X76Y175.A      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y183.SR     net (fanout=4)        0.869   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y183.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (0.689ns logic, 1.719ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY (SLICE_X89Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_eth (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (1.321 - 1.390)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_eth to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.308   clocks/rst_eth
                                                       clocks/rst_eth
    SLICE_X76Y175.A2     net (fanout=6)        2.421   clocks/rst_eth
    SLICE_X76Y175.A      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y183.SR     net (fanout=4)        0.869   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y183.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.728ns logic, 3.290ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.706 - 0.728)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y182.AQ     Tcko                  0.269   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X76Y175.A1     net (fanout=10)       0.965   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X76Y175.A      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y183.SR     net (fanout=4)        0.869   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y183.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.689ns logic, 1.834ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.706 - 0.728)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y182.BQ     Tcko                  0.269   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X76Y175.A5     net (fanout=11)       0.850   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X76Y175.A      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y183.SR     net (fanout=4)        0.869   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y183.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (0.689ns logic, 1.719ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (SLICE_X89Y183.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_eth (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (1.321 - 1.390)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_eth to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.308   clocks/rst_eth
                                                       clocks/rst_eth
    SLICE_X76Y175.A2     net (fanout=6)        2.421   clocks/rst_eth
    SLICE_X76Y175.A      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y183.SR     net (fanout=4)        0.869   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y183.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.728ns logic, 3.290ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.706 - 0.728)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y182.AQ     Tcko                  0.269   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X76Y175.A1     net (fanout=10)       0.965   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X76Y175.A      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y183.SR     net (fanout=4)        0.869   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y183.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.689ns logic, 1.834ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.706 - 0.728)
  Source Clock:         clk125_fr rising at 0.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y182.BQ     Tcko                  0.269   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X76Y175.A5     net (fanout=11)       0.850   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X76Y175.A      Tilo                  0.053   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1
    SLICE_X89Y183.SR     net (fanout=4)        0.869   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o
    SLICE_X89Y183.CLK    Tsrck                 0.367   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (0.689ns logic, 1.719ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt_clk = PERIOD TIMEGRP "gt_clk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (SLICE_X87Y182.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk125_fr rising at 8.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y182.CQ     Tcko                  0.118   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    SLICE_X87Y182.A6     net (fanout=7)        0.085   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    SLICE_X87Y182.CLK    Tah         (-Th)     0.032   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1-In1
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.086ns logic, 0.085ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg (SLICE_X84Y183.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125_fr rising at 8.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y183.BMUX   Tshcko                0.127   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/cplllock_sync
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync
    SLICE_X84Y183.CX     net (fanout=1)        0.110   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync1
    SLICE_X84Y183.CLK    Tckdi       (-Th)     0.047   eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/cplllock_sync
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (0.080ns logic, 0.110ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/sync_block_data_valid/data_sync_reg (SLICE_X79Y175.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/sync_block_data_valid/data_sync (FF)
  Destination:          eth/phy/transceiver_inst/sync_block_data_valid/data_sync_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.336 - 0.310)
  Source Clock:         clk125_fr rising at 8.000ns
  Destination Clock:    clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/sync_block_data_valid/data_sync to eth/phy/transceiver_inst/sync_block_data_valid/data_sync_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y174.AQ     Tcko                  0.100   eth/phy/transceiver_inst/sync_block_data_valid/data_sync1
                                                       eth/phy/transceiver_inst/sync_block_data_valid/data_sync
    SLICE_X79Y175.DX     net (fanout=1)        0.169   eth/phy/transceiver_inst/sync_block_data_valid/data_sync1
    SLICE_X79Y175.CLK    Tckdi       (-Th)     0.049   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/data_valid_sync
                                                       eth/phy/transceiver_inst/sync_block_data_valid/data_sync_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.220ns (0.051ns logic, 0.169ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt_clk = PERIOD TIMEGRP "gt_clk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clocks/mmcm/CLKIN1
  Logical resource: clocks/mmcm/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk125_fr
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clocks/mmcm/CLKIN1
  Logical resource: clocks/mmcm/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk125_fr
--------------------------------------------------------------------------------
Slack: 6.400ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: eth/bufg_fr/I0
  Logical resource: eth/bufg_fr/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: eth/clkin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_main_clk = PERIOD TIMEGRP "main_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_main_clk = PERIOD TIMEGRP "main_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Logical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: slaves/slave6/mmcm_inst/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Logical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: slaves/slave6/mmcm_inst/clkin1
--------------------------------------------------------------------------------
Slack: 3.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Logical resource: slaves/slave6/mmcm_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: slaves/slave6/mmcm_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_clk62_5_ub = PERIOD TIMEGRP "eth_clk62_5_ub" 
TS_txoutclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1113 paths analyzed, 284 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.678ns.
--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/txchardispmode_int_1 (SLICE_X94Y187.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/txchardispmode_double_1 (FF)
  Destination:          eth/phy/transceiver_inst/txchardispmode_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (3.707 - 3.934)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/txchardispmode_double_1 to eth/phy/transceiver_inst/txchardispmode_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y181.BMUX   Tshcko                0.386   eth/phy/transceiver_inst/txdata_double<3>
                                                       eth/phy/transceiver_inst/txchardispmode_double_1
    SLICE_X94Y187.B5     net (fanout=1)        2.579   eth/phy/transceiver_inst/txchardispmode_double<1>
    SLICE_X94Y187.CLK    Tas                  -0.030   eth/phy/transceiver_inst/txchardispval_int<1>
                                                       eth/phy/transceiver_inst/txchardispmode_double<1>_rt
                                                       eth/phy/transceiver_inst/txchardispmode_int_1
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.356ns logic, 2.579ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/txcharisk_int_1 (SLICE_X93Y186.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/txcharisk_double_1 (FF)
  Destination:          eth/phy/transceiver_inst/txcharisk_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.599ns (Levels of Logic = 0)
  Clock Path Skew:      -0.225ns (3.706 - 3.931)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/txcharisk_double_1 to eth/phy/transceiver_inst/txcharisk_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y178.CQ     Tcko                  0.308   eth/phy/transceiver_inst/txcharisk_double<1>
                                                       eth/phy/transceiver_inst/txcharisk_double_1
    SLICE_X93Y186.BX     net (fanout=1)        2.246   eth/phy/transceiver_inst/txcharisk_double<1>
    SLICE_X93Y186.CLK    Tdick                 0.045   eth/phy/transceiver_inst/txcharisk_int<1>
                                                       eth/phy/transceiver_inst/txcharisk_int_1
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.353ns logic, 2.246ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/txchardispval_int_0 (SLICE_X94Y187.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/phy/transceiver_inst/txchardispval_double_0 (FF)
  Destination:          eth/phy/transceiver_inst/txchardispval_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.327ns (Levels of Logic = 0)
  Clock Path Skew:      -0.226ns (3.707 - 3.933)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: eth/phy/transceiver_inst/txchardispval_double_0 to eth/phy/transceiver_inst/txchardispval_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y180.AQ     Tcko                  0.269   eth/phy/transceiver_inst/txchardispval_double<1>
                                                       eth/phy/transceiver_inst/txchardispval_double_0
    SLICE_X94Y187.AX     net (fanout=1)        2.049   eth/phy/transceiver_inst/txchardispval_double<0>
    SLICE_X94Y187.CLK    Tdick                 0.009   eth/phy/transceiver_inst/txchardispval_int<1>
                                                       eth/phy/transceiver_inst/txchardispval_int_0
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.278ns logic, 2.049ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_eth_clk62_5_ub = PERIOD TIMEGRP "eth_clk62_5_ub" TS_txoutclk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1 (SLICE_X98Y177.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN (FF)
  Destination:          eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (1.787 - 1.522)
  Source Clock:         clk125 rising at 16.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN to eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y166.CQ     Tcko                  0.118   eth/phy/enablealign
                                                       eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN
    SLICE_X98Y177.SR     net (fanout=3)        0.286   eth/phy/enablealign
    SLICE_X98Y177.CLK    Tremck      (-Th)    -0.052   eth/phy/transceiver_inst/encommaalign_int
                                                       eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.170ns logic, 0.286ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2 (SLICE_X98Y177.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN (FF)
  Destination:          eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (1.787 - 1.522)
  Source Clock:         clk125 rising at 16.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN to eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y166.CQ     Tcko                  0.118   eth/phy/enablealign
                                                       eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN
    SLICE_X98Y177.SR     net (fanout=3)        0.286   eth/phy/enablealign
    SLICE_X98Y177.CLK    Tremck      (-Th)    -0.052   eth/phy/transceiver_inst/encommaalign_int
                                                       eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.170ns logic, 0.286ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12 (SLICE_X64Y200.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_11 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 2)
  Clock Path Skew:      0.295ns (0.766 - 0.471)
  Source Clock:         eth/clk62_5 rising at 16.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_11 to eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y199.DQ     Tcko                  0.118   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<11>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_11
    SLICE_X64Y199.D3     net (fanout=3)        0.151   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<11>
    SLICE_X64Y199.COUT   Topcyd                0.105   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<11>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<11>_rt
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_cy<11>
    SLICE_X64Y200.CIN    net (fanout=1)        0.001   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_cy<11>
    SLICE_X64Y200.CLK    Tckcin      (-Th)     0.051   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<12>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_xor<12>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.172ns logic, 0.152ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_7 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 3)
  Clock Path Skew:      0.295ns (0.766 - 0.471)
  Source Clock:         eth/clk62_5 rising at 16.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_7 to eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y198.DQ     Tcko                  0.118   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<7>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_7
    SLICE_X64Y198.D3     net (fanout=3)        0.162   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<7>
    SLICE_X64Y198.COUT   Topcyd                0.105   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<7>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<7>_rt
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_cy<7>
    SLICE_X64Y199.CIN    net (fanout=1)        0.000   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_cy<7>
    SLICE_X64Y199.COUT   Tbyp                  0.027   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<11>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_cy<11>
    SLICE_X64Y200.CIN    net (fanout=1)        0.001   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_cy<11>
    SLICE_X64Y200.CLK    Tckcin      (-Th)     0.051   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<12>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_xor<12>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.199ns logic, 0.163ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_8 (FF)
  Destination:          eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 2)
  Clock Path Skew:      0.295ns (0.766 - 0.471)
  Source Clock:         eth/clk62_5 rising at 16.000ns
  Destination Clock:    eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_8 to eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y199.AQ     Tcko                  0.118   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<11>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_8
    SLICE_X64Y199.A3     net (fanout=3)        0.162   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<8>
    SLICE_X64Y199.COUT   Topcya                0.134   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<11>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<8>_rt
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_cy<11>
    SLICE_X64Y200.CIN    net (fanout=1)        0.001   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_cy<11>
    SLICE_X64Y200.CLK    Tckcin      (-Th)     0.051   eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count<12>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/Mcount_wait_bypass_count_xor<12>
                                                       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.201ns logic, 0.163ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_clk62_5_ub = PERIOD TIMEGRP "eth_clk62_5_ub" TS_txoutclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK
  Logical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: eth/clk62_5
--------------------------------------------------------------------------------
Slack: 12.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2
  Logical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: eth/clk62_5
--------------------------------------------------------------------------------
Slack: 12.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK
  Logical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: eth/clk62_5
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_clk125_ub = PERIOD TIMEGRP "eth_clk125_ub" 
TS_txoutclk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46110 paths analyzed, 16314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.342ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_106 (SLICE_X47Y13.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          ipbus/udp_if/status_buffer/history_106 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.375ns (Levels of Logic = 3)
  Clock Path Skew:      0.086ns (1.362 - 1.276)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch to ipbus/udp_if/status_buffer/history_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y50.CQ      Tcko                  0.269   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y20.B4      net (fanout=406)      2.717   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y20.BMUX    Tilo                  0.185   ipbus/udp_if/rx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X52Y27.C1      net (fanout=96)       1.626   ipbus/udp_if/rx_reset
    SLICE_X52Y27.C       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X43Y20.A4      net (fanout=10)       0.956   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X43Y20.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.async_pending
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X47Y13.SR      net (fanout=24)       1.149   ipbus/udp_if/status_buffer/_n0211
    SLICE_X47Y13.CLK     Tsrck                 0.367   ipbus/udp_if/status_buffer/history<96>
                                                       ipbus/udp_if/status_buffer/history_106
    -------------------------------------------------  ---------------------------
    Total                                      7.375ns (0.927ns logic, 6.448ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          ipbus/udp_if/status_buffer/history_106 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.551ns (Levels of Logic = 3)
  Clock Path Skew:      0.094ns (1.362 - 1.268)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to ipbus/udp_if/status_buffer/history_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y51.AQ      Tcko                  0.269   eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X77Y20.B1      net (fanout=516)      1.894   mac_rx_valid
    SLICE_X77Y20.BMUX    Tilo                  0.184   ipbus/udp_if/rx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X52Y27.C1      net (fanout=96)       1.626   ipbus/udp_if/rx_reset
    SLICE_X52Y27.C       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X43Y20.A4      net (fanout=10)       0.956   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X43Y20.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.async_pending
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X47Y13.SR      net (fanout=24)       1.149   ipbus/udp_if/status_buffer/_n0211
    SLICE_X47Y13.CLK     Tsrck                 0.367   ipbus/udp_if/status_buffer/history<96>
                                                       ipbus/udp_if/status_buffer/history_106
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (0.926ns logic, 5.625ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_106 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.295ns (1.556 - 1.261)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y113.DQ     Tcko                  0.269   clocks/rst_125
                                                       clocks/rst_125
    SLICE_X53Y28.B6      net (fanout=478)      2.710   clocks/rst_125
    SLICE_X53Y28.B       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X52Y27.C2      net (fanout=2)        0.562   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_82_o_MUX_1150_o
    SLICE_X52Y27.C       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X43Y20.A4      net (fanout=10)       0.956   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X43Y20.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.async_pending
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X47Y13.SR      net (fanout=24)       1.149   ipbus/udp_if/status_buffer/_n0211
    SLICE_X47Y13.CLK     Tsrck                 0.367   ipbus/udp_if/status_buffer/history<96>
                                                       ipbus/udp_if/status_buffer/history_106
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (0.795ns logic, 5.377ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_92 (SLICE_X47Y13.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          ipbus/udp_if/status_buffer/history_92 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.375ns (Levels of Logic = 3)
  Clock Path Skew:      0.086ns (1.362 - 1.276)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch to ipbus/udp_if/status_buffer/history_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y50.CQ      Tcko                  0.269   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y20.B4      net (fanout=406)      2.717   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y20.BMUX    Tilo                  0.185   ipbus/udp_if/rx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X52Y27.C1      net (fanout=96)       1.626   ipbus/udp_if/rx_reset
    SLICE_X52Y27.C       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X43Y20.A4      net (fanout=10)       0.956   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X43Y20.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.async_pending
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X47Y13.SR      net (fanout=24)       1.149   ipbus/udp_if/status_buffer/_n0211
    SLICE_X47Y13.CLK     Tsrck                 0.367   ipbus/udp_if/status_buffer/history<96>
                                                       ipbus/udp_if/status_buffer/history_92
    -------------------------------------------------  ---------------------------
    Total                                      7.375ns (0.927ns logic, 6.448ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          ipbus/udp_if/status_buffer/history_92 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.551ns (Levels of Logic = 3)
  Clock Path Skew:      0.094ns (1.362 - 1.268)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to ipbus/udp_if/status_buffer/history_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y51.AQ      Tcko                  0.269   eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X77Y20.B1      net (fanout=516)      1.894   mac_rx_valid
    SLICE_X77Y20.BMUX    Tilo                  0.184   ipbus/udp_if/rx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X52Y27.C1      net (fanout=96)       1.626   ipbus/udp_if/rx_reset
    SLICE_X52Y27.C       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X43Y20.A4      net (fanout=10)       0.956   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X43Y20.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.async_pending
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X47Y13.SR      net (fanout=24)       1.149   ipbus/udp_if/status_buffer/_n0211
    SLICE_X47Y13.CLK     Tsrck                 0.367   ipbus/udp_if/status_buffer/history<96>
                                                       ipbus/udp_if/status_buffer/history_92
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (0.926ns logic, 5.625ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_92 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.295ns (1.556 - 1.261)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y113.DQ     Tcko                  0.269   clocks/rst_125
                                                       clocks/rst_125
    SLICE_X53Y28.B6      net (fanout=478)      2.710   clocks/rst_125
    SLICE_X53Y28.B       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X52Y27.C2      net (fanout=2)        0.562   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_82_o_MUX_1150_o
    SLICE_X52Y27.C       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X43Y20.A4      net (fanout=10)       0.956   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X43Y20.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.async_pending
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X47Y13.SR      net (fanout=24)       1.149   ipbus/udp_if/status_buffer/_n0211
    SLICE_X47Y13.CLK     Tsrck                 0.367   ipbus/udp_if/status_buffer/history<96>
                                                       ipbus/udp_if/status_buffer/history_92
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (0.795ns logic, 5.377ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_107 (SLICE_X47Y13.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          ipbus/udp_if/status_buffer/history_107 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.375ns (Levels of Logic = 3)
  Clock Path Skew:      0.086ns (1.362 - 1.276)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch to ipbus/udp_if/status_buffer/history_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y50.CQ      Tcko                  0.269   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y20.B4      net (fanout=406)      2.717   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X77Y20.BMUX    Tilo                  0.185   ipbus/udp_if/rx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X52Y27.C1      net (fanout=96)       1.626   ipbus/udp_if/rx_reset
    SLICE_X52Y27.C       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X43Y20.A4      net (fanout=10)       0.956   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X43Y20.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.async_pending
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X47Y13.SR      net (fanout=24)       1.149   ipbus/udp_if/status_buffer/_n0211
    SLICE_X47Y13.CLK     Tsrck                 0.367   ipbus/udp_if/status_buffer/history<96>
                                                       ipbus/udp_if/status_buffer/history_107
    -------------------------------------------------  ---------------------------
    Total                                      7.375ns (0.927ns logic, 6.448ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          ipbus/udp_if/status_buffer/history_107 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.551ns (Levels of Logic = 3)
  Clock Path Skew:      0.094ns (1.362 - 1.268)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to ipbus/udp_if/status_buffer/history_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y51.AQ      Tcko                  0.269   eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X77Y20.B1      net (fanout=516)      1.894   mac_rx_valid
    SLICE_X77Y20.BMUX    Tilo                  0.184   ipbus/udp_if/rx_byte_sum/lo_byte_calc.hi_byte_int<8>
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X52Y27.C1      net (fanout=96)       1.626   ipbus/udp_if/rx_reset
    SLICE_X52Y27.C       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X43Y20.A4      net (fanout=10)       0.956   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X43Y20.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.async_pending
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X47Y13.SR      net (fanout=24)       1.149   ipbus/udp_if/status_buffer/_n0211
    SLICE_X47Y13.CLK     Tsrck                 0.367   ipbus/udp_if/status_buffer/history<96>
                                                       ipbus/udp_if/status_buffer/history_107
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (0.926ns logic, 5.625ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_107 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.295ns (1.556 - 1.261)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y113.DQ     Tcko                  0.269   clocks/rst_125
                                                       clocks/rst_125
    SLICE_X53Y28.B6      net (fanout=478)      2.710   clocks/rst_125
    SLICE_X53Y28.B       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X52Y27.C2      net (fanout=2)        0.562   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_82_o_MUX_1150_o
    SLICE_X52Y27.C       Tilo                  0.053   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1157_o141
    SLICE_X43Y20.A4      net (fanout=10)       0.956   ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1161_o
    SLICE_X43Y20.A       Tilo                  0.053   ipbus/udp_if/status_buffer/history_block.async_pending
                                                       ipbus/udp_if/status_buffer/_n02111
    SLICE_X47Y13.SR      net (fanout=24)       1.149   ipbus/udp_if/status_buffer/_n0211
    SLICE_X47Y13.CLK     Tsrck                 0.367   ipbus/udp_if/status_buffer/history<96>
                                                       ipbus/udp_if/status_buffer/history_107
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (0.795ns logic, 5.377ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_eth_clk125_ub = PERIOD TIMEGRP "eth_clk125_ub" TS_txoutclk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID (SLICE_X73Y99.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS (FF)
  Destination:          eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.752 - 0.489)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS to eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y101.AQ     Tcko                  0.118   eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
    SLICE_X73Y99.A4      net (fanout=2)        0.178   eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
    SLICE_X73Y99.CLK     Tah         (-Th)     0.032   eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_DATA_NO_FCS_DATA_WITH_FCS_MUX_790_o11
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.086ns logic, 0.178ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0 (SLICE_X66Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2 (FF)
  Destination:          eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.751 - 0.488)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2 to eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y50.AQ      Tcko                  0.100   eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2
    SLICE_X66Y49.A5      net (fanout=6)        0.230   eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2
    SLICE_X66Y49.CLK     Tah         (-Th)     0.059   eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0<0>
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/Mmux_next_rx_state11
                                                       eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.041ns logic, 0.230ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram (RAMB36_X2Y6.ADDRARDADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/addra_3 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (0.703 - 0.477)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/addra_3 to ipbus/udp_if/internal_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X57Y34.CQ           Tcko                  0.100   ipbus/udp_if/rx_ram_mux/addra<3>
                                                            ipbus/udp_if/rx_ram_mux/addra_3
    RAMB36_X2Y6.ADDRARDADDRL6 net (fanout=2)        0.324   ipbus/udp_if/rx_ram_mux/addra<3>
    RAMB36_X2Y6.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   ipbus/udp_if/internal_ram/Mram_ram
                                                            ipbus/udp_if/internal_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.241ns (-0.083ns logic, 0.324ns route)
                                                            (-34.4% logic, 134.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_clk125_ub = PERIOD TIMEGRP "eth_clk125_ub" TS_txoutclk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.600ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.400ns (156.250MHz) (Tgtxper_DRPCLK)
  Physical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/DRPCLK
  Logical resource: eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y3.DRPCLK
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 5.817ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKL
  Logical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 5.817ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKU
  Logical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_gt_clk / 0.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 467085 paths analyzed, 11196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.098ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/mux_out_reg_2 (SLICE_X53Y99.A5), 2735 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_16 (FF)
  Destination:          slaves/slave6/mux_out_reg_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.119ns (Levels of Logic = 7)
  Clock Path Skew:      0.106ns (1.360 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_16 to slaves/slave6/mux_out_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y119.BQ     Tcko                  0.308   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_16
    SLICE_X60Y138.B3     net (fanout=17)       2.602   slaves/slave6/addr2_reg<16>
    SLICE_X60Y138.B      Tilo                  0.053   N4857
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5363_o1
    SLICE_X66Y164.D4     net (fanout=132)      1.670   slaves/slave6/GND_610_o_GND_610_o_OR_5363_o
    SLICE_X66Y164.D      Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_5374_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5374_o
    SLICE_X72Y125.D5     net (fanout=41)       2.110   slaves/slave6/GND_610_o_GND_610_o_OR_5374_o
    SLICE_X72Y125.D      Tilo                  0.053   slaves/slave6/GND_610_o_INV_5822_o
                                                       slaves/slave6/GND_610_o_INV_5822_o1
    SLICE_X72Y124.CX     net (fanout=2)        0.426   slaves/slave6/GND_610_o_INV_5822_o
    SLICE_X72Y124.CMUX   Tcxc                  0.300   slaves/slave6/Mmux_mux_out34213
                                                       slaves/slave6/Mmux_mux_out95069_SW0
    SLICE_X66Y155.B3     net (fanout=1)        1.151   N2965
    SLICE_X66Y155.B      Tilo                  0.053   slaves/slave6/Mmux_mux_out95033
                                                       slaves/slave6/Mmux_mux_out95070
    SLICE_X40Y153.A3     net (fanout=1)        1.404   slaves/slave6/Mmux_mux_out95033
    SLICE_X40Y153.A      Tilo                  0.053   N5947
                                                       slaves/slave6/Mmux_mux_out95084
    SLICE_X53Y99.A5      net (fanout=1)        1.865   slaves/slave6/Mmux_mux_out95047
    SLICE_X53Y99.CLK     Tas                   0.018   slaves/slave6/mux_out_reg<3>
                                                       slaves/slave6/Mmux_mux_out950117
                                                       slaves/slave6/mux_out_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.119ns (0.891ns logic, 11.228ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_16 (FF)
  Destination:          slaves/slave6/mux_out_reg_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.119ns (Levels of Logic = 7)
  Clock Path Skew:      0.106ns (1.360 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_16 to slaves/slave6/mux_out_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y119.BQ     Tcko                  0.308   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_16
    SLICE_X60Y138.B3     net (fanout=17)       2.602   slaves/slave6/addr2_reg<16>
    SLICE_X60Y138.B      Tilo                  0.053   N4857
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5363_o1
    SLICE_X66Y164.D4     net (fanout=132)      1.670   slaves/slave6/GND_610_o_GND_610_o_OR_5363_o
    SLICE_X66Y164.D      Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_5374_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5374_o
    SLICE_X72Y125.D5     net (fanout=41)       2.110   slaves/slave6/GND_610_o_GND_610_o_OR_5374_o
    SLICE_X72Y125.D      Tilo                  0.053   slaves/slave6/GND_610_o_INV_5822_o
                                                       slaves/slave6/GND_610_o_INV_5822_o1
    SLICE_X73Y124.CX     net (fanout=2)        0.370   slaves/slave6/GND_610_o_INV_5822_o
    SLICE_X73Y124.CMUX   Tcxc                  0.291   N5145
                                                       slaves/slave6/Mmux_mux_out95069_SW1
    SLICE_X66Y155.B4     net (fanout=1)        1.216   N2966
    SLICE_X66Y155.B      Tilo                  0.053   slaves/slave6/Mmux_mux_out95033
                                                       slaves/slave6/Mmux_mux_out95070
    SLICE_X40Y153.A3     net (fanout=1)        1.404   slaves/slave6/Mmux_mux_out95033
    SLICE_X40Y153.A      Tilo                  0.053   N5947
                                                       slaves/slave6/Mmux_mux_out95084
    SLICE_X53Y99.A5      net (fanout=1)        1.865   slaves/slave6/Mmux_mux_out95047
    SLICE_X53Y99.CLK     Tas                   0.018   slaves/slave6/mux_out_reg<3>
                                                       slaves/slave6/Mmux_mux_out950117
                                                       slaves/slave6/mux_out_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.119ns (0.882ns logic, 11.237ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_10 (FF)
  Destination:          slaves/slave6/mux_out_reg_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.850ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.655 - 0.683)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_10 to slaves/slave6/mux_out_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y89.BQ      Tcko                  0.269   slaves/slave6/addr2_reg<10>
                                                       slaves/slave6/addr2_reg_10
    SLICE_X63Y144.B4     net (fanout=935)      2.552   slaves/slave6/addr2_reg<10>
    SLICE_X63Y144.B      Tilo                  0.053   slaves/slave6/addr2_reg<7>
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5368_o1_SW0
    SLICE_X66Y164.D1     net (fanout=30)       1.490   N1174
    SLICE_X66Y164.D      Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_5374_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_5374_o
    SLICE_X72Y125.D5     net (fanout=41)       2.110   slaves/slave6/GND_610_o_GND_610_o_OR_5374_o
    SLICE_X72Y125.D      Tilo                  0.053   slaves/slave6/GND_610_o_INV_5822_o
                                                       slaves/slave6/GND_610_o_INV_5822_o1
    SLICE_X73Y124.CX     net (fanout=2)        0.370   slaves/slave6/GND_610_o_INV_5822_o
    SLICE_X73Y124.CMUX   Tcxc                  0.291   N5145
                                                       slaves/slave6/Mmux_mux_out95069_SW1
    SLICE_X66Y155.B4     net (fanout=1)        1.216   N2966
    SLICE_X66Y155.B      Tilo                  0.053   slaves/slave6/Mmux_mux_out95033
                                                       slaves/slave6/Mmux_mux_out95070
    SLICE_X40Y153.A3     net (fanout=1)        1.404   slaves/slave6/Mmux_mux_out95033
    SLICE_X40Y153.A      Tilo                  0.053   N5947
                                                       slaves/slave6/Mmux_mux_out95084
    SLICE_X53Y99.A5      net (fanout=1)        1.865   slaves/slave6/Mmux_mux_out95047
    SLICE_X53Y99.CLK     Tas                   0.018   slaves/slave6/mux_out_reg<3>
                                                       slaves/slave6/Mmux_mux_out950117
                                                       slaves/slave6/mux_out_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.850ns (0.843ns logic, 11.007ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/mux_out_reg_14 (SLICE_X58Y117.A1), 5031 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_16 (FF)
  Destination:          slaves/slave6/mux_out_reg_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.774ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (1.155 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_16 to slaves/slave6/mux_out_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y119.BQ     Tcko                  0.308   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_16
    SLICE_X29Y94.D2      net (fanout=17)       2.040   slaves/slave6/addr2_reg<16>
    SLICE_X29Y94.D       Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_3083_o1
    SLICE_X78Y98.A6      net (fanout=29)       2.085   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
    SLICE_X78Y98.A       Tilo                  0.053   slaves/slave6/Mmux_mux_out3822
                                                       slaves/slave6/GND_610_o_INV_3512_o1
    SLICE_X90Y87.D1      net (fanout=95)       1.321   slaves/slave6/GND_610_o_INV_3512_o
    SLICE_X90Y87.CMUX    Topdc                 0.286   N1980
                                                       slaves/slave6/Mmux_mux_out25974_SW1_F
                                                       slaves/slave6/Mmux_mux_out25974_SW1
    SLICE_X76Y92.CX      net (fanout=2)        0.943   N1980
    SLICE_X76Y92.CMUX    Tcxc                  0.300   slaves/slave6/Mmux_mux_out2592
                                                       slaves/slave6/Mmux_mux_out25975_SW0
    SLICE_X57Y91.C3      net (fanout=2)        1.075   N4173
    SLICE_X57Y91.C       Tilo                  0.053   N5246
                                                       slaves/slave6/Mmux_mux_out25973_SW0
    SLICE_X59Y120.A3     net (fanout=2)        1.508   N5672
    SLICE_X59Y120.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out25911
                                                       slaves/slave6/Mmux_mux_out25965_SW0
    SLICE_X58Y117.A1     net (fanout=1)        0.714   N8021
    SLICE_X58Y117.CLK    Tas                  -0.018   slaves/slave6/mux_out_reg<15>
                                                       slaves/slave6/Mmux_mux_out25980
                                                       slaves/slave6/mux_out_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     10.774ns (1.088ns logic, 9.686ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_16 (FF)
  Destination:          slaves/slave6/mux_out_reg_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (1.155 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_16 to slaves/slave6/mux_out_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y119.BQ     Tcko                  0.308   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_16
    SLICE_X29Y94.D2      net (fanout=17)       2.040   slaves/slave6/addr2_reg<16>
    SLICE_X29Y94.D       Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_3083_o1
    SLICE_X78Y98.A6      net (fanout=29)       2.085   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
    SLICE_X78Y98.A       Tilo                  0.053   slaves/slave6/Mmux_mux_out3822
                                                       slaves/slave6/GND_610_o_INV_3512_o1
    SLICE_X90Y87.C1      net (fanout=95)       1.310   slaves/slave6/GND_610_o_INV_3512_o
    SLICE_X90Y87.CMUX    Tilo                  0.290   N1980
                                                       slaves/slave6/Mmux_mux_out25974_SW1_G
                                                       slaves/slave6/Mmux_mux_out25974_SW1
    SLICE_X76Y92.CX      net (fanout=2)        0.943   N1980
    SLICE_X76Y92.CMUX    Tcxc                  0.300   slaves/slave6/Mmux_mux_out2592
                                                       slaves/slave6/Mmux_mux_out25975_SW0
    SLICE_X57Y91.C3      net (fanout=2)        1.075   N4173
    SLICE_X57Y91.C       Tilo                  0.053   N5246
                                                       slaves/slave6/Mmux_mux_out25973_SW0
    SLICE_X59Y120.A3     net (fanout=2)        1.508   N5672
    SLICE_X59Y120.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out25911
                                                       slaves/slave6/Mmux_mux_out25965_SW0
    SLICE_X58Y117.A1     net (fanout=1)        0.714   N8021
    SLICE_X58Y117.CLK    Tas                  -0.018   slaves/slave6/mux_out_reg<15>
                                                       slaves/slave6/Mmux_mux_out25980
                                                       slaves/slave6/mux_out_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     10.767ns (1.092ns logic, 9.675ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_15 (FF)
  Destination:          slaves/slave6/mux_out_reg_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.527ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (1.155 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_15 to slaves/slave6/mux_out_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y119.AQ     Tcko                  0.308   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_15
    SLICE_X29Y94.D4      net (fanout=17)       1.793   slaves/slave6/addr2_reg<15>
    SLICE_X29Y94.D       Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_3083_o1
    SLICE_X78Y98.A6      net (fanout=29)       2.085   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
    SLICE_X78Y98.A       Tilo                  0.053   slaves/slave6/Mmux_mux_out3822
                                                       slaves/slave6/GND_610_o_INV_3512_o1
    SLICE_X90Y87.D1      net (fanout=95)       1.321   slaves/slave6/GND_610_o_INV_3512_o
    SLICE_X90Y87.CMUX    Topdc                 0.286   N1980
                                                       slaves/slave6/Mmux_mux_out25974_SW1_F
                                                       slaves/slave6/Mmux_mux_out25974_SW1
    SLICE_X76Y92.CX      net (fanout=2)        0.943   N1980
    SLICE_X76Y92.CMUX    Tcxc                  0.300   slaves/slave6/Mmux_mux_out2592
                                                       slaves/slave6/Mmux_mux_out25975_SW0
    SLICE_X57Y91.C3      net (fanout=2)        1.075   N4173
    SLICE_X57Y91.C       Tilo                  0.053   N5246
                                                       slaves/slave6/Mmux_mux_out25973_SW0
    SLICE_X59Y120.A3     net (fanout=2)        1.508   N5672
    SLICE_X59Y120.A      Tilo                  0.053   slaves/slave6/Mmux_mux_out25911
                                                       slaves/slave6/Mmux_mux_out25965_SW0
    SLICE_X58Y117.A1     net (fanout=1)        0.714   N8021
    SLICE_X58Y117.CLK    Tas                  -0.018   slaves/slave6/mux_out_reg<15>
                                                       slaves/slave6/Mmux_mux_out25980
                                                       slaves/slave6/mux_out_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     10.527ns (1.088ns logic, 9.439ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/mux_out_reg_15 (SLICE_X58Y117.C2), 5512 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_16 (FF)
  Destination:          slaves/slave6/mux_out_reg_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.723ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (1.155 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_16 to slaves/slave6/mux_out_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y119.BQ     Tcko                  0.308   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_16
    SLICE_X29Y94.D2      net (fanout=17)       2.040   slaves/slave6/addr2_reg<16>
    SLICE_X29Y94.D       Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_3083_o1
    SLICE_X78Y98.A6      net (fanout=29)       2.085   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
    SLICE_X78Y98.A       Tilo                  0.053   slaves/slave6/Mmux_mux_out3822
                                                       slaves/slave6/GND_610_o_INV_3512_o1
    SLICE_X88Y87.D2      net (fanout=95)       1.323   slaves/slave6/GND_610_o_INV_3512_o
    SLICE_X88Y87.CMUX    Topdc                 0.286   N7851
                                                       slaves/slave6/Mmux_mux_out30274_SW1_F
                                                       slaves/slave6/Mmux_mux_out30274_SW1
    SLICE_X72Y87.CX      net (fanout=2)        0.943   N1527
    SLICE_X72Y87.CMUX    Tcxc                  0.300   N3937
                                                       slaves/slave6/Mmux_mux_out30275_SW0
    SLICE_X61Y88.A2      net (fanout=2)        0.963   N3937
    SLICE_X61Y88.A       Tilo                  0.053   slaves/slave6/Mmux_mux_out3823
                                                       slaves/slave6/Mmux_mux_out30273_SW1
    SLICE_X58Y117.D2     net (fanout=2)        1.695   N5664
    SLICE_X58Y117.D      Tilo                  0.053   slaves/slave6/mux_out_reg<15>
                                                       slaves/slave6/Mmux_mux_out30265_SW1
    SLICE_X58Y117.C2     net (fanout=1)        0.588   N8040
    SLICE_X58Y117.CLK    Tas                  -0.020   slaves/slave6/mux_out_reg<15>
                                                       slaves/slave6/Mmux_mux_out30280
                                                       slaves/slave6/mux_out_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     10.723ns (1.086ns logic, 9.637ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_16 (FF)
  Destination:          slaves/slave6/mux_out_reg_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.717ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (1.155 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_16 to slaves/slave6/mux_out_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y119.BQ     Tcko                  0.308   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_16
    SLICE_X29Y94.D2      net (fanout=17)       2.040   slaves/slave6/addr2_reg<16>
    SLICE_X29Y94.D       Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_3083_o1
    SLICE_X78Y98.A6      net (fanout=29)       2.085   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
    SLICE_X78Y98.A       Tilo                  0.053   slaves/slave6/Mmux_mux_out3822
                                                       slaves/slave6/GND_610_o_INV_3512_o1
    SLICE_X88Y87.C2      net (fanout=95)       1.313   slaves/slave6/GND_610_o_INV_3512_o
    SLICE_X88Y87.CMUX    Tilo                  0.290   N7851
                                                       slaves/slave6/Mmux_mux_out30274_SW1_G
                                                       slaves/slave6/Mmux_mux_out30274_SW1
    SLICE_X72Y87.CX      net (fanout=2)        0.943   N1527
    SLICE_X72Y87.CMUX    Tcxc                  0.300   N3937
                                                       slaves/slave6/Mmux_mux_out30275_SW0
    SLICE_X61Y88.A2      net (fanout=2)        0.963   N3937
    SLICE_X61Y88.A       Tilo                  0.053   slaves/slave6/Mmux_mux_out3823
                                                       slaves/slave6/Mmux_mux_out30273_SW1
    SLICE_X58Y117.D2     net (fanout=2)        1.695   N5664
    SLICE_X58Y117.D      Tilo                  0.053   slaves/slave6/mux_out_reg<15>
                                                       slaves/slave6/Mmux_mux_out30265_SW1
    SLICE_X58Y117.C2     net (fanout=1)        0.588   N8040
    SLICE_X58Y117.CLK    Tas                  -0.020   slaves/slave6/mux_out_reg<15>
                                                       slaves/slave6/Mmux_mux_out30280
                                                       slaves/slave6/mux_out_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     10.717ns (1.090ns logic, 9.627ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/addr2_reg_15 (FF)
  Destination:          slaves/slave6/mux_out_reg_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.476ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (1.155 - 1.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/addr2_reg_15 to slaves/slave6/mux_out_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y119.AQ     Tcko                  0.308   slaves/slave6/addr2_reg<18>
                                                       slaves/slave6/addr2_reg_15
    SLICE_X29Y94.D4      net (fanout=17)       1.793   slaves/slave6/addr2_reg<15>
    SLICE_X29Y94.D       Tilo                  0.053   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
                                                       slaves/slave6/GND_610_o_GND_610_o_OR_3083_o1
    SLICE_X78Y98.A6      net (fanout=29)       2.085   slaves/slave6/GND_610_o_GND_610_o_OR_3083_o
    SLICE_X78Y98.A       Tilo                  0.053   slaves/slave6/Mmux_mux_out3822
                                                       slaves/slave6/GND_610_o_INV_3512_o1
    SLICE_X88Y87.D2      net (fanout=95)       1.323   slaves/slave6/GND_610_o_INV_3512_o
    SLICE_X88Y87.CMUX    Topdc                 0.286   N7851
                                                       slaves/slave6/Mmux_mux_out30274_SW1_F
                                                       slaves/slave6/Mmux_mux_out30274_SW1
    SLICE_X72Y87.CX      net (fanout=2)        0.943   N1527
    SLICE_X72Y87.CMUX    Tcxc                  0.300   N3937
                                                       slaves/slave6/Mmux_mux_out30275_SW0
    SLICE_X61Y88.A2      net (fanout=2)        0.963   N3937
    SLICE_X61Y88.A       Tilo                  0.053   slaves/slave6/Mmux_mux_out3823
                                                       slaves/slave6/Mmux_mux_out30273_SW1
    SLICE_X58Y117.D2     net (fanout=2)        1.695   N5664
    SLICE_X58Y117.D      Tilo                  0.053   slaves/slave6/mux_out_reg<15>
                                                       slaves/slave6/Mmux_mux_out30265_SW1
    SLICE_X58Y117.C2     net (fanout=1)        0.588   N8040
    SLICE_X58Y117.CLK    Tas                  -0.020   slaves/slave6/mux_out_reg<15>
                                                       slaves/slave6/Mmux_mux_out30280
                                                       slaves/slave6/mux_out_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     10.476ns (1.086ns logic, 9.390ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_gt_clk / 0.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/sendgen[22].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y18.DIADI20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/din_reg_20 (FF)
  Destination:          slaves/slave6/sendgen[22].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.357 - 0.294)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/din_reg_20 to slaves/slave6/sendgen[22].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y89.AQ         Tcko                  0.100   slaves/slave6/din_reg<23>
                                                          slaves/slave6/din_reg_20
    RAMB36_X2Y18.DIADI20    net (fanout=118)      0.261   slaves/slave6/din_reg<20>
    RAMB36_X2Y18.CLKARDCLKL Trckd_DIA   (-Th)     0.296   slaves/slave6/sendgen[22].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/sendgen[22].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.065ns (-0.196ns logic, 0.261ns route)
                                                          (-301.5% logic, 401.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/sendgen[6].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y18.DIADI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/din_reg_31 (FF)
  Destination:          slaves/slave6/sendgen[6].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.707 - 0.490)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/din_reg_31 to slaves/slave6/sendgen[6].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y95.DQ         Tcko                  0.100   slaves/slave6/din_reg<31>
                                                          slaves/slave6/din_reg_31
    RAMB36_X3Y18.DIADI31    net (fanout=118)      0.416   slaves/slave6/din_reg<31>
    RAMB36_X3Y18.CLKARDCLKU Trckd_DIA   (-Th)     0.296   slaves/slave6/sendgen[6].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/sendgen[6].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.220ns (-0.196ns logic, 0.416ns route)
                                                          (-89.1% logic, 189.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/sendgen[32].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y19.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/din_reg_2 (FF)
  Destination:          slaves/slave6/sendgen[32].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.358 - 0.296)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/din_reg_2 to slaves/slave6/sendgen[32].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y93.CQ         Tcko                  0.100   slaves/slave6/din_reg<3>
                                                          slaves/slave6/din_reg_2
    RAMB36_X2Y19.DIADI2     net (fanout=120)      0.262   slaves/slave6/din_reg<2>
    RAMB36_X2Y19.CLKARDCLKL Trckd_DIA   (-Th)     0.296   slaves/slave6/sendgen[32].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/sendgen[32].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.066ns (-0.196ns logic, 0.262ns route)
                                                          (-297.0% logic, 397.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_gt_clk / 0.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 29.817ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X0Y28.CLKARDCLKL
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 29.817ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X0Y28.CLKARDCLKU
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 29.817ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKBWRCLKL
  Logical resource: ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_slave6_mmcm_inst_clkout3 = PERIOD TIMEGRP         
"slaves_slave6_mmcm_inst_clkout3" TS_main_clk / 0.05 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30611 paths analyzed, 1736 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.803ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/stat_reg_10 (SLICE_X58Y157.A2), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     91.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/stat_reg_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.588ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.650 - 0.770)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/stat_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOADO4  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X76Y157.A1     net (fanout=7)        1.393   slaves/slave6/power_inst/instruction<4>
    SLICE_X76Y157.AMUX   Tilo                  0.181   slaves/slave6/power_inst/processor/KCPSM6_REG1
                                                       slaves/slave6/power_inst/processor/upper_reg_banks_RAMA
    SLICE_X77Y157.B1     net (fanout=2)        0.710   slaves/slave6/power_inst/processor/sy<4>
    SLICE_X77Y157.BMUX   Tilo                  0.184   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X66Y171.D4     net (fanout=16)       1.464   slaves/slave6/power_inst/port_id<4>
    SLICE_X66Y171.DMUX   Tilo                  0.178   N260
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_24_o<7>_SW0
    SLICE_X59Y154.B2     net (fanout=8)        1.652   N262
    SLICE_X59Y154.B      Tilo                  0.053   slaves/slave6/power_inst/stat_reg<9>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<10>1
    SLICE_X58Y157.A2     net (fanout=8)        0.711   slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<10>1
    SLICE_X58Y157.CLK    Tas                  -0.018   slaves/slave6/power_inst/stat_reg<13>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<10>2
                                                       slaves/slave6/power_inst/stat_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      8.588ns (2.658ns logic, 5.930ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/stat_reg_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.310ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.650 - 0.770)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/stat_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOADO5  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X76Y157.A2     net (fanout=7)        1.115   slaves/slave6/power_inst/instruction<5>
    SLICE_X76Y157.AMUX   Tilo                  0.181   slaves/slave6/power_inst/processor/KCPSM6_REG1
                                                       slaves/slave6/power_inst/processor/upper_reg_banks_RAMA
    SLICE_X77Y157.B1     net (fanout=2)        0.710   slaves/slave6/power_inst/processor/sy<4>
    SLICE_X77Y157.BMUX   Tilo                  0.184   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X66Y171.D4     net (fanout=16)       1.464   slaves/slave6/power_inst/port_id<4>
    SLICE_X66Y171.DMUX   Tilo                  0.178   N260
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_24_o<7>_SW0
    SLICE_X59Y154.B2     net (fanout=8)        1.652   N262
    SLICE_X59Y154.B      Tilo                  0.053   slaves/slave6/power_inst/stat_reg<9>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<10>1
    SLICE_X58Y157.A2     net (fanout=8)        0.711   slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<10>1
    SLICE_X58Y157.CLK    Tas                  -0.018   slaves/slave6/power_inst/stat_reg<13>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<10>2
                                                       slaves/slave6/power_inst/stat_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      8.310ns (2.658ns logic, 5.652ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/stat_reg_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.257ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.650 - 0.770)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/stat_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOADO6  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X76Y157.A3     net (fanout=7)        1.063   slaves/slave6/power_inst/instruction<6>
    SLICE_X76Y157.AMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_REG1
                                                       slaves/slave6/power_inst/processor/upper_reg_banks_RAMA
    SLICE_X77Y157.B1     net (fanout=2)        0.710   slaves/slave6/power_inst/processor/sy<4>
    SLICE_X77Y157.BMUX   Tilo                  0.184   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X66Y171.D4     net (fanout=16)       1.464   slaves/slave6/power_inst/port_id<4>
    SLICE_X66Y171.DMUX   Tilo                  0.178   N260
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_24_o<7>_SW0
    SLICE_X59Y154.B2     net (fanout=8)        1.652   N262
    SLICE_X59Y154.B      Tilo                  0.053   slaves/slave6/power_inst/stat_reg<9>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<10>1
    SLICE_X58Y157.A2     net (fanout=8)        0.711   slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<10>1
    SLICE_X58Y157.CLK    Tas                  -0.018   slaves/slave6/power_inst/stat_reg<13>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<10>2
                                                       slaves/slave6/power_inst/stat_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      8.257ns (2.657ns logic, 5.600ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/stat_reg_5 (SLICE_X57Y148.C3), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     91.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/stat_reg_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.440ns (Levels of Logic = 5)
  Clock Path Skew:      -0.197ns (1.279 - 1.476)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/stat_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOADO4  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X76Y157.A1     net (fanout=7)        1.393   slaves/slave6/power_inst/instruction<4>
    SLICE_X76Y157.AMUX   Tilo                  0.181   slaves/slave6/power_inst/processor/KCPSM6_REG1
                                                       slaves/slave6/power_inst/processor/upper_reg_banks_RAMA
    SLICE_X77Y157.B1     net (fanout=2)        0.710   slaves/slave6/power_inst/processor/sy<4>
    SLICE_X77Y157.BMUX   Tilo                  0.184   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X66Y171.D4     net (fanout=16)       1.464   slaves/slave6/power_inst/port_id<4>
    SLICE_X66Y171.DMUX   Tilo                  0.178   N260
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_24_o<7>_SW0
    SLICE_X61Y154.D3     net (fanout=8)        1.553   N262
    SLICE_X61Y154.D      Tilo                  0.053   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o<7>
    SLICE_X57Y148.C3     net (fanout=8)        0.626   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
    SLICE_X57Y148.CLK    Tas                   0.018   slaves/slave6/power_inst/stat_reg<6>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<5>1
                                                       slaves/slave6/power_inst/stat_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      8.440ns (2.694ns logic, 5.746ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/stat_reg_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.162ns (Levels of Logic = 5)
  Clock Path Skew:      -0.197ns (1.279 - 1.476)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/stat_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOADO5  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X76Y157.A2     net (fanout=7)        1.115   slaves/slave6/power_inst/instruction<5>
    SLICE_X76Y157.AMUX   Tilo                  0.181   slaves/slave6/power_inst/processor/KCPSM6_REG1
                                                       slaves/slave6/power_inst/processor/upper_reg_banks_RAMA
    SLICE_X77Y157.B1     net (fanout=2)        0.710   slaves/slave6/power_inst/processor/sy<4>
    SLICE_X77Y157.BMUX   Tilo                  0.184   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X66Y171.D4     net (fanout=16)       1.464   slaves/slave6/power_inst/port_id<4>
    SLICE_X66Y171.DMUX   Tilo                  0.178   N260
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_24_o<7>_SW0
    SLICE_X61Y154.D3     net (fanout=8)        1.553   N262
    SLICE_X61Y154.D      Tilo                  0.053   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o<7>
    SLICE_X57Y148.C3     net (fanout=8)        0.626   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
    SLICE_X57Y148.CLK    Tas                   0.018   slaves/slave6/power_inst/stat_reg<6>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<5>1
                                                       slaves/slave6/power_inst/stat_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      8.162ns (2.694ns logic, 5.468ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/stat_reg_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.109ns (Levels of Logic = 5)
  Clock Path Skew:      -0.197ns (1.279 - 1.476)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/stat_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOADO6  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X76Y157.A3     net (fanout=7)        1.063   slaves/slave6/power_inst/instruction<6>
    SLICE_X76Y157.AMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_REG1
                                                       slaves/slave6/power_inst/processor/upper_reg_banks_RAMA
    SLICE_X77Y157.B1     net (fanout=2)        0.710   slaves/slave6/power_inst/processor/sy<4>
    SLICE_X77Y157.BMUX   Tilo                  0.184   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X66Y171.D4     net (fanout=16)       1.464   slaves/slave6/power_inst/port_id<4>
    SLICE_X66Y171.DMUX   Tilo                  0.178   N260
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_24_o<7>_SW0
    SLICE_X61Y154.D3     net (fanout=8)        1.553   N262
    SLICE_X61Y154.D      Tilo                  0.053   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o<7>
    SLICE_X57Y148.C3     net (fanout=8)        0.626   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
    SLICE_X57Y148.CLK    Tas                   0.018   slaves/slave6/power_inst/stat_reg<6>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<5>1
                                                       slaves/slave6/power_inst/stat_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      8.109ns (2.693ns logic, 5.416ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/stat_reg_4 (SLICE_X57Y148.B5), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     91.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/stat_reg_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.406ns (Levels of Logic = 5)
  Clock Path Skew:      -0.197ns (1.279 - 1.476)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/stat_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOADO4  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X76Y157.A1     net (fanout=7)        1.393   slaves/slave6/power_inst/instruction<4>
    SLICE_X76Y157.AMUX   Tilo                  0.181   slaves/slave6/power_inst/processor/KCPSM6_REG1
                                                       slaves/slave6/power_inst/processor/upper_reg_banks_RAMA
    SLICE_X77Y157.B1     net (fanout=2)        0.710   slaves/slave6/power_inst/processor/sy<4>
    SLICE_X77Y157.BMUX   Tilo                  0.184   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X66Y171.D4     net (fanout=16)       1.464   slaves/slave6/power_inst/port_id<4>
    SLICE_X66Y171.DMUX   Tilo                  0.178   N260
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_24_o<7>_SW0
    SLICE_X61Y154.D3     net (fanout=8)        1.553   N262
    SLICE_X61Y154.D      Tilo                  0.053   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o<7>
    SLICE_X57Y148.B5     net (fanout=8)        0.591   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
    SLICE_X57Y148.CLK    Tas                   0.019   slaves/slave6/power_inst/stat_reg<6>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<4>1
                                                       slaves/slave6/power_inst/stat_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      8.406ns (2.695ns logic, 5.711ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/stat_reg_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.197ns (1.279 - 1.476)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/stat_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOADO5  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X76Y157.A2     net (fanout=7)        1.115   slaves/slave6/power_inst/instruction<5>
    SLICE_X76Y157.AMUX   Tilo                  0.181   slaves/slave6/power_inst/processor/KCPSM6_REG1
                                                       slaves/slave6/power_inst/processor/upper_reg_banks_RAMA
    SLICE_X77Y157.B1     net (fanout=2)        0.710   slaves/slave6/power_inst/processor/sy<4>
    SLICE_X77Y157.BMUX   Tilo                  0.184   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X66Y171.D4     net (fanout=16)       1.464   slaves/slave6/power_inst/port_id<4>
    SLICE_X66Y171.DMUX   Tilo                  0.178   N260
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_24_o<7>_SW0
    SLICE_X61Y154.D3     net (fanout=8)        1.553   N262
    SLICE_X61Y154.D      Tilo                  0.053   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o<7>
    SLICE_X57Y148.B5     net (fanout=8)        0.591   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
    SLICE_X57Y148.CLK    Tas                   0.019   slaves/slave6/power_inst/stat_reg<6>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<4>1
                                                       slaves/slave6/power_inst/stat_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      8.128ns (2.695ns logic, 5.433ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom (RAM)
  Destination:          slaves/slave6/power_inst/stat_reg_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      8.075ns (Levels of Logic = 5)
  Clock Path Skew:      -0.197ns (1.279 - 1.476)
  Source Clock:         slaves/slave6/slow_clk rising at 0.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom to slaves/slave6/power_inst/stat_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOADO6  Trcko_DOA             2.080   slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
                                                       slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
    SLICE_X76Y157.A3     net (fanout=7)        1.063   slaves/slave6/power_inst/instruction<6>
    SLICE_X76Y157.AMUX   Tilo                  0.180   slaves/slave6/power_inst/processor/KCPSM6_REG1
                                                       slaves/slave6/power_inst/processor/upper_reg_banks_RAMA
    SLICE_X77Y157.B1     net (fanout=2)        0.710   slaves/slave6/power_inst/processor/sy<4>
    SLICE_X77Y157.BMUX   Tilo                  0.184   slaves/slave6/power_inst/processor/KCPSM6_PORT_ID
                                                       slaves/slave6/power_inst/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X66Y171.D4     net (fanout=16)       1.464   slaves/slave6/power_inst/port_id<4>
    SLICE_X66Y171.DMUX   Tilo                  0.178   N260
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_24_o<7>_SW0
    SLICE_X61Y154.D3     net (fanout=8)        1.553   N262
    SLICE_X61Y154.D      Tilo                  0.053   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
                                                       slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o<7>
    SLICE_X57Y148.B5     net (fanout=8)        0.591   slaves/slave6/power_inst/PWR_157_o_port_id[7]_equal_18_o
    SLICE_X57Y148.CLK    Tas                   0.019   slaves/slave6/power_inst/stat_reg<6>
                                                       slaves/slave6/power_inst/GND_671_o_stat_reg[15]_select_39_OUT<4>1
                                                       slaves/slave6/power_inst/stat_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      8.075ns (2.694ns logic, 5.381ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_slave6_mmcm_inst_clkout3 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout3" TS_main_clk / 0.05 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/processor/stack_ram_high_RAMA (SLICE_X78Y158.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          slaves/slave6/power_inst/processor/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         slaves/slave6/slow_clk rising at 100.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.pointer_flop to slaves/slave6/power_inst/processor/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y158.AQ     Tcko                  0.100   slaves/slave6/power_inst/processor/KCPSM6_STACK0
                                                       slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X78Y158.D1     net (fanout=9)        0.239   slaves/slave6/power_inst/processor/stack_pointer<0>
    SLICE_X78Y158.CLK    Tah         (-Th)     0.297   slaves/slave6/power_inst/processor/KCPSM6_STACK_RAM1
                                                       slaves/slave6/power_inst/processor/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.042ns (-0.197ns logic, 0.239ns route)
                                                       (-469.0% logic, 569.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/processor/stack_ram_high_RAMA_D1 (SLICE_X78Y158.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          slaves/slave6/power_inst/processor/stack_ram_high_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         slaves/slave6/slow_clk rising at 100.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.pointer_flop to slaves/slave6/power_inst/processor/stack_ram_high_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y158.AQ     Tcko                  0.100   slaves/slave6/power_inst/processor/KCPSM6_STACK0
                                                       slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X78Y158.D1     net (fanout=9)        0.239   slaves/slave6/power_inst/processor/stack_pointer<0>
    SLICE_X78Y158.CLK    Tah         (-Th)     0.297   slaves/slave6/power_inst/processor/KCPSM6_STACK_RAM1
                                                       slaves/slave6/power_inst/processor/stack_ram_high_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.042ns (-0.197ns logic, 0.239ns route)
                                                       (-469.0% logic, 569.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/power_inst/processor/stack_ram_high_RAMB (SLICE_X78Y158.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          slaves/slave6/power_inst/processor/stack_ram_high_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         slaves/slave6/slow_clk rising at 100.000ns
  Destination Clock:    slaves/slave6/slow_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.pointer_flop to slaves/slave6/power_inst/processor/stack_ram_high_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y158.AQ     Tcko                  0.100   slaves/slave6/power_inst/processor/KCPSM6_STACK0
                                                       slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X78Y158.D1     net (fanout=9)        0.239   slaves/slave6/power_inst/processor/stack_pointer<0>
    SLICE_X78Y158.CLK    Tah         (-Th)     0.297   slaves/slave6/power_inst/processor/KCPSM6_STACK_RAM1
                                                       slaves/slave6/power_inst/processor/stack_ram_high_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.042ns (-0.197ns logic, 0.239ns route)
                                                       (-469.0% logic, 569.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_slave6_mmcm_inst_clkout3 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout3" TS_main_clk / 0.05 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.817ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLKL
  Logical resource: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLKL
  Location pin: RAMB36_X4Y30.CLKARDCLKL
  Clock network: slaves/slave6/slow_clk
--------------------------------------------------------------------------------
Slack: 97.817ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLKU
  Logical resource: slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLKU
  Location pin: RAMB36_X4Y30.CLKARDCLKU
  Clock network: slaves/slave6/slow_clk
--------------------------------------------------------------------------------
Slack: 98.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: slaves/slave6/power_inst/processor/KCPSM6_REG0/CLK
  Logical resource: slaves/slave6/power_inst/processor/lower_reg_banks_RAMA/CLK
  Location pin: SLICE_X76Y156.CLK
  Clock network: slaves/slave6/slow_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_slave6_mmcm_inst_clkout1 = PERIOD TIMEGRP         
"slaves_slave6_mmcm_inst_clkout1" TS_main_clk / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.600ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_slave6_mmcm_inst_clkout1 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout1" TS_main_clk / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.400ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: slaves/slave6/mmcm_inst/clkout2_buf/I0
  Logical resource: slaves/slave6/mmcm_inst/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: slaves/slave6/mmcm_inst/clkout1
--------------------------------------------------------------------------------
Slack: 18.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: mc_a_OBUF/CLK
  Logical resource: slaves/slave6/MC_A_inst/CK
  Location pin: OLOGIC_X0Y223.CLK
  Clock network: slaves/slave6/clk_a
--------------------------------------------------------------------------------
Slack: 19.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.350ns (Tcl)
  Physical resource: slaves/slave6/ILA_inst/U0/iTRIG_IN<118>/CLK
  Logical resource: slaves/slave6/ILA_inst/U0/I_TQ0.G_TW[117].U_TQ/CK
  Location pin: SLICE_X48Y190.CLK
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_slave6_mmcm_inst_clkout0 = PERIOD TIMEGRP         
"slaves_slave6_mmcm_inst_clkout0" TS_main_clk / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34322 paths analyzed, 16180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.319ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 (RAMB36_X4Y33.ADDRBWRADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR (FF)
  Destination:          slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.996ns (Levels of Logic = 0)
  Clock Path Skew:      -0.250ns (1.234 - 1.484)
  Source Clock:         slaves/slave6/clk rising at 0.000ns
  Destination Clock:    slaves/slave6/clk rising at 20.000ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR to slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y226.BMUX         Tshcko                0.346   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR
    RAMB36_X4Y33.ADDRBWRADDRL6 net (fanout=120)      5.171   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<5>
    RAMB36_X4Y33.CLKBWRCLKL    Trcck_ADDRB           0.479   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            5.996ns (0.825ns logic, 5.171ns route)
                                                             (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 (RAMB36_X4Y33.ADDRBWRADDRU6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR (FF)
  Destination:          slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.996ns (Levels of Logic = 0)
  Clock Path Skew:      -0.250ns (1.234 - 1.484)
  Source Clock:         slaves/slave6/clk rising at 0.000ns
  Destination Clock:    slaves/slave6/clk rising at 20.000ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR to slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y226.BMUX         Tshcko                0.346   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR
    RAMB36_X4Y33.ADDRBWRADDRU6 net (fanout=120)      5.171   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<5>
    RAMB36_X4Y33.CLKBWRCLKU    Trcck_ADDRB           0.479   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            5.996ns (0.825ns logic, 5.171ns route)
                                                             (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 (RAMB36_X4Y33.ADDRBWRADDRL8), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR (FF)
  Destination:          slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.985ns (Levels of Logic = 0)
  Clock Path Skew:      -0.250ns (1.234 - 1.484)
  Source Clock:         slaves/slave6/clk rising at 0.000ns
  Destination Clock:    slaves/slave6/clk rising at 20.000ns
  Clock Uncertainty:    0.073ns

  Clock Uncertainty:          0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.128ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR to slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y226.DMUX         Tshcko                0.349   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR
    RAMB36_X4Y33.ADDRBWRADDRL8 net (fanout=120)      5.157   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
    RAMB36_X4Y33.CLKBWRCLKL    Trcck_ADDRB           0.479   slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
                                                             slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            5.985ns (0.828ns logic, 5.157ns route)
                                                             (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_slave6_mmcm_inst_clkout0 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout0" TS_main_clk / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y28.DIBDI29), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/recgen[15].ivec_inst/din_reg_29 (FF)
  Destination:          slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.391 - 0.327)
  Source Clock:         slaves/slave6/clk rising at 20.000ns
  Destination Clock:    slaves/slave6/clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/recgen[15].ivec_inst/din_reg_29 to slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y142.BQ        Tcko                  0.118   slaves/slave6/recgen[15].ivec_inst/din_reg<30>
                                                          slaves/slave6/recgen[15].ivec_inst/din_reg_29
    RAMB36_X1Y28.DIBDI29    net (fanout=2)        0.242   slaves/slave6/recgen[15].ivec_inst/din_reg<29>
    RAMB36_X1Y28.CLKBWRCLKU Trckd_DIB   (-Th)     0.296   slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/recgen[15].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.064ns (-0.178ns logic, 0.242ns route)
                                                          (-278.1% logic, 378.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/recgen[31].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y30.DIBDI30), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/recgen[31].ivec_inst/din_reg_30 (FF)
  Destination:          slaves/slave6/recgen[31].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.358 - 0.296)
  Source Clock:         slaves/slave6/clk rising at 20.000ns
  Destination Clock:    slaves/slave6/clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/recgen[31].ivec_inst/din_reg_30 to slaves/slave6/recgen[31].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y155.CQ        Tcko                  0.118   slaves/slave6/recgen[31].ivec_inst/din_reg<30>
                                                          slaves/slave6/recgen[31].ivec_inst/din_reg_30
    RAMB36_X2Y30.DIBDI30    net (fanout=2)        0.240   slaves/slave6/recgen[31].ivec_inst/din_reg<30>
    RAMB36_X2Y30.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   slaves/slave6/recgen[31].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/recgen[31].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.062ns (-0.178ns logic, 0.240ns route)
                                                          (-287.1% logic, 387.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y27.DIBDI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave6/recgen[4].ivec_inst/din_reg_14 (FF)
  Destination:          slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.352 - 0.294)
  Source Clock:         slaves/slave6/clk rising at 20.000ns
  Destination Clock:    slaves/slave6/clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave6/recgen[4].ivec_inst/din_reg_14 to slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y138.CQ        Tcko                  0.118   slaves/slave6/recgen[4].ivec_inst/din_reg<15>
                                                          slaves/slave6/recgen[4].ivec_inst/din_reg_14
    RAMB36_X2Y27.DIBDI14    net (fanout=2)        0.236   slaves/slave6/recgen[4].ivec_inst/din_reg<14>
    RAMB36_X2Y27.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          slaves/slave6/recgen[4].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.058ns (-0.178ns logic, 0.236ns route)
                                                          (-306.9% logic, 406.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_slave6_mmcm_inst_clkout0 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout0" TS_main_clk / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.817ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X0Y28.CLKBWRCLKL
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------
Slack: 17.817ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Logical resource: slaves/slave6/recgen[14].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Location pin: RAMB36_X0Y28.CLKBWRCLKU
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------
Slack: 17.817ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: slaves/slave6/recgen[12].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: slaves/slave6/recgen[12].ivec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X3Y29.CLKBWRCLKL
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_slave6_mmcm_inst_clkout2 = PERIOD TIMEGRP         
"slaves_slave6_mmcm_inst_clkout2" TS_main_clk / 0.25 PHASE 2.5 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.600ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_slave6_mmcm_inst_clkout2 = PERIOD TIMEGRP
        "slaves_slave6_mmcm_inst_clkout2" TS_main_clk / 0.25 PHASE 2.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 18.400ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: slaves/slave6/mmcm_inst/clkout3_buf/I0
  Logical resource: slaves/slave6/mmcm_inst/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: slaves/slave6/mmcm_inst/clkout2
--------------------------------------------------------------------------------
Slack: 18.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: mc_b_OBUF/CLK
  Logical resource: slaves/slave6/MC_B_inst/CK
  Location pin: OLOGIC_X0Y216.CLK
  Clock network: slaves/slave6/clk_b
--------------------------------------------------------------------------------
Slack: 19.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.350ns (Tcl)
  Physical resource: slaves/slave6/ILA_inst/U0/iTRIG_IN<118>/CLK
  Logical resource: slaves/slave6/ILA_inst/U0/I_TQ0.G_TW[116].U_TQ/CK
  Location pin: SLICE_X48Y190.CLK
  Clock network: slaves/slave6/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_txoutclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_txoutclk                    |     16.000ns|      6.000ns|     14.684ns|            0|            0|            0|        47223|
| TS_eth_clk62_5_ub             |     16.000ns|      6.678ns|          N/A|            0|            0|         1113|            0|
| TS_eth_clk125_ub              |      8.000ns|      7.342ns|          N/A|            0|            0|        46110|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_gt_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gt_clk                      |      8.000ns|      4.122ns|      3.025ns|            0|            0|         2059|       467085|
| TS_clocks_clk_ipb_i           |     32.000ns|     12.098ns|          N/A|            0|            0|       467085|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_main_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_main_clk                    |      5.000ns|      2.800ns|      1.580ns|            0|            0|            0|        64933|
| TS_slaves_slave6_mmcm_inst_clk|    100.000ns|      8.803ns|          N/A|            0|            0|        30611|            0|
| out3                          |             |             |             |             |             |             |             |
| TS_slaves_slave6_mmcm_inst_clk|     20.000ns|      1.600ns|          N/A|            0|            0|            0|            0|
| out1                          |             |             |             |             |             |             |             |
| TS_slaves_slave6_mmcm_inst_clk|     20.000ns|      6.319ns|          N/A|            0|            0|        34322|            0|
| out0                          |             |             |             |             |             |             |             |
| TS_slaves_slave6_mmcm_inst_clk|     20.000ns|      1.600ns|          N/A|            0|            0|            0|            0|
| out2                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gt_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gt_clkn        |   12.098|         |         |         |
gt_clkp        |   12.098|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gt_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gt_clkn        |   12.098|         |         |         |
gt_clkp        |   12.098|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk_n       |    8.803|         |         |         |
sysclk_p       |    8.803|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk_n       |    8.803|         |         |         |
sysclk_p       |    8.803|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 581300 paths, 0 nets, and 79622 connections

Design statistics:
   Minimum period:  12.098ns{1}   (Maximum frequency:  82.658MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug  4 09:46:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1139 MB



