INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 6 ALU/Exp. 6 ALU.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/CONTROL_UNIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/I_FLAG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity I_FLAG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/PC_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/SCRATCH_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SCRATCH_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/SP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SP
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/branch_pred.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_pred
ERROR: [VRFC 10-91] pc_count_alt is not declared [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/branch_pred.vhd:68]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/branch_pred.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/branch_pred.vhd ignored due to errors
