ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB50:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 2


  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  46:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  47:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  48:Core/Src/main.c **** TIM_HandleTypeDef htim14;
  49:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  50:Core/Src/main.c **** TIM_HandleTypeDef htim17;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** UART_HandleTypeDef huart1;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:Core/Src/main.c **** void SystemClock_Config(void);
  60:Core/Src/main.c **** static void MX_GPIO_Init(void);
  61:Core/Src/main.c **** static void MX_ADC_Init(void);
  62:Core/Src/main.c **** static void MX_TIM1_Init(void);
  63:Core/Src/main.c **** static void MX_TIM2_Init(void);
  64:Core/Src/main.c **** static void MX_TIM3_Init(void);
  65:Core/Src/main.c **** static void MX_TIM17_Init(void);
  66:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  67:Core/Src/main.c **** static void MX_TIM14_Init(void);
  68:Core/Src/main.c **** static void MX_TIM16_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /**
  79:Core/Src/main.c ****   * @brief  The application entry point.
  80:Core/Src/main.c ****   * @retval int
  81:Core/Src/main.c ****   */
  82:Core/Src/main.c **** int main(void)
  83:Core/Src/main.c **** {
  84:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****     /* USER CODE END 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****     /* MCU Configuration--------------------------------------------------------*/
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 3


  91:Core/Src/main.c ****     HAL_Init();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****     /* USER CODE BEGIN Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****     /* USER CODE END Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****     /* Configure the system clock */
  98:Core/Src/main.c ****     SystemClock_Config();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****     /* USER CODE BEGIN SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****     /* USER CODE END SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     /* Initialize all configured peripherals */
 105:Core/Src/main.c ****     MX_GPIO_Init();
 106:Core/Src/main.c ****     MX_ADC_Init();
 107:Core/Src/main.c ****     MX_TIM1_Init();
 108:Core/Src/main.c ****     MX_TIM2_Init();
 109:Core/Src/main.c ****     MX_TIM3_Init();
 110:Core/Src/main.c ****     MX_TIM17_Init();
 111:Core/Src/main.c ****     MX_USART1_UART_Init();
 112:Core/Src/main.c ****     MX_TIM14_Init();
 113:Core/Src/main.c ****     MX_TIM16_Init();
 114:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 115:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim14);
 116:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim16);
 117:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim17);
 118:Core/Src/main.c ****     Os_Init_Task();
 119:Core/Src/main.c ****     /* USER CODE END 2 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* Infinite loop */
 122:Core/Src/main.c ****     /* USER CODE BEGIN WHILE */
 123:Core/Src/main.c ****     while (1)
 124:Core/Src/main.c ****     {
 125:Core/Src/main.c ****         /* USER CODE END WHILE */
 126:Core/Src/main.c ****         Os_Handler();
 127:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 128:Core/Src/main.c ****     }
 129:Core/Src/main.c ****     /* USER CODE END 3 */
 130:Core/Src/main.c **** }
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** /**
 133:Core/Src/main.c ****   * @brief System Clock Configuration
 134:Core/Src/main.c ****   * @retval None
 135:Core/Src/main.c ****   */
 136:Core/Src/main.c **** void SystemClock_Config(void)
 137:Core/Src/main.c **** {
 138:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 140:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 143:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 146:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 4


 148:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 161:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 162:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 171:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 172:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****     Error_Handler();
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c **** }
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief ADC Initialization Function
 180:Core/Src/main.c ****   * @param None
 181:Core/Src/main.c ****   * @retval None
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c **** static void MX_ADC_Init(void)
 184:Core/Src/main.c **** {
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 195:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c ****   hadc.Instance = ADC1;
 198:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 199:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 200:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 201:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 202:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 203:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 204:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 5


 205:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 206:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 207:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 208:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 209:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = DISABLE;
 210:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 211:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 212:Core/Src/main.c ****   {
 213:Core/Src/main.c ****     Error_Handler();
 214:Core/Src/main.c ****   }
 215:Core/Src/main.c ****   /** Configure for the selected ADC regular channel to be converted.
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 218:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 219:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 220:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 221:Core/Src/main.c ****   {
 222:Core/Src/main.c ****     Error_Handler();
 223:Core/Src/main.c ****   }
 224:Core/Src/main.c ****   /** Configure for the selected ADC regular channel to be converted.
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_8;
 227:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****     Error_Handler();
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c ****   /** Configure for the selected ADC regular channel to be converted.
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_9;
 234:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 235:Core/Src/main.c ****   {
 236:Core/Src/main.c ****     Error_Handler();
 237:Core/Src/main.c ****   }
 238:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** }
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** /**
 245:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 246:Core/Src/main.c ****   * @param None
 247:Core/Src/main.c ****   * @retval None
 248:Core/Src/main.c ****   */
 249:Core/Src/main.c **** static void MX_TIM1_Init(void)
 250:Core/Src/main.c **** {
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 257:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 258:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 261:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 6


 262:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 263:Core/Src/main.c ****   htim1.Instance = TIM1;
 264:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 265:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 266:Core/Src/main.c ****   htim1.Init.Period = 65535;
 267:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 268:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 269:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 270:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****     Error_Handler();
 273:Core/Src/main.c ****   }
 274:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 275:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 276:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 277:Core/Src/main.c ****   {
 278:Core/Src/main.c ****     Error_Handler();
 279:Core/Src/main.c ****   }
 280:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 281:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 282:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 283:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 284:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 285:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 286:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 287:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****     Error_Handler();
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 292:Core/Src/main.c ****   {
 293:Core/Src/main.c ****     Error_Handler();
 294:Core/Src/main.c ****   }
 295:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****     Error_Handler();
 298:Core/Src/main.c ****   }
 299:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 300:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 301:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 302:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 303:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 304:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 305:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 306:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     Error_Handler();
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 313:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** }
 316:Core/Src/main.c **** 
 317:Core/Src/main.c **** /**
 318:Core/Src/main.c ****   * @brief TIM2 Initialization Function
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 7


 319:Core/Src/main.c ****   * @param None
 320:Core/Src/main.c ****   * @retval None
 321:Core/Src/main.c ****   */
 322:Core/Src/main.c **** static void MX_TIM2_Init(void)
 323:Core/Src/main.c **** {
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 330:Core/Src/main.c ****   TIM_HallSensor_InitTypeDef sConfig = {0};
 331:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 336:Core/Src/main.c ****   htim2.Instance = TIM2;
 337:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 338:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 339:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 340:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 341:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 342:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 343:Core/Src/main.c ****   {
 344:Core/Src/main.c ****     Error_Handler();
 345:Core/Src/main.c ****   }
 346:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 347:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 348:Core/Src/main.c ****   {
 349:Core/Src/main.c ****     Error_Handler();
 350:Core/Src/main.c ****   }
 351:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 352:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 353:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 354:Core/Src/main.c ****   sConfig.Commutation_Delay = 0;
 355:Core/Src/main.c ****   if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 360:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 361:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 362:Core/Src/main.c ****   {
 363:Core/Src/main.c ****     Error_Handler();
 364:Core/Src/main.c ****   }
 365:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** }
 370:Core/Src/main.c **** 
 371:Core/Src/main.c **** /**
 372:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 373:Core/Src/main.c ****   * @param None
 374:Core/Src/main.c ****   * @retval None
 375:Core/Src/main.c ****   */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 8


 376:Core/Src/main.c **** static void MX_TIM3_Init(void)
 377:Core/Src/main.c **** {
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 384:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 389:Core/Src/main.c ****   htim3.Instance = TIM3;
 390:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 391:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 392:Core/Src/main.c ****   htim3.Init.Period = 65535;
 393:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 394:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 395:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 396:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 397:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 398:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 399:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 400:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 401:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 402:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 403:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 404:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 405:Core/Src/main.c ****   {
 406:Core/Src/main.c ****     Error_Handler();
 407:Core/Src/main.c ****   }
 408:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 409:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 410:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 411:Core/Src/main.c ****   {
 412:Core/Src/main.c ****     Error_Handler();
 413:Core/Src/main.c ****   }
 414:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c **** }
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** /**
 421:Core/Src/main.c ****   * @brief TIM14 Initialization Function
 422:Core/Src/main.c ****   * @param None
 423:Core/Src/main.c ****   * @retval None
 424:Core/Src/main.c ****   */
 425:Core/Src/main.c **** static void MX_TIM14_Init(void)
 426:Core/Src/main.c **** {
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 0 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END TIM14_Init 0 */
 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 9


 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE END TIM14_Init 1 */
 435:Core/Src/main.c ****   htim14.Instance = TIM14;
 436:Core/Src/main.c ****   htim14.Init.Prescaler = 47;
 437:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 438:Core/Src/main.c ****   htim14.Init.Period = 9999;
 439:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 440:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 441:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 442:Core/Src/main.c ****   {
 443:Core/Src/main.c ****     Error_Handler();
 444:Core/Src/main.c ****   }
 445:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 2 */
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE END TIM14_Init 2 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c **** }
 450:Core/Src/main.c **** 
 451:Core/Src/main.c **** /**
 452:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 453:Core/Src/main.c ****   * @param None
 454:Core/Src/main.c ****   * @retval None
 455:Core/Src/main.c ****   */
 456:Core/Src/main.c **** static void MX_TIM16_Init(void)
 457:Core/Src/main.c **** {
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 466:Core/Src/main.c ****   htim16.Instance = TIM16;
 467:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 468:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 469:Core/Src/main.c ****   htim16.Init.Period = 4999;
 470:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 471:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 472:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 473:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 474:Core/Src/main.c ****   {
 475:Core/Src/main.c ****     Error_Handler();
 476:Core/Src/main.c ****   }
 477:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c **** }
 482:Core/Src/main.c **** 
 483:Core/Src/main.c **** /**
 484:Core/Src/main.c ****   * @brief TIM17 Initialization Function
 485:Core/Src/main.c ****   * @param None
 486:Core/Src/main.c ****   * @retval None
 487:Core/Src/main.c ****   */
 488:Core/Src/main.c **** static void MX_TIM17_Init(void)
 489:Core/Src/main.c **** {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 10


 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* USER CODE END TIM17_Init 0 */
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /* USER CODE END TIM17_Init 1 */
 498:Core/Src/main.c ****   htim17.Instance = TIM17;
 499:Core/Src/main.c ****   htim17.Init.Prescaler = 47;
 500:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 501:Core/Src/main.c ****   htim17.Init.Period = 99;
 502:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 503:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 504:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 505:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 506:Core/Src/main.c ****   {
 507:Core/Src/main.c ****     Error_Handler();
 508:Core/Src/main.c ****   }
 509:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /* USER CODE END TIM17_Init 2 */
 512:Core/Src/main.c **** 
 513:Core/Src/main.c **** }
 514:Core/Src/main.c **** 
 515:Core/Src/main.c **** /**
 516:Core/Src/main.c ****   * @brief USART1 Initialization Function
 517:Core/Src/main.c ****   * @param None
 518:Core/Src/main.c ****   * @retval None
 519:Core/Src/main.c ****   */
 520:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 521:Core/Src/main.c **** {
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 530:Core/Src/main.c ****   huart1.Instance = USART1;
 531:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 532:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 533:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 534:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 535:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 536:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 537:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 538:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 539:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 540:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 541:Core/Src/main.c ****   {
 542:Core/Src/main.c ****     Error_Handler();
 543:Core/Src/main.c ****   }
 544:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 545:Core/Src/main.c **** 
 546:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 11


 547:Core/Src/main.c **** 
 548:Core/Src/main.c **** }
 549:Core/Src/main.c **** 
 550:Core/Src/main.c **** /**
 551:Core/Src/main.c ****   * @brief GPIO Initialization Function
 552:Core/Src/main.c ****   * @param None
 553:Core/Src/main.c ****   * @retval None
 554:Core/Src/main.c ****   */
 555:Core/Src/main.c **** static void MX_GPIO_Init(void)
 556:Core/Src/main.c **** {
  26              		.loc 1 556 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 557:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 557 3 view .LVU1
  41              		.loc 1 557 20 is_stmt 0 view .LVU2
  42 0004 1422     		movs	r2, #20
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 560:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  47              		.loc 1 560 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 560 3 view .LVU4
  50              		.loc 1 560 3 view .LVU5
  51 000e 184B     		ldr	r3, .L2
  52 0010 5969     		ldr	r1, [r3, #20]
  53 0012 8020     		movs	r0, #128
  54 0014 8002     		lsls	r0, r0, #10
  55 0016 0143     		orrs	r1, r0
  56 0018 5961     		str	r1, [r3, #20]
  57              		.loc 1 560 3 view .LVU6
  58 001a 5A69     		ldr	r2, [r3, #20]
  59 001c 0240     		ands	r2, r0
  60 001e 0192     		str	r2, [sp, #4]
  61              		.loc 1 560 3 view .LVU7
  62 0020 019A     		ldr	r2, [sp, #4]
  63              	.LBE4:
  64              		.loc 1 560 3 view .LVU8
 561:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  65              		.loc 1 561 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 561 3 view .LVU10
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 12


  68              		.loc 1 561 3 view .LVU11
  69 0022 5A69     		ldr	r2, [r3, #20]
  70 0024 8021     		movs	r1, #128
  71 0026 C902     		lsls	r1, r1, #11
  72 0028 0A43     		orrs	r2, r1
  73 002a 5A61     		str	r2, [r3, #20]
  74              		.loc 1 561 3 view .LVU12
  75 002c 5B69     		ldr	r3, [r3, #20]
  76 002e 0B40     		ands	r3, r1
  77 0030 0293     		str	r3, [sp, #8]
  78              		.loc 1 561 3 view .LVU13
  79 0032 029B     		ldr	r3, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 561 3 view .LVU14
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 564:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
  82              		.loc 1 564 3 view .LVU15
  83 0034 8026     		movs	r6, #128
  84 0036 3601     		lsls	r6, r6, #4
  85 0038 9025     		movs	r5, #144
  86 003a ED05     		lsls	r5, r5, #23
  87 003c 0022     		movs	r2, #0
  88 003e 3100     		movs	r1, r6
  89 0040 2800     		movs	r0, r5
  90 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
  91              	.LVL1:
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /*Configure GPIO pin : PB12 */
 567:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
  92              		.loc 1 567 3 view .LVU16
  93              		.loc 1 567 23 is_stmt 0 view .LVU17
  94 0046 8023     		movs	r3, #128
  95 0048 5B01     		lsls	r3, r3, #5
  96 004a 0393     		str	r3, [sp, #12]
 568:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  97              		.loc 1 568 3 is_stmt 1 view .LVU18
  98              		.loc 1 568 24 is_stmt 0 view .LVU19
  99 004c 0024     		movs	r4, #0
 100 004e 0494     		str	r4, [sp, #16]
 569:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 101              		.loc 1 569 3 is_stmt 1 view .LVU20
 102              		.loc 1 569 24 is_stmt 0 view .LVU21
 103 0050 0594     		str	r4, [sp, #20]
 570:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 104              		.loc 1 570 3 is_stmt 1 view .LVU22
 105 0052 03A9     		add	r1, sp, #12
 106 0054 0748     		ldr	r0, .L2+4
 107 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 108              	.LVL2:
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   /*Configure GPIO pin : PA11 */
 573:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11;
 109              		.loc 1 573 3 view .LVU23
 110              		.loc 1 573 23 is_stmt 0 view .LVU24
 111 005a 0396     		str	r6, [sp, #12]
 574:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 13


 112              		.loc 1 574 3 is_stmt 1 view .LVU25
 113              		.loc 1 574 24 is_stmt 0 view .LVU26
 114 005c 0123     		movs	r3, #1
 115 005e 0493     		str	r3, [sp, #16]
 575:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 116              		.loc 1 575 3 is_stmt 1 view .LVU27
 117              		.loc 1 575 24 is_stmt 0 view .LVU28
 118 0060 0594     		str	r4, [sp, #20]
 576:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 119              		.loc 1 576 3 is_stmt 1 view .LVU29
 120              		.loc 1 576 25 is_stmt 0 view .LVU30
 121 0062 0694     		str	r4, [sp, #24]
 577:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 122              		.loc 1 577 3 is_stmt 1 view .LVU31
 123 0064 03A9     		add	r1, sp, #12
 124 0066 2800     		movs	r0, r5
 125 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 126              	.LVL3:
 578:Core/Src/main.c **** 
 579:Core/Src/main.c **** }
 127              		.loc 1 579 1 is_stmt 0 view .LVU32
 128 006c 08B0     		add	sp, sp, #32
 129              		@ sp needed
 130 006e 70BD     		pop	{r4, r5, r6, pc}
 131              	.L3:
 132              		.align	2
 133              	.L2:
 134 0070 00100240 		.word	1073876992
 135 0074 00040048 		.word	1207960576
 136              		.cfi_endproc
 137              	.LFE50:
 139              		.section	.text.Error_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	Error_Handler
 142              		.syntax unified
 143              		.code	16
 144              		.thumb_func
 146              	Error_Handler:
 147              	.LFB51:
 580:Core/Src/main.c **** 
 581:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 582:Core/Src/main.c **** 
 583:Core/Src/main.c **** /* USER CODE END 4 */
 584:Core/Src/main.c **** 
 585:Core/Src/main.c **** /**
 586:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 587:Core/Src/main.c ****   * @retval None
 588:Core/Src/main.c ****   */
 589:Core/Src/main.c **** void Error_Handler(void)
 590:Core/Src/main.c **** {
 148              		.loc 1 590 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ Volatile: function does not return.
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 591:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 14


 592:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 593:Core/Src/main.c ****   __disable_irq();
 154              		.loc 1 593 3 view .LVU34
 155              	.LBB6:
 156              	.LBI6:
 157              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 15


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 16


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 158              		.loc 2 140 27 view .LVU35
 159              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 160              		.loc 2 142 3 view .LVU36
 161              		.syntax divided
 162              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 163 0000 72B6     		cpsid i
 164              	@ 0 "" 2
 165              		.thumb
 166              		.syntax unified
 167              	.L5:
 168              	.LBE7:
 169              	.LBE6:
 594:Core/Src/main.c ****   while (1)
 170              		.loc 1 594 3 discriminator 1 view .LVU37
 595:Core/Src/main.c ****   {
 596:Core/Src/main.c ****   }
 171              		.loc 1 596 3 discriminator 1 view .LVU38
 594:Core/Src/main.c ****   while (1)
 172              		.loc 1 594 9 discriminator 1 view .LVU39
 173 0002 FEE7     		b	.L5
 174              		.cfi_endproc
 175              	.LFE51:
 177              		.section	.text.MX_ADC_Init,"ax",%progbits
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 17


 178              		.align	1
 179              		.syntax unified
 180              		.code	16
 181              		.thumb_func
 183              	MX_ADC_Init:
 184              	.LFB42:
 184:Core/Src/main.c **** 
 185              		.loc 1 184 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 16
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 00B5     		push	{lr}
 190              	.LCFI2:
 191              		.cfi_def_cfa_offset 4
 192              		.cfi_offset 14, -4
 193 0002 85B0     		sub	sp, sp, #20
 194              	.LCFI3:
 195              		.cfi_def_cfa_offset 24
 190:Core/Src/main.c **** 
 196              		.loc 1 190 3 view .LVU41
 190:Core/Src/main.c **** 
 197              		.loc 1 190 26 is_stmt 0 view .LVU42
 198 0004 0C22     		movs	r2, #12
 199 0006 0021     		movs	r1, #0
 200 0008 01A8     		add	r0, sp, #4
 201 000a FFF7FEFF 		bl	memset
 202              	.LVL4:
 197:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 203              		.loc 1 197 3 is_stmt 1 view .LVU43
 197:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 204              		.loc 1 197 17 is_stmt 0 view .LVU44
 205 000e 2148     		ldr	r0, .L15
 206 0010 214B     		ldr	r3, .L15+4
 207 0012 0360     		str	r3, [r0]
 198:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 208              		.loc 1 198 3 is_stmt 1 view .LVU45
 198:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 209              		.loc 1 198 28 is_stmt 0 view .LVU46
 210 0014 0023     		movs	r3, #0
 211 0016 4360     		str	r3, [r0, #4]
 199:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 212              		.loc 1 199 3 is_stmt 1 view .LVU47
 199:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 213              		.loc 1 199 24 is_stmt 0 view .LVU48
 214 0018 8360     		str	r3, [r0, #8]
 200:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 215              		.loc 1 200 3 is_stmt 1 view .LVU49
 200:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 216              		.loc 1 200 23 is_stmt 0 view .LVU50
 217 001a C360     		str	r3, [r0, #12]
 201:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 218              		.loc 1 201 3 is_stmt 1 view .LVU51
 201:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 219              		.loc 1 201 26 is_stmt 0 view .LVU52
 220 001c 0122     		movs	r2, #1
 221 001e 0261     		str	r2, [r0, #16]
 202:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 18


 222              		.loc 1 202 3 is_stmt 1 view .LVU53
 202:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 223              		.loc 1 202 26 is_stmt 0 view .LVU54
 224 0020 0421     		movs	r1, #4
 225 0022 4161     		str	r1, [r0, #20]
 203:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 226              		.loc 1 203 3 is_stmt 1 view .LVU55
 203:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 227              		.loc 1 203 30 is_stmt 0 view .LVU56
 228 0024 0376     		strb	r3, [r0, #24]
 204:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 229              		.loc 1 204 3 is_stmt 1 view .LVU57
 204:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 230              		.loc 1 204 34 is_stmt 0 view .LVU58
 231 0026 4376     		strb	r3, [r0, #25]
 205:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 232              		.loc 1 205 3 is_stmt 1 view .LVU59
 205:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 233              		.loc 1 205 32 is_stmt 0 view .LVU60
 234 0028 8376     		strb	r3, [r0, #26]
 206:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 235              		.loc 1 206 3 is_stmt 1 view .LVU61
 206:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 236              		.loc 1 206 35 is_stmt 0 view .LVU62
 237 002a C376     		strb	r3, [r0, #27]
 207:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 238              		.loc 1 207 3 is_stmt 1 view .LVU63
 207:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 239              		.loc 1 207 30 is_stmt 0 view .LVU64
 240 002c C221     		movs	r1, #194
 241 002e FF31     		adds	r1, r1, #255
 242 0030 C161     		str	r1, [r0, #28]
 208:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = DISABLE;
 243              		.loc 1 208 3 is_stmt 1 view .LVU65
 208:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = DISABLE;
 244              		.loc 1 208 34 is_stmt 0 view .LVU66
 245 0032 0362     		str	r3, [r0, #32]
 209:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 246              		.loc 1 209 3 is_stmt 1 view .LVU67
 209:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 247              		.loc 1 209 35 is_stmt 0 view .LVU68
 248 0034 9E39     		subs	r1, r1, #158
 249 0036 FF39     		subs	r1, r1, #255
 250 0038 4354     		strb	r3, [r0, r1]
 210:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 251              		.loc 1 210 3 is_stmt 1 view .LVU69
 210:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 252              		.loc 1 210 21 is_stmt 0 view .LVU70
 253 003a 8262     		str	r2, [r0, #40]
 211:Core/Src/main.c ****   {
 254              		.loc 1 211 3 is_stmt 1 view .LVU71
 211:Core/Src/main.c ****   {
 255              		.loc 1 211 7 is_stmt 0 view .LVU72
 256 003c FFF7FEFF 		bl	HAL_ADC_Init
 257              	.LVL5:
 211:Core/Src/main.c ****   {
 258              		.loc 1 211 6 view .LVU73
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 19


 259 0040 0028     		cmp	r0, #0
 260 0042 1FD1     		bne	.L11
 217:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 261              		.loc 1 217 3 is_stmt 1 view .LVU74
 217:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 262              		.loc 1 217 19 is_stmt 0 view .LVU75
 263 0044 0423     		movs	r3, #4
 264 0046 0193     		str	r3, [sp, #4]
 218:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 265              		.loc 1 218 3 is_stmt 1 view .LVU76
 218:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 266              		.loc 1 218 16 is_stmt 0 view .LVU77
 267 0048 8023     		movs	r3, #128
 268 004a 5B01     		lsls	r3, r3, #5
 269 004c 0293     		str	r3, [sp, #8]
 219:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 270              		.loc 1 219 3 is_stmt 1 view .LVU78
 219:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 271              		.loc 1 219 24 is_stmt 0 view .LVU79
 272 004e 8023     		movs	r3, #128
 273 0050 5B05     		lsls	r3, r3, #21
 274 0052 0393     		str	r3, [sp, #12]
 220:Core/Src/main.c ****   {
 275              		.loc 1 220 3 is_stmt 1 view .LVU80
 220:Core/Src/main.c ****   {
 276              		.loc 1 220 7 is_stmt 0 view .LVU81
 277 0054 01A9     		add	r1, sp, #4
 278 0056 0F48     		ldr	r0, .L15
 279 0058 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 280              	.LVL6:
 220:Core/Src/main.c ****   {
 281              		.loc 1 220 6 view .LVU82
 282 005c 0028     		cmp	r0, #0
 283 005e 13D1     		bne	.L12
 226:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 284              		.loc 1 226 3 is_stmt 1 view .LVU83
 226:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 285              		.loc 1 226 19 is_stmt 0 view .LVU84
 286 0060 0823     		movs	r3, #8
 287 0062 0193     		str	r3, [sp, #4]
 227:Core/Src/main.c ****   {
 288              		.loc 1 227 3 is_stmt 1 view .LVU85
 227:Core/Src/main.c ****   {
 289              		.loc 1 227 7 is_stmt 0 view .LVU86
 290 0064 01A9     		add	r1, sp, #4
 291 0066 0B48     		ldr	r0, .L15
 292 0068 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 293              	.LVL7:
 227:Core/Src/main.c ****   {
 294              		.loc 1 227 6 view .LVU87
 295 006c 0028     		cmp	r0, #0
 296 006e 0DD1     		bne	.L13
 233:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 297              		.loc 1 233 3 is_stmt 1 view .LVU88
 233:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 298              		.loc 1 233 19 is_stmt 0 view .LVU89
 299 0070 0923     		movs	r3, #9
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 20


 300 0072 0193     		str	r3, [sp, #4]
 234:Core/Src/main.c ****   {
 301              		.loc 1 234 3 is_stmt 1 view .LVU90
 234:Core/Src/main.c ****   {
 302              		.loc 1 234 7 is_stmt 0 view .LVU91
 303 0074 01A9     		add	r1, sp, #4
 304 0076 0748     		ldr	r0, .L15
 305 0078 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 306              	.LVL8:
 234:Core/Src/main.c ****   {
 307              		.loc 1 234 6 view .LVU92
 308 007c 0028     		cmp	r0, #0
 309 007e 07D1     		bne	.L14
 242:Core/Src/main.c **** 
 310              		.loc 1 242 1 view .LVU93
 311 0080 05B0     		add	sp, sp, #20
 312              		@ sp needed
 313 0082 00BD     		pop	{pc}
 314              	.L11:
 213:Core/Src/main.c ****   }
 315              		.loc 1 213 5 is_stmt 1 view .LVU94
 316 0084 FFF7FEFF 		bl	Error_Handler
 317              	.LVL9:
 318              	.L12:
 222:Core/Src/main.c ****   }
 319              		.loc 1 222 5 view .LVU95
 320 0088 FFF7FEFF 		bl	Error_Handler
 321              	.LVL10:
 322              	.L13:
 229:Core/Src/main.c ****   }
 323              		.loc 1 229 5 view .LVU96
 324 008c FFF7FEFF 		bl	Error_Handler
 325              	.LVL11:
 326              	.L14:
 236:Core/Src/main.c ****   }
 327              		.loc 1 236 5 view .LVU97
 328 0090 FFF7FEFF 		bl	Error_Handler
 329              	.LVL12:
 330              	.L16:
 331              		.align	2
 332              	.L15:
 333 0094 00000000 		.word	.LANCHOR0
 334 0098 00240140 		.word	1073816576
 335              		.cfi_endproc
 336              	.LFE42:
 338              		.section	.text.MX_TIM1_Init,"ax",%progbits
 339              		.align	1
 340              		.syntax unified
 341              		.code	16
 342              		.thumb_func
 344              	MX_TIM1_Init:
 345              	.LFB43:
 250:Core/Src/main.c **** 
 346              		.loc 1 250 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 72
 349              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 21


 350 0000 00B5     		push	{lr}
 351              	.LCFI4:
 352              		.cfi_def_cfa_offset 4
 353              		.cfi_offset 14, -4
 354 0002 93B0     		sub	sp, sp, #76
 355              	.LCFI5:
 356              		.cfi_def_cfa_offset 80
 256:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 357              		.loc 1 256 3 view .LVU99
 256:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 358              		.loc 1 256 27 is_stmt 0 view .LVU100
 359 0004 0822     		movs	r2, #8
 360 0006 0021     		movs	r1, #0
 361 0008 10A8     		add	r0, sp, #64
 362 000a FFF7FEFF 		bl	memset
 363              	.LVL13:
 257:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 364              		.loc 1 257 3 is_stmt 1 view .LVU101
 257:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 365              		.loc 1 257 22 is_stmt 0 view .LVU102
 366 000e 1C22     		movs	r2, #28
 367 0010 0021     		movs	r1, #0
 368 0012 09A8     		add	r0, sp, #36
 369 0014 FFF7FEFF 		bl	memset
 370              	.LVL14:
 258:Core/Src/main.c **** 
 371              		.loc 1 258 3 is_stmt 1 view .LVU103
 258:Core/Src/main.c **** 
 372              		.loc 1 258 34 is_stmt 0 view .LVU104
 373 0018 2022     		movs	r2, #32
 374 001a 0021     		movs	r1, #0
 375 001c 01A8     		add	r0, sp, #4
 376 001e FFF7FEFF 		bl	memset
 377              	.LVL15:
 263:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 378              		.loc 1 263 3 is_stmt 1 view .LVU105
 263:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 379              		.loc 1 263 18 is_stmt 0 view .LVU106
 380 0022 2B48     		ldr	r0, .L30
 381 0024 2B4B     		ldr	r3, .L30+4
 382 0026 0360     		str	r3, [r0]
 264:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 383              		.loc 1 264 3 is_stmt 1 view .LVU107
 264:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 384              		.loc 1 264 24 is_stmt 0 view .LVU108
 385 0028 0023     		movs	r3, #0
 386 002a 4360     		str	r3, [r0, #4]
 265:Core/Src/main.c ****   htim1.Init.Period = 65535;
 387              		.loc 1 265 3 is_stmt 1 view .LVU109
 265:Core/Src/main.c ****   htim1.Init.Period = 65535;
 388              		.loc 1 265 26 is_stmt 0 view .LVU110
 389 002c 8360     		str	r3, [r0, #8]
 266:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 390              		.loc 1 266 3 is_stmt 1 view .LVU111
 266:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 391              		.loc 1 266 21 is_stmt 0 view .LVU112
 392 002e 2A4A     		ldr	r2, .L30+8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 22


 393 0030 C260     		str	r2, [r0, #12]
 267:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 394              		.loc 1 267 3 is_stmt 1 view .LVU113
 267:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 395              		.loc 1 267 28 is_stmt 0 view .LVU114
 396 0032 0361     		str	r3, [r0, #16]
 268:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 397              		.loc 1 268 3 is_stmt 1 view .LVU115
 268:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 398              		.loc 1 268 32 is_stmt 0 view .LVU116
 399 0034 4361     		str	r3, [r0, #20]
 269:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 400              		.loc 1 269 3 is_stmt 1 view .LVU117
 269:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 401              		.loc 1 269 32 is_stmt 0 view .LVU118
 402 0036 8361     		str	r3, [r0, #24]
 270:Core/Src/main.c ****   {
 403              		.loc 1 270 3 is_stmt 1 view .LVU119
 270:Core/Src/main.c ****   {
 404              		.loc 1 270 7 is_stmt 0 view .LVU120
 405 0038 FFF7FEFF 		bl	HAL_TIM_OC_Init
 406              	.LVL16:
 270:Core/Src/main.c ****   {
 407              		.loc 1 270 6 view .LVU121
 408 003c 0028     		cmp	r0, #0
 409 003e 3AD1     		bne	.L24
 274:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 410              		.loc 1 274 3 is_stmt 1 view .LVU122
 274:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 411              		.loc 1 274 37 is_stmt 0 view .LVU123
 412 0040 0023     		movs	r3, #0
 413 0042 1093     		str	r3, [sp, #64]
 275:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 414              		.loc 1 275 3 is_stmt 1 view .LVU124
 275:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 415              		.loc 1 275 33 is_stmt 0 view .LVU125
 416 0044 1193     		str	r3, [sp, #68]
 276:Core/Src/main.c ****   {
 417              		.loc 1 276 3 is_stmt 1 view .LVU126
 276:Core/Src/main.c ****   {
 418              		.loc 1 276 7 is_stmt 0 view .LVU127
 419 0046 10A9     		add	r1, sp, #64
 420 0048 2148     		ldr	r0, .L30
 421 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 422              	.LVL17:
 276:Core/Src/main.c ****   {
 423              		.loc 1 276 6 view .LVU128
 424 004e 0028     		cmp	r0, #0
 425 0050 33D1     		bne	.L25
 280:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 426              		.loc 1 280 3 is_stmt 1 view .LVU129
 280:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 427              		.loc 1 280 20 is_stmt 0 view .LVU130
 428 0052 0023     		movs	r3, #0
 429 0054 0993     		str	r3, [sp, #36]
 281:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 430              		.loc 1 281 3 is_stmt 1 view .LVU131
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 23


 281:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 431              		.loc 1 281 19 is_stmt 0 view .LVU132
 432 0056 0A93     		str	r3, [sp, #40]
 282:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 433              		.loc 1 282 3 is_stmt 1 view .LVU133
 282:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 434              		.loc 1 282 24 is_stmt 0 view .LVU134
 435 0058 0B93     		str	r3, [sp, #44]
 283:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 436              		.loc 1 283 3 is_stmt 1 view .LVU135
 283:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 437              		.loc 1 283 25 is_stmt 0 view .LVU136
 438 005a 0C93     		str	r3, [sp, #48]
 284:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 439              		.loc 1 284 3 is_stmt 1 view .LVU137
 284:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 440              		.loc 1 284 24 is_stmt 0 view .LVU138
 441 005c 0D93     		str	r3, [sp, #52]
 285:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 442              		.loc 1 285 3 is_stmt 1 view .LVU139
 285:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 443              		.loc 1 285 25 is_stmt 0 view .LVU140
 444 005e 0E93     		str	r3, [sp, #56]
 286:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 445              		.loc 1 286 3 is_stmt 1 view .LVU141
 286:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 446              		.loc 1 286 26 is_stmt 0 view .LVU142
 447 0060 0F93     		str	r3, [sp, #60]
 287:Core/Src/main.c ****   {
 448              		.loc 1 287 3 is_stmt 1 view .LVU143
 287:Core/Src/main.c ****   {
 449              		.loc 1 287 7 is_stmt 0 view .LVU144
 450 0062 0022     		movs	r2, #0
 451 0064 09A9     		add	r1, sp, #36
 452 0066 1A48     		ldr	r0, .L30
 453 0068 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 454              	.LVL18:
 287:Core/Src/main.c ****   {
 455              		.loc 1 287 6 view .LVU145
 456 006c 0028     		cmp	r0, #0
 457 006e 26D1     		bne	.L26
 291:Core/Src/main.c ****   {
 458              		.loc 1 291 3 is_stmt 1 view .LVU146
 291:Core/Src/main.c ****   {
 459              		.loc 1 291 7 is_stmt 0 view .LVU147
 460 0070 0422     		movs	r2, #4
 461 0072 09A9     		add	r1, sp, #36
 462 0074 1648     		ldr	r0, .L30
 463 0076 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 464              	.LVL19:
 291:Core/Src/main.c ****   {
 465              		.loc 1 291 6 view .LVU148
 466 007a 0028     		cmp	r0, #0
 467 007c 21D1     		bne	.L27
 295:Core/Src/main.c ****   {
 468              		.loc 1 295 3 is_stmt 1 view .LVU149
 295:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 24


 469              		.loc 1 295 7 is_stmt 0 view .LVU150
 470 007e 0822     		movs	r2, #8
 471 0080 09A9     		add	r1, sp, #36
 472 0082 1348     		ldr	r0, .L30
 473 0084 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 474              	.LVL20:
 295:Core/Src/main.c ****   {
 475              		.loc 1 295 6 view .LVU151
 476 0088 0028     		cmp	r0, #0
 477 008a 1CD1     		bne	.L28
 299:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 478              		.loc 1 299 3 is_stmt 1 view .LVU152
 299:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 479              		.loc 1 299 40 is_stmt 0 view .LVU153
 480 008c 0023     		movs	r3, #0
 481 008e 0193     		str	r3, [sp, #4]
 300:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 482              		.loc 1 300 3 is_stmt 1 view .LVU154
 300:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 483              		.loc 1 300 41 is_stmt 0 view .LVU155
 484 0090 0293     		str	r3, [sp, #8]
 301:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 485              		.loc 1 301 3 is_stmt 1 view .LVU156
 301:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 486              		.loc 1 301 34 is_stmt 0 view .LVU157
 487 0092 0393     		str	r3, [sp, #12]
 302:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 488              		.loc 1 302 3 is_stmt 1 view .LVU158
 302:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 489              		.loc 1 302 33 is_stmt 0 view .LVU159
 490 0094 0493     		str	r3, [sp, #16]
 303:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 491              		.loc 1 303 3 is_stmt 1 view .LVU160
 303:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 492              		.loc 1 303 35 is_stmt 0 view .LVU161
 493 0096 0593     		str	r3, [sp, #20]
 304:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 494              		.loc 1 304 3 is_stmt 1 view .LVU162
 304:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 495              		.loc 1 304 38 is_stmt 0 view .LVU163
 496 0098 8022     		movs	r2, #128
 497 009a 9201     		lsls	r2, r2, #6
 498 009c 0692     		str	r2, [sp, #24]
 305:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 499              		.loc 1 305 3 is_stmt 1 view .LVU164
 305:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 500              		.loc 1 305 40 is_stmt 0 view .LVU165
 501 009e 0893     		str	r3, [sp, #32]
 306:Core/Src/main.c ****   {
 502              		.loc 1 306 3 is_stmt 1 view .LVU166
 306:Core/Src/main.c ****   {
 503              		.loc 1 306 7 is_stmt 0 view .LVU167
 504 00a0 01A9     		add	r1, sp, #4
 505 00a2 0B48     		ldr	r0, .L30
 506 00a4 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 507              	.LVL21:
 306:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 25


 508              		.loc 1 306 6 view .LVU168
 509 00a8 0028     		cmp	r0, #0
 510 00aa 0ED1     		bne	.L29
 313:Core/Src/main.c **** 
 511              		.loc 1 313 3 is_stmt 1 view .LVU169
 512 00ac 0848     		ldr	r0, .L30
 513 00ae FFF7FEFF 		bl	HAL_TIM_MspPostInit
 514              	.LVL22:
 315:Core/Src/main.c **** 
 515              		.loc 1 315 1 is_stmt 0 view .LVU170
 516 00b2 13B0     		add	sp, sp, #76
 517              		@ sp needed
 518 00b4 00BD     		pop	{pc}
 519              	.L24:
 272:Core/Src/main.c ****   }
 520              		.loc 1 272 5 is_stmt 1 view .LVU171
 521 00b6 FFF7FEFF 		bl	Error_Handler
 522              	.LVL23:
 523              	.L25:
 278:Core/Src/main.c ****   }
 524              		.loc 1 278 5 view .LVU172
 525 00ba FFF7FEFF 		bl	Error_Handler
 526              	.LVL24:
 527              	.L26:
 289:Core/Src/main.c ****   }
 528              		.loc 1 289 5 view .LVU173
 529 00be FFF7FEFF 		bl	Error_Handler
 530              	.LVL25:
 531              	.L27:
 293:Core/Src/main.c ****   }
 532              		.loc 1 293 5 view .LVU174
 533 00c2 FFF7FEFF 		bl	Error_Handler
 534              	.LVL26:
 535              	.L28:
 297:Core/Src/main.c ****   }
 536              		.loc 1 297 5 view .LVU175
 537 00c6 FFF7FEFF 		bl	Error_Handler
 538              	.LVL27:
 539              	.L29:
 308:Core/Src/main.c ****   }
 540              		.loc 1 308 5 view .LVU176
 541 00ca FFF7FEFF 		bl	Error_Handler
 542              	.LVL28:
 543              	.L31:
 544 00ce C046     		.align	2
 545              	.L30:
 546 00d0 00000000 		.word	htim1
 547 00d4 002C0140 		.word	1073818624
 548 00d8 FFFF0000 		.word	65535
 549              		.cfi_endproc
 550              	.LFE43:
 552              		.section	.text.MX_TIM2_Init,"ax",%progbits
 553              		.align	1
 554              		.syntax unified
 555              		.code	16
 556              		.thumb_func
 558              	MX_TIM2_Init:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 26


 559              	.LFB44:
 323:Core/Src/main.c **** 
 560              		.loc 1 323 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 40
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564 0000 00B5     		push	{lr}
 565              	.LCFI6:
 566              		.cfi_def_cfa_offset 4
 567              		.cfi_offset 14, -4
 568 0002 8BB0     		sub	sp, sp, #44
 569              	.LCFI7:
 570              		.cfi_def_cfa_offset 48
 329:Core/Src/main.c ****   TIM_HallSensor_InitTypeDef sConfig = {0};
 571              		.loc 1 329 3 view .LVU178
 329:Core/Src/main.c ****   TIM_HallSensor_InitTypeDef sConfig = {0};
 572              		.loc 1 329 26 is_stmt 0 view .LVU179
 573 0004 1022     		movs	r2, #16
 574 0006 0021     		movs	r1, #0
 575 0008 06A8     		add	r0, sp, #24
 576 000a FFF7FEFF 		bl	memset
 577              	.LVL29:
 330:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 578              		.loc 1 330 3 is_stmt 1 view .LVU180
 330:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 579              		.loc 1 330 30 is_stmt 0 view .LVU181
 580 000e 1022     		movs	r2, #16
 581 0010 0021     		movs	r1, #0
 582 0012 02A8     		add	r0, sp, #8
 583 0014 FFF7FEFF 		bl	memset
 584              	.LVL30:
 331:Core/Src/main.c **** 
 585              		.loc 1 331 3 is_stmt 1 view .LVU182
 331:Core/Src/main.c **** 
 586              		.loc 1 331 27 is_stmt 0 view .LVU183
 587 0018 0822     		movs	r2, #8
 588 001a 0021     		movs	r1, #0
 589 001c 6846     		mov	r0, sp
 590 001e FFF7FEFF 		bl	memset
 591              	.LVL31:
 336:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 592              		.loc 1 336 3 is_stmt 1 view .LVU184
 336:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 593              		.loc 1 336 18 is_stmt 0 view .LVU185
 594 0022 1C48     		ldr	r0, .L41
 595 0024 8023     		movs	r3, #128
 596 0026 DB05     		lsls	r3, r3, #23
 597 0028 0360     		str	r3, [r0]
 337:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 598              		.loc 1 337 3 is_stmt 1 view .LVU186
 337:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 599              		.loc 1 337 24 is_stmt 0 view .LVU187
 600 002a 0023     		movs	r3, #0
 601 002c 4360     		str	r3, [r0, #4]
 338:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 602              		.loc 1 338 3 is_stmt 1 view .LVU188
 338:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 27


 603              		.loc 1 338 26 is_stmt 0 view .LVU189
 604 002e 8360     		str	r3, [r0, #8]
 339:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 605              		.loc 1 339 3 is_stmt 1 view .LVU190
 339:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 606              		.loc 1 339 21 is_stmt 0 view .LVU191
 607 0030 0122     		movs	r2, #1
 608 0032 5242     		rsbs	r2, r2, #0
 609 0034 C260     		str	r2, [r0, #12]
 340:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 610              		.loc 1 340 3 is_stmt 1 view .LVU192
 340:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 611              		.loc 1 340 28 is_stmt 0 view .LVU193
 612 0036 0361     		str	r3, [r0, #16]
 341:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 613              		.loc 1 341 3 is_stmt 1 view .LVU194
 341:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 614              		.loc 1 341 32 is_stmt 0 view .LVU195
 615 0038 8361     		str	r3, [r0, #24]
 342:Core/Src/main.c ****   {
 616              		.loc 1 342 3 is_stmt 1 view .LVU196
 342:Core/Src/main.c ****   {
 617              		.loc 1 342 7 is_stmt 0 view .LVU197
 618 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
 619              	.LVL32:
 342:Core/Src/main.c ****   {
 620              		.loc 1 342 6 view .LVU198
 621 003e 0028     		cmp	r0, #0
 622 0040 1FD1     		bne	.L37
 346:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 623              		.loc 1 346 3 is_stmt 1 view .LVU199
 346:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 624              		.loc 1 346 34 is_stmt 0 view .LVU200
 625 0042 8023     		movs	r3, #128
 626 0044 5B01     		lsls	r3, r3, #5
 627 0046 0693     		str	r3, [sp, #24]
 347:Core/Src/main.c ****   {
 628              		.loc 1 347 3 is_stmt 1 view .LVU201
 347:Core/Src/main.c ****   {
 629              		.loc 1 347 7 is_stmt 0 view .LVU202
 630 0048 06A9     		add	r1, sp, #24
 631 004a 1248     		ldr	r0, .L41
 632 004c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 633              	.LVL33:
 347:Core/Src/main.c ****   {
 634              		.loc 1 347 6 view .LVU203
 635 0050 0028     		cmp	r0, #0
 636 0052 18D1     		bne	.L38
 351:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 637              		.loc 1 351 3 is_stmt 1 view .LVU204
 351:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 638              		.loc 1 351 23 is_stmt 0 view .LVU205
 639 0054 0023     		movs	r3, #0
 640 0056 0293     		str	r3, [sp, #8]
 352:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 641              		.loc 1 352 3 is_stmt 1 view .LVU206
 352:Core/Src/main.c ****   sConfig.IC1Filter = 0;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 28


 642              		.loc 1 352 24 is_stmt 0 view .LVU207
 643 0058 0393     		str	r3, [sp, #12]
 353:Core/Src/main.c ****   sConfig.Commutation_Delay = 0;
 644              		.loc 1 353 3 is_stmt 1 view .LVU208
 353:Core/Src/main.c ****   sConfig.Commutation_Delay = 0;
 645              		.loc 1 353 21 is_stmt 0 view .LVU209
 646 005a 0493     		str	r3, [sp, #16]
 354:Core/Src/main.c ****   if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 647              		.loc 1 354 3 is_stmt 1 view .LVU210
 354:Core/Src/main.c ****   if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 648              		.loc 1 354 29 is_stmt 0 view .LVU211
 649 005c 0593     		str	r3, [sp, #20]
 355:Core/Src/main.c ****   {
 650              		.loc 1 355 3 is_stmt 1 view .LVU212
 355:Core/Src/main.c ****   {
 651              		.loc 1 355 7 is_stmt 0 view .LVU213
 652 005e 02A9     		add	r1, sp, #8
 653 0060 0C48     		ldr	r0, .L41
 654 0062 FFF7FEFF 		bl	HAL_TIMEx_HallSensor_Init
 655              	.LVL34:
 355:Core/Src/main.c ****   {
 656              		.loc 1 355 6 view .LVU214
 657 0066 0028     		cmp	r0, #0
 658 0068 0FD1     		bne	.L39
 359:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 659              		.loc 1 359 3 is_stmt 1 view .LVU215
 359:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 660              		.loc 1 359 37 is_stmt 0 view .LVU216
 661 006a 5023     		movs	r3, #80
 662 006c 0093     		str	r3, [sp]
 360:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 663              		.loc 1 360 3 is_stmt 1 view .LVU217
 360:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 664              		.loc 1 360 33 is_stmt 0 view .LVU218
 665 006e 0023     		movs	r3, #0
 666 0070 0193     		str	r3, [sp, #4]
 361:Core/Src/main.c ****   {
 667              		.loc 1 361 3 is_stmt 1 view .LVU219
 361:Core/Src/main.c ****   {
 668              		.loc 1 361 7 is_stmt 0 view .LVU220
 669 0072 6946     		mov	r1, sp
 670 0074 0748     		ldr	r0, .L41
 671 0076 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 672              	.LVL35:
 361:Core/Src/main.c ****   {
 673              		.loc 1 361 6 view .LVU221
 674 007a 0028     		cmp	r0, #0
 675 007c 07D1     		bne	.L40
 369:Core/Src/main.c **** 
 676              		.loc 1 369 1 view .LVU222
 677 007e 0BB0     		add	sp, sp, #44
 678              		@ sp needed
 679 0080 00BD     		pop	{pc}
 680              	.L37:
 344:Core/Src/main.c ****   }
 681              		.loc 1 344 5 is_stmt 1 view .LVU223
 682 0082 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 29


 683              	.LVL36:
 684              	.L38:
 349:Core/Src/main.c ****   }
 685              		.loc 1 349 5 view .LVU224
 686 0086 FFF7FEFF 		bl	Error_Handler
 687              	.LVL37:
 688              	.L39:
 357:Core/Src/main.c ****   }
 689              		.loc 1 357 5 view .LVU225
 690 008a FFF7FEFF 		bl	Error_Handler
 691              	.LVL38:
 692              	.L40:
 363:Core/Src/main.c ****   }
 693              		.loc 1 363 5 view .LVU226
 694 008e FFF7FEFF 		bl	Error_Handler
 695              	.LVL39:
 696              	.L42:
 697 0092 C046     		.align	2
 698              	.L41:
 699 0094 00000000 		.word	htim2
 700              		.cfi_endproc
 701              	.LFE44:
 703              		.section	.text.MX_TIM3_Init,"ax",%progbits
 704              		.align	1
 705              		.syntax unified
 706              		.code	16
 707              		.thumb_func
 709              	MX_TIM3_Init:
 710              	.LFB45:
 377:Core/Src/main.c **** 
 711              		.loc 1 377 1 view -0
 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 48
 714              		@ frame_needed = 0, uses_anonymous_args = 0
 715 0000 00B5     		push	{lr}
 716              	.LCFI8:
 717              		.cfi_def_cfa_offset 4
 718              		.cfi_offset 14, -4
 719 0002 8DB0     		sub	sp, sp, #52
 720              	.LCFI9:
 721              		.cfi_def_cfa_offset 56
 383:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 722              		.loc 1 383 3 view .LVU228
 383:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 723              		.loc 1 383 27 is_stmt 0 view .LVU229
 724 0004 2422     		movs	r2, #36
 725 0006 0021     		movs	r1, #0
 726 0008 03A8     		add	r0, sp, #12
 727 000a FFF7FEFF 		bl	memset
 728              	.LVL40:
 384:Core/Src/main.c **** 
 729              		.loc 1 384 3 is_stmt 1 view .LVU230
 384:Core/Src/main.c **** 
 730              		.loc 1 384 27 is_stmt 0 view .LVU231
 731 000e 0822     		movs	r2, #8
 732 0010 0021     		movs	r1, #0
 733 0012 01A8     		add	r0, sp, #4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 30


 734 0014 FFF7FEFF 		bl	memset
 735              	.LVL41:
 389:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 736              		.loc 1 389 3 is_stmt 1 view .LVU232
 389:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 737              		.loc 1 389 18 is_stmt 0 view .LVU233
 738 0018 1048     		ldr	r0, .L48
 739 001a 114B     		ldr	r3, .L48+4
 740 001c 0360     		str	r3, [r0]
 390:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 741              		.loc 1 390 3 is_stmt 1 view .LVU234
 390:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 742              		.loc 1 390 24 is_stmt 0 view .LVU235
 743 001e 0023     		movs	r3, #0
 744 0020 4360     		str	r3, [r0, #4]
 391:Core/Src/main.c ****   htim3.Init.Period = 65535;
 745              		.loc 1 391 3 is_stmt 1 view .LVU236
 391:Core/Src/main.c ****   htim3.Init.Period = 65535;
 746              		.loc 1 391 26 is_stmt 0 view .LVU237
 747 0022 8360     		str	r3, [r0, #8]
 392:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 748              		.loc 1 392 3 is_stmt 1 view .LVU238
 392:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 749              		.loc 1 392 21 is_stmt 0 view .LVU239
 750 0024 0F4A     		ldr	r2, .L48+8
 751 0026 C260     		str	r2, [r0, #12]
 393:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 752              		.loc 1 393 3 is_stmt 1 view .LVU240
 393:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 753              		.loc 1 393 28 is_stmt 0 view .LVU241
 754 0028 0361     		str	r3, [r0, #16]
 394:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 755              		.loc 1 394 3 is_stmt 1 view .LVU242
 394:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 756              		.loc 1 394 32 is_stmt 0 view .LVU243
 757 002a 8361     		str	r3, [r0, #24]
 395:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 758              		.loc 1 395 3 is_stmt 1 view .LVU244
 395:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 759              		.loc 1 395 23 is_stmt 0 view .LVU245
 760 002c 0133     		adds	r3, r3, #1
 761 002e 0393     		str	r3, [sp, #12]
 396:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 762              		.loc 1 396 3 is_stmt 1 view .LVU246
 397:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 763              		.loc 1 397 3 view .LVU247
 397:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 764              		.loc 1 397 24 is_stmt 0 view .LVU248
 765 0030 0593     		str	r3, [sp, #20]
 398:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 766              		.loc 1 398 3 is_stmt 1 view .LVU249
 399:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 767              		.loc 1 399 3 view .LVU250
 400:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 768              		.loc 1 400 3 view .LVU251
 401:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 769              		.loc 1 401 3 view .LVU252
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 31


 401:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 770              		.loc 1 401 24 is_stmt 0 view .LVU253
 771 0032 0993     		str	r3, [sp, #36]
 402:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 772              		.loc 1 402 3 is_stmt 1 view .LVU254
 403:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 773              		.loc 1 403 3 view .LVU255
 404:Core/Src/main.c ****   {
 774              		.loc 1 404 3 view .LVU256
 404:Core/Src/main.c ****   {
 775              		.loc 1 404 7 is_stmt 0 view .LVU257
 776 0034 03A9     		add	r1, sp, #12
 777 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 778              	.LVL42:
 404:Core/Src/main.c ****   {
 779              		.loc 1 404 6 view .LVU258
 780 003a 0028     		cmp	r0, #0
 781 003c 0AD1     		bne	.L46
 408:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 782              		.loc 1 408 3 is_stmt 1 view .LVU259
 408:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 783              		.loc 1 408 37 is_stmt 0 view .LVU260
 784 003e 0023     		movs	r3, #0
 785 0040 0193     		str	r3, [sp, #4]
 409:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 786              		.loc 1 409 3 is_stmt 1 view .LVU261
 409:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 787              		.loc 1 409 33 is_stmt 0 view .LVU262
 788 0042 0293     		str	r3, [sp, #8]
 410:Core/Src/main.c ****   {
 789              		.loc 1 410 3 is_stmt 1 view .LVU263
 410:Core/Src/main.c ****   {
 790              		.loc 1 410 7 is_stmt 0 view .LVU264
 791 0044 01A9     		add	r1, sp, #4
 792 0046 0548     		ldr	r0, .L48
 793 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 794              	.LVL43:
 410:Core/Src/main.c ****   {
 795              		.loc 1 410 6 view .LVU265
 796 004c 0028     		cmp	r0, #0
 797 004e 03D1     		bne	.L47
 418:Core/Src/main.c **** 
 798              		.loc 1 418 1 view .LVU266
 799 0050 0DB0     		add	sp, sp, #52
 800              		@ sp needed
 801 0052 00BD     		pop	{pc}
 802              	.L46:
 406:Core/Src/main.c ****   }
 803              		.loc 1 406 5 is_stmt 1 view .LVU267
 804 0054 FFF7FEFF 		bl	Error_Handler
 805              	.LVL44:
 806              	.L47:
 412:Core/Src/main.c ****   }
 807              		.loc 1 412 5 view .LVU268
 808 0058 FFF7FEFF 		bl	Error_Handler
 809              	.LVL45:
 810              	.L49:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 32


 811              		.align	2
 812              	.L48:
 813 005c 00000000 		.word	htim3
 814 0060 00040040 		.word	1073742848
 815 0064 FFFF0000 		.word	65535
 816              		.cfi_endproc
 817              	.LFE45:
 819              		.section	.text.MX_TIM17_Init,"ax",%progbits
 820              		.align	1
 821              		.syntax unified
 822              		.code	16
 823              		.thumb_func
 825              	MX_TIM17_Init:
 826              	.LFB48:
 489:Core/Src/main.c **** 
 827              		.loc 1 489 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 0
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831 0000 10B5     		push	{r4, lr}
 832              	.LCFI10:
 833              		.cfi_def_cfa_offset 8
 834              		.cfi_offset 4, -8
 835              		.cfi_offset 14, -4
 498:Core/Src/main.c ****   htim17.Init.Prescaler = 47;
 836              		.loc 1 498 3 view .LVU270
 498:Core/Src/main.c ****   htim17.Init.Prescaler = 47;
 837              		.loc 1 498 19 is_stmt 0 view .LVU271
 838 0002 0948     		ldr	r0, .L53
 839 0004 094B     		ldr	r3, .L53+4
 840 0006 0360     		str	r3, [r0]
 499:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 841              		.loc 1 499 3 is_stmt 1 view .LVU272
 499:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 842              		.loc 1 499 25 is_stmt 0 view .LVU273
 843 0008 2F23     		movs	r3, #47
 844 000a 4360     		str	r3, [r0, #4]
 500:Core/Src/main.c ****   htim17.Init.Period = 99;
 845              		.loc 1 500 3 is_stmt 1 view .LVU274
 500:Core/Src/main.c ****   htim17.Init.Period = 99;
 846              		.loc 1 500 27 is_stmt 0 view .LVU275
 847 000c 0023     		movs	r3, #0
 848 000e 8360     		str	r3, [r0, #8]
 501:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 849              		.loc 1 501 3 is_stmt 1 view .LVU276
 501:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 850              		.loc 1 501 22 is_stmt 0 view .LVU277
 851 0010 6322     		movs	r2, #99
 852 0012 C260     		str	r2, [r0, #12]
 502:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 853              		.loc 1 502 3 is_stmt 1 view .LVU278
 502:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 854              		.loc 1 502 29 is_stmt 0 view .LVU279
 855 0014 0361     		str	r3, [r0, #16]
 503:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 856              		.loc 1 503 3 is_stmt 1 view .LVU280
 503:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 33


 857              		.loc 1 503 33 is_stmt 0 view .LVU281
 858 0016 4361     		str	r3, [r0, #20]
 504:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 859              		.loc 1 504 3 is_stmt 1 view .LVU282
 504:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 860              		.loc 1 504 33 is_stmt 0 view .LVU283
 861 0018 8361     		str	r3, [r0, #24]
 505:Core/Src/main.c ****   {
 862              		.loc 1 505 3 is_stmt 1 view .LVU284
 505:Core/Src/main.c ****   {
 863              		.loc 1 505 7 is_stmt 0 view .LVU285
 864 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 865              	.LVL46:
 505:Core/Src/main.c ****   {
 866              		.loc 1 505 6 view .LVU286
 867 001e 0028     		cmp	r0, #0
 868 0020 00D1     		bne	.L52
 513:Core/Src/main.c **** 
 869              		.loc 1 513 1 view .LVU287
 870              		@ sp needed
 871 0022 10BD     		pop	{r4, pc}
 872              	.L52:
 507:Core/Src/main.c ****   }
 873              		.loc 1 507 5 is_stmt 1 view .LVU288
 874 0024 FFF7FEFF 		bl	Error_Handler
 875              	.LVL47:
 876              	.L54:
 877              		.align	2
 878              	.L53:
 879 0028 00000000 		.word	htim17
 880 002c 00480140 		.word	1073825792
 881              		.cfi_endproc
 882              	.LFE48:
 884              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 885              		.align	1
 886              		.syntax unified
 887              		.code	16
 888              		.thumb_func
 890              	MX_USART1_UART_Init:
 891              	.LFB49:
 521:Core/Src/main.c **** 
 892              		.loc 1 521 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896 0000 10B5     		push	{r4, lr}
 897              	.LCFI11:
 898              		.cfi_def_cfa_offset 8
 899              		.cfi_offset 4, -8
 900              		.cfi_offset 14, -4
 530:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 901              		.loc 1 530 3 view .LVU290
 530:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 902              		.loc 1 530 19 is_stmt 0 view .LVU291
 903 0002 0B48     		ldr	r0, .L58
 904 0004 0B4B     		ldr	r3, .L58+4
 905 0006 0360     		str	r3, [r0]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 34


 531:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 906              		.loc 1 531 3 is_stmt 1 view .LVU292
 531:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 907              		.loc 1 531 24 is_stmt 0 view .LVU293
 908 0008 9623     		movs	r3, #150
 909 000a 1B02     		lsls	r3, r3, #8
 910 000c 4360     		str	r3, [r0, #4]
 532:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 911              		.loc 1 532 3 is_stmt 1 view .LVU294
 532:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 912              		.loc 1 532 26 is_stmt 0 view .LVU295
 913 000e 0023     		movs	r3, #0
 914 0010 8360     		str	r3, [r0, #8]
 533:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 915              		.loc 1 533 3 is_stmt 1 view .LVU296
 533:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 916              		.loc 1 533 24 is_stmt 0 view .LVU297
 917 0012 C360     		str	r3, [r0, #12]
 534:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 918              		.loc 1 534 3 is_stmt 1 view .LVU298
 534:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 919              		.loc 1 534 22 is_stmt 0 view .LVU299
 920 0014 0361     		str	r3, [r0, #16]
 535:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 921              		.loc 1 535 3 is_stmt 1 view .LVU300
 535:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 922              		.loc 1 535 20 is_stmt 0 view .LVU301
 923 0016 0C22     		movs	r2, #12
 924 0018 4261     		str	r2, [r0, #20]
 536:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 925              		.loc 1 536 3 is_stmt 1 view .LVU302
 536:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 926              		.loc 1 536 25 is_stmt 0 view .LVU303
 927 001a 8361     		str	r3, [r0, #24]
 537:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 928              		.loc 1 537 3 is_stmt 1 view .LVU304
 537:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 929              		.loc 1 537 28 is_stmt 0 view .LVU305
 930 001c C361     		str	r3, [r0, #28]
 538:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 931              		.loc 1 538 3 is_stmt 1 view .LVU306
 538:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 932              		.loc 1 538 30 is_stmt 0 view .LVU307
 933 001e 0362     		str	r3, [r0, #32]
 539:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 934              		.loc 1 539 3 is_stmt 1 view .LVU308
 539:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 935              		.loc 1 539 38 is_stmt 0 view .LVU309
 936 0020 4362     		str	r3, [r0, #36]
 540:Core/Src/main.c ****   {
 937              		.loc 1 540 3 is_stmt 1 view .LVU310
 540:Core/Src/main.c ****   {
 938              		.loc 1 540 7 is_stmt 0 view .LVU311
 939 0022 FFF7FEFF 		bl	HAL_UART_Init
 940              	.LVL48:
 540:Core/Src/main.c ****   {
 941              		.loc 1 540 6 view .LVU312
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 35


 942 0026 0028     		cmp	r0, #0
 943 0028 00D1     		bne	.L57
 548:Core/Src/main.c **** 
 944              		.loc 1 548 1 view .LVU313
 945              		@ sp needed
 946 002a 10BD     		pop	{r4, pc}
 947              	.L57:
 542:Core/Src/main.c ****   }
 948              		.loc 1 542 5 is_stmt 1 view .LVU314
 949 002c FFF7FEFF 		bl	Error_Handler
 950              	.LVL49:
 951              	.L59:
 952              		.align	2
 953              	.L58:
 954 0030 00000000 		.word	huart1
 955 0034 00380140 		.word	1073821696
 956              		.cfi_endproc
 957              	.LFE49:
 959              		.section	.text.MX_TIM14_Init,"ax",%progbits
 960              		.align	1
 961              		.syntax unified
 962              		.code	16
 963              		.thumb_func
 965              	MX_TIM14_Init:
 966              	.LFB46:
 426:Core/Src/main.c **** 
 967              		.loc 1 426 1 view -0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971 0000 10B5     		push	{r4, lr}
 972              	.LCFI12:
 973              		.cfi_def_cfa_offset 8
 974              		.cfi_offset 4, -8
 975              		.cfi_offset 14, -4
 435:Core/Src/main.c ****   htim14.Init.Prescaler = 47;
 976              		.loc 1 435 3 view .LVU316
 435:Core/Src/main.c ****   htim14.Init.Prescaler = 47;
 977              		.loc 1 435 19 is_stmt 0 view .LVU317
 978 0002 0948     		ldr	r0, .L63
 979 0004 094B     		ldr	r3, .L63+4
 980 0006 0360     		str	r3, [r0]
 436:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 981              		.loc 1 436 3 is_stmt 1 view .LVU318
 436:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 982              		.loc 1 436 25 is_stmt 0 view .LVU319
 983 0008 2F23     		movs	r3, #47
 984 000a 4360     		str	r3, [r0, #4]
 437:Core/Src/main.c ****   htim14.Init.Period = 9999;
 985              		.loc 1 437 3 is_stmt 1 view .LVU320
 437:Core/Src/main.c ****   htim14.Init.Period = 9999;
 986              		.loc 1 437 27 is_stmt 0 view .LVU321
 987 000c 0023     		movs	r3, #0
 988 000e 8360     		str	r3, [r0, #8]
 438:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 989              		.loc 1 438 3 is_stmt 1 view .LVU322
 438:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 36


 990              		.loc 1 438 22 is_stmt 0 view .LVU323
 991 0010 074A     		ldr	r2, .L63+8
 992 0012 C260     		str	r2, [r0, #12]
 439:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 993              		.loc 1 439 3 is_stmt 1 view .LVU324
 439:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 994              		.loc 1 439 29 is_stmt 0 view .LVU325
 995 0014 0361     		str	r3, [r0, #16]
 440:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 996              		.loc 1 440 3 is_stmt 1 view .LVU326
 440:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 997              		.loc 1 440 33 is_stmt 0 view .LVU327
 998 0016 8361     		str	r3, [r0, #24]
 441:Core/Src/main.c ****   {
 999              		.loc 1 441 3 is_stmt 1 view .LVU328
 441:Core/Src/main.c ****   {
 1000              		.loc 1 441 7 is_stmt 0 view .LVU329
 1001 0018 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1002              	.LVL50:
 441:Core/Src/main.c ****   {
 1003              		.loc 1 441 6 view .LVU330
 1004 001c 0028     		cmp	r0, #0
 1005 001e 00D1     		bne	.L62
 449:Core/Src/main.c **** 
 1006              		.loc 1 449 1 view .LVU331
 1007              		@ sp needed
 1008 0020 10BD     		pop	{r4, pc}
 1009              	.L62:
 443:Core/Src/main.c ****   }
 1010              		.loc 1 443 5 is_stmt 1 view .LVU332
 1011 0022 FFF7FEFF 		bl	Error_Handler
 1012              	.LVL51:
 1013              	.L64:
 1014 0026 C046     		.align	2
 1015              	.L63:
 1016 0028 00000000 		.word	htim14
 1017 002c 00200040 		.word	1073750016
 1018 0030 0F270000 		.word	9999
 1019              		.cfi_endproc
 1020              	.LFE46:
 1022              		.section	.text.MX_TIM16_Init,"ax",%progbits
 1023              		.align	1
 1024              		.syntax unified
 1025              		.code	16
 1026              		.thumb_func
 1028              	MX_TIM16_Init:
 1029              	.LFB47:
 457:Core/Src/main.c **** 
 1030              		.loc 1 457 1 view -0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 1034 0000 10B5     		push	{r4, lr}
 1035              	.LCFI13:
 1036              		.cfi_def_cfa_offset 8
 1037              		.cfi_offset 4, -8
 1038              		.cfi_offset 14, -4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 37


 466:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 1039              		.loc 1 466 3 view .LVU334
 466:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 1040              		.loc 1 466 19 is_stmt 0 view .LVU335
 1041 0002 0948     		ldr	r0, .L68
 1042 0004 094B     		ldr	r3, .L68+4
 1043 0006 0360     		str	r3, [r0]
 467:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1044              		.loc 1 467 3 is_stmt 1 view .LVU336
 467:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1045              		.loc 1 467 25 is_stmt 0 view .LVU337
 1046 0008 2F23     		movs	r3, #47
 1047 000a 4360     		str	r3, [r0, #4]
 468:Core/Src/main.c ****   htim16.Init.Period = 4999;
 1048              		.loc 1 468 3 is_stmt 1 view .LVU338
 468:Core/Src/main.c ****   htim16.Init.Period = 4999;
 1049              		.loc 1 468 27 is_stmt 0 view .LVU339
 1050 000c 0023     		movs	r3, #0
 1051 000e 8360     		str	r3, [r0, #8]
 469:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1052              		.loc 1 469 3 is_stmt 1 view .LVU340
 469:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1053              		.loc 1 469 22 is_stmt 0 view .LVU341
 1054 0010 074A     		ldr	r2, .L68+8
 1055 0012 C260     		str	r2, [r0, #12]
 470:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 1056              		.loc 1 470 3 is_stmt 1 view .LVU342
 470:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 1057              		.loc 1 470 29 is_stmt 0 view .LVU343
 1058 0014 0361     		str	r3, [r0, #16]
 471:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1059              		.loc 1 471 3 is_stmt 1 view .LVU344
 471:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1060              		.loc 1 471 33 is_stmt 0 view .LVU345
 1061 0016 4361     		str	r3, [r0, #20]
 472:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1062              		.loc 1 472 3 is_stmt 1 view .LVU346
 472:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1063              		.loc 1 472 33 is_stmt 0 view .LVU347
 1064 0018 8361     		str	r3, [r0, #24]
 473:Core/Src/main.c ****   {
 1065              		.loc 1 473 3 is_stmt 1 view .LVU348
 473:Core/Src/main.c ****   {
 1066              		.loc 1 473 7 is_stmt 0 view .LVU349
 1067 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1068              	.LVL52:
 473:Core/Src/main.c ****   {
 1069              		.loc 1 473 6 view .LVU350
 1070 001e 0028     		cmp	r0, #0
 1071 0020 00D1     		bne	.L67
 481:Core/Src/main.c **** 
 1072              		.loc 1 481 1 view .LVU351
 1073              		@ sp needed
 1074 0022 10BD     		pop	{r4, pc}
 1075              	.L67:
 475:Core/Src/main.c ****   }
 1076              		.loc 1 475 5 is_stmt 1 view .LVU352
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 38


 1077 0024 FFF7FEFF 		bl	Error_Handler
 1078              	.LVL53:
 1079              	.L69:
 1080              		.align	2
 1081              	.L68:
 1082 0028 00000000 		.word	htim16
 1083 002c 00440140 		.word	1073824768
 1084 0030 87130000 		.word	4999
 1085              		.cfi_endproc
 1086              	.LFE47:
 1088              		.section	.text.SystemClock_Config,"ax",%progbits
 1089              		.align	1
 1090              		.global	SystemClock_Config
 1091              		.syntax unified
 1092              		.code	16
 1093              		.thumb_func
 1095              	SystemClock_Config:
 1096              	.LFB41:
 137:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1097              		.loc 1 137 1 view -0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 80
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101 0000 10B5     		push	{r4, lr}
 1102              	.LCFI14:
 1103              		.cfi_def_cfa_offset 8
 1104              		.cfi_offset 4, -8
 1105              		.cfi_offset 14, -4
 1106 0002 94B0     		sub	sp, sp, #80
 1107              	.LCFI15:
 1108              		.cfi_def_cfa_offset 88
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1109              		.loc 1 138 3 view .LVU354
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1110              		.loc 1 138 22 is_stmt 0 view .LVU355
 1111 0004 3022     		movs	r2, #48
 1112 0006 0021     		movs	r1, #0
 1113 0008 08A8     		add	r0, sp, #32
 1114 000a FFF7FEFF 		bl	memset
 1115              	.LVL54:
 139:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1116              		.loc 1 139 3 is_stmt 1 view .LVU356
 139:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1117              		.loc 1 139 22 is_stmt 0 view .LVU357
 1118 000e 1024     		movs	r4, #16
 1119 0010 1022     		movs	r2, #16
 1120 0012 0021     		movs	r1, #0
 1121 0014 04A8     		add	r0, sp, #16
 1122 0016 FFF7FEFF 		bl	memset
 1123              	.LVL55:
 140:Core/Src/main.c **** 
 1124              		.loc 1 140 3 is_stmt 1 view .LVU358
 140:Core/Src/main.c **** 
 1125              		.loc 1 140 28 is_stmt 0 view .LVU359
 1126 001a 1022     		movs	r2, #16
 1127 001c 0021     		movs	r1, #0
 1128 001e 6846     		mov	r0, sp
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 39


 1129 0020 FFF7FEFF 		bl	memset
 1130              	.LVL56:
 145:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1131              		.loc 1 145 3 is_stmt 1 view .LVU360
 145:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1132              		.loc 1 145 36 is_stmt 0 view .LVU361
 1133 0024 1223     		movs	r3, #18
 1134 0026 0893     		str	r3, [sp, #32]
 146:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 1135              		.loc 1 146 3 is_stmt 1 view .LVU362
 146:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 1136              		.loc 1 146 30 is_stmt 0 view .LVU363
 1137 0028 113B     		subs	r3, r3, #17
 1138 002a 0B93     		str	r3, [sp, #44]
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1139              		.loc 1 147 3 is_stmt 1 view .LVU364
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1140              		.loc 1 147 32 is_stmt 0 view .LVU365
 1141 002c 0D93     		str	r3, [sp, #52]
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 1142              		.loc 1 148 3 is_stmt 1 view .LVU366
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 1143              		.loc 1 148 41 is_stmt 0 view .LVU367
 1144 002e 0C94     		str	r4, [sp, #48]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1145              		.loc 1 149 3 is_stmt 1 view .LVU368
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1146              		.loc 1 149 43 is_stmt 0 view .LVU369
 1147 0030 0E94     		str	r4, [sp, #56]
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1148              		.loc 1 150 3 is_stmt 1 view .LVU370
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1149              		.loc 1 150 34 is_stmt 0 view .LVU371
 1150 0032 0133     		adds	r3, r3, #1
 1151 0034 1093     		str	r3, [sp, #64]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 1152              		.loc 1 151 3 is_stmt 1 view .LVU372
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1153              		.loc 1 152 3 view .LVU373
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1154              		.loc 1 152 32 is_stmt 0 view .LVU374
 1155 0036 A023     		movs	r3, #160
 1156 0038 9B03     		lsls	r3, r3, #14
 1157 003a 1293     		str	r3, [sp, #72]
 153:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1158              		.loc 1 153 3 is_stmt 1 view .LVU375
 154:Core/Src/main.c ****   {
 1159              		.loc 1 154 3 view .LVU376
 154:Core/Src/main.c ****   {
 1160              		.loc 1 154 7 is_stmt 0 view .LVU377
 1161 003c 08A8     		add	r0, sp, #32
 1162 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1163              	.LVL57:
 154:Core/Src/main.c ****   {
 1164              		.loc 1 154 6 view .LVU378
 1165 0042 0028     		cmp	r0, #0
 1166 0044 17D1     		bne	.L74
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 40


 160:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 1167              		.loc 1 160 3 is_stmt 1 view .LVU379
 160:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 1168              		.loc 1 160 31 is_stmt 0 view .LVU380
 1169 0046 0723     		movs	r3, #7
 1170 0048 0493     		str	r3, [sp, #16]
 162:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1171              		.loc 1 162 3 is_stmt 1 view .LVU381
 162:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1172              		.loc 1 162 34 is_stmt 0 view .LVU382
 1173 004a 053B     		subs	r3, r3, #5
 1174 004c 0593     		str	r3, [sp, #20]
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1175              		.loc 1 163 3 is_stmt 1 view .LVU383
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1176              		.loc 1 163 35 is_stmt 0 view .LVU384
 1177 004e 0023     		movs	r3, #0
 1178 0050 0693     		str	r3, [sp, #24]
 164:Core/Src/main.c **** 
 1179              		.loc 1 164 3 is_stmt 1 view .LVU385
 164:Core/Src/main.c **** 
 1180              		.loc 1 164 36 is_stmt 0 view .LVU386
 1181 0052 0793     		str	r3, [sp, #28]
 166:Core/Src/main.c ****   {
 1182              		.loc 1 166 3 is_stmt 1 view .LVU387
 166:Core/Src/main.c ****   {
 1183              		.loc 1 166 7 is_stmt 0 view .LVU388
 1184 0054 0121     		movs	r1, #1
 1185 0056 04A8     		add	r0, sp, #16
 1186 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1187              	.LVL58:
 166:Core/Src/main.c ****   {
 1188              		.loc 1 166 6 view .LVU389
 1189 005c 0028     		cmp	r0, #0
 1190 005e 0CD1     		bne	.L75
 170:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 1191              		.loc 1 170 3 is_stmt 1 view .LVU390
 170:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 1192              		.loc 1 170 38 is_stmt 0 view .LVU391
 1193 0060 0123     		movs	r3, #1
 1194 0062 0093     		str	r3, [sp]
 171:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1195              		.loc 1 171 3 is_stmt 1 view .LVU392
 171:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1196              		.loc 1 171 38 is_stmt 0 view .LVU393
 1197 0064 0023     		movs	r3, #0
 1198 0066 0293     		str	r3, [sp, #8]
 172:Core/Src/main.c ****   {
 1199              		.loc 1 172 3 is_stmt 1 view .LVU394
 172:Core/Src/main.c ****   {
 1200              		.loc 1 172 7 is_stmt 0 view .LVU395
 1201 0068 6846     		mov	r0, sp
 1202 006a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1203              	.LVL59:
 172:Core/Src/main.c ****   {
 1204              		.loc 1 172 6 view .LVU396
 1205 006e 0028     		cmp	r0, #0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 41


 1206 0070 05D1     		bne	.L76
 176:Core/Src/main.c **** 
 1207              		.loc 1 176 1 view .LVU397
 1208 0072 14B0     		add	sp, sp, #80
 1209              		@ sp needed
 1210 0074 10BD     		pop	{r4, pc}
 1211              	.L74:
 156:Core/Src/main.c ****   }
 1212              		.loc 1 156 5 is_stmt 1 view .LVU398
 1213 0076 FFF7FEFF 		bl	Error_Handler
 1214              	.LVL60:
 1215              	.L75:
 168:Core/Src/main.c ****   }
 1216              		.loc 1 168 5 view .LVU399
 1217 007a FFF7FEFF 		bl	Error_Handler
 1218              	.LVL61:
 1219              	.L76:
 174:Core/Src/main.c ****   }
 1220              		.loc 1 174 5 view .LVU400
 1221 007e FFF7FEFF 		bl	Error_Handler
 1222              	.LVL62:
 1223              		.cfi_endproc
 1224              	.LFE41:
 1226              		.section	.text.main,"ax",%progbits
 1227              		.align	1
 1228              		.global	main
 1229              		.syntax unified
 1230              		.code	16
 1231              		.thumb_func
 1233              	main:
 1234              	.LFB40:
  83:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
 1235              		.loc 1 83 1 view -0
 1236              		.cfi_startproc
 1237              		@ Volatile: function does not return.
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240 0000 10B5     		push	{r4, lr}
 1241              	.LCFI16:
 1242              		.cfi_def_cfa_offset 8
 1243              		.cfi_offset 4, -8
 1244              		.cfi_offset 14, -4
  91:Core/Src/main.c **** 
 1245              		.loc 1 91 5 view .LVU402
 1246 0002 FFF7FEFF 		bl	HAL_Init
 1247              	.LVL63:
  98:Core/Src/main.c **** 
 1248              		.loc 1 98 5 view .LVU403
 1249 0006 FFF7FEFF 		bl	SystemClock_Config
 1250              	.LVL64:
 105:Core/Src/main.c ****     MX_ADC_Init();
 1251              		.loc 1 105 5 view .LVU404
 1252 000a FFF7FEFF 		bl	MX_GPIO_Init
 1253              	.LVL65:
 106:Core/Src/main.c ****     MX_TIM1_Init();
 1254              		.loc 1 106 5 view .LVU405
 1255 000e FFF7FEFF 		bl	MX_ADC_Init
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 42


 1256              	.LVL66:
 107:Core/Src/main.c ****     MX_TIM2_Init();
 1257              		.loc 1 107 5 view .LVU406
 1258 0012 FFF7FEFF 		bl	MX_TIM1_Init
 1259              	.LVL67:
 108:Core/Src/main.c ****     MX_TIM3_Init();
 1260              		.loc 1 108 5 view .LVU407
 1261 0016 FFF7FEFF 		bl	MX_TIM2_Init
 1262              	.LVL68:
 109:Core/Src/main.c ****     MX_TIM17_Init();
 1263              		.loc 1 109 5 view .LVU408
 1264 001a FFF7FEFF 		bl	MX_TIM3_Init
 1265              	.LVL69:
 110:Core/Src/main.c ****     MX_USART1_UART_Init();
 1266              		.loc 1 110 5 view .LVU409
 1267 001e FFF7FEFF 		bl	MX_TIM17_Init
 1268              	.LVL70:
 111:Core/Src/main.c ****     MX_TIM14_Init();
 1269              		.loc 1 111 5 view .LVU410
 1270 0022 FFF7FEFF 		bl	MX_USART1_UART_Init
 1271              	.LVL71:
 112:Core/Src/main.c ****     MX_TIM16_Init();
 1272              		.loc 1 112 5 view .LVU411
 1273 0026 FFF7FEFF 		bl	MX_TIM14_Init
 1274              	.LVL72:
 113:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 1275              		.loc 1 113 5 view .LVU412
 1276 002a FFF7FEFF 		bl	MX_TIM16_Init
 1277              	.LVL73:
 115:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim16);
 1278              		.loc 1 115 5 view .LVU413
 1279 002e 0748     		ldr	r0, .L79
 1280 0030 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1281              	.LVL74:
 116:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim17);
 1282              		.loc 1 116 5 view .LVU414
 1283 0034 0648     		ldr	r0, .L79+4
 1284 0036 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1285              	.LVL75:
 117:Core/Src/main.c ****     Os_Init_Task();
 1286              		.loc 1 117 5 view .LVU415
 1287 003a 0648     		ldr	r0, .L79+8
 1288 003c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1289              	.LVL76:
 118:Core/Src/main.c ****     /* USER CODE END 2 */
 1290              		.loc 1 118 5 view .LVU416
 1291 0040 FFF7FEFF 		bl	Os_Init_Task
 1292              	.LVL77:
 1293              	.L78:
 123:Core/Src/main.c ****     {
 1294              		.loc 1 123 5 discriminator 1 view .LVU417
 126:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 1295              		.loc 1 126 9 discriminator 1 view .LVU418
 1296 0044 FFF7FEFF 		bl	Os_Handler
 1297              	.LVL78:
 123:Core/Src/main.c ****     {
 1298              		.loc 1 123 11 discriminator 1 view .LVU419
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 43


 1299 0048 FCE7     		b	.L78
 1300              	.L80:
 1301 004a C046     		.align	2
 1302              	.L79:
 1303 004c 00000000 		.word	htim14
 1304 0050 00000000 		.word	htim16
 1305 0054 00000000 		.word	htim17
 1306              		.cfi_endproc
 1307              	.LFE40:
 1309              		.global	huart1
 1310              		.global	htim17
 1311              		.global	htim16
 1312              		.global	htim14
 1313              		.global	htim3
 1314              		.global	htim2
 1315              		.global	htim1
 1316              		.global	hadc
 1317              		.section	.bss.hadc,"aw",%nobits
 1318              		.align	2
 1319              		.set	.LANCHOR0,. + 0
 1322              	hadc:
 1323 0000 00000000 		.space	64
 1323      00000000 
 1323      00000000 
 1323      00000000 
 1323      00000000 
 1324              		.section	.bss.htim1,"aw",%nobits
 1325              		.align	2
 1328              	htim1:
 1329 0000 00000000 		.space	180
 1329      00000000 
 1329      00000000 
 1329      00000000 
 1329      00000000 
 1330              		.section	.bss.htim14,"aw",%nobits
 1331              		.align	2
 1334              	htim14:
 1335 0000 00000000 		.space	180
 1335      00000000 
 1335      00000000 
 1335      00000000 
 1335      00000000 
 1336              		.section	.bss.htim16,"aw",%nobits
 1337              		.align	2
 1340              	htim16:
 1341 0000 00000000 		.space	180
 1341      00000000 
 1341      00000000 
 1341      00000000 
 1341      00000000 
 1342              		.section	.bss.htim17,"aw",%nobits
 1343              		.align	2
 1346              	htim17:
 1347 0000 00000000 		.space	180
 1347      00000000 
 1347      00000000 
 1347      00000000 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 44


 1347      00000000 
 1348              		.section	.bss.htim2,"aw",%nobits
 1349              		.align	2
 1352              	htim2:
 1353 0000 00000000 		.space	180
 1353      00000000 
 1353      00000000 
 1353      00000000 
 1353      00000000 
 1354              		.section	.bss.htim3,"aw",%nobits
 1355              		.align	2
 1358              	htim3:
 1359 0000 00000000 		.space	180
 1359      00000000 
 1359      00000000 
 1359      00000000 
 1359      00000000 
 1360              		.section	.bss.huart1,"aw",%nobits
 1361              		.align	2
 1364              	huart1:
 1365 0000 00000000 		.space	132
 1365      00000000 
 1365      00000000 
 1365      00000000 
 1365      00000000 
 1366              		.text
 1367              	.Letext0:
 1368              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 1369              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 1370              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h"
 1371              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 1372              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 1373              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 1374              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 1375              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 1376              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 1377              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 1378              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 1379              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 1380              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 1381              		.file 16 "Core/Inc/main.h"
 1382              		.file 17 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 1383              		.file 18 "Core/Inc/os.h"
 1384              		.file 19 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 45


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:134    .text.MX_GPIO_Init:00000070 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:140    .text.Error_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:146    .text.Error_Handler:00000000 Error_Handler
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:178    .text.MX_ADC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:183    .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:333    .text.MX_ADC_Init:00000094 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:339    .text.MX_TIM1_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:344    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:546    .text.MX_TIM1_Init:000000d0 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1328   .bss.htim1:00000000 htim1
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:553    .text.MX_TIM2_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:558    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:699    .text.MX_TIM2_Init:00000094 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1352   .bss.htim2:00000000 htim2
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:704    .text.MX_TIM3_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:709    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:813    .text.MX_TIM3_Init:0000005c $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1358   .bss.htim3:00000000 htim3
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:820    .text.MX_TIM17_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:825    .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:879    .text.MX_TIM17_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1346   .bss.htim17:00000000 htim17
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:885    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:890    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:954    .text.MX_USART1_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1364   .bss.huart1:00000000 huart1
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:960    .text.MX_TIM14_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:965    .text.MX_TIM14_Init:00000000 MX_TIM14_Init
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1016   .text.MX_TIM14_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1334   .bss.htim14:00000000 htim14
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1023   .text.MX_TIM16_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1028   .text.MX_TIM16_Init:00000000 MX_TIM16_Init
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1082   .text.MX_TIM16_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1340   .bss.htim16:00000000 htim16
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1089   .text.SystemClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1095   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1227   .text.main:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1233   .text.main:00000000 main
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1303   .text.main:0000004c $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1322   .bss.hadc:00000000 hadc
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1318   .bss.hadc:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1325   .bss.htim1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1331   .bss.htim14:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1337   .bss.htim16:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1343   .bss.htim17:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1349   .bss.htim2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1355   .bss.htim3:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s:1361   .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccYCJ6Jj.s 			page 46


HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_HallSensor_Init
HAL_TIM_Encoder_Init
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_TIM_Base_Start_IT
Os_Init_Task
Os_Handler
