INFO-FLOW: Workspace /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1 opened at Wed Oct 02 01:38:56 EDT 2024
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 3.21 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.26 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.61 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_directive_inline update_knn 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_array_partition -type complete -dim 1 digitrec knn_set 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredknn_set complete=positionBoolean0type dim=1 
Execute     set_directive_pipeline digitrec/LOOP_I_1800 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredknn_set complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling digitrec.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted digitrec.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "digitrec.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E digitrec.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp
Command         clang done; 2.1 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.91 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp"  -o "/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.53 sec.
INFO-FLOW: Done: GCC PP time: 8.6 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredknn_set complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredknn_set complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp std=gnu++98 -directive=/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.47 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp std=gnu++98 -directive=/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.98 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.digitrec.pp.0.cpp.diag.yml /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.digitrec.pp.0.cpp.out.log 2> /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.digitrec.pp.0.cpp.err.log 
Command         ap_eval done; 2.96 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/tidy-3.1.digitrec.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/tidy-3.1.digitrec.pp.0.cpp.out.log 2> /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/tidy-3.1.digitrec.pp.0.cpp.err.log 
Command           ap_eval done; 3.21 sec.
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.digitrec.pp.0.cpp.out.log 2> /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.digitrec.pp.0.cpp.err.log 
Command           ap_eval done; 2.19 sec.
Command         tidy_31 done; 5.44 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 11.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.52 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.bc
Command         clang done; 3.52 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.g.bc -hls-opt -except-internalize dut -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 4.58 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 4699 ; free virtual = 22139
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 4699 ; free virtual = 22139
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.pp.bc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.16 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.g.0.bc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'digitrec' (digitrec.cpp:63).
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 4671 ; free virtual = 22113
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.g.1.bc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] digitrec.cpp:90: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1169.430 ; gain = 531.406 ; free physical = 4664 ; free virtual = 22106
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.g.1.bc to /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.o.1.bc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I_1800' (digitrec.cpp:57) in function 'digitrec' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J_10' (digitrec.cpp:59) in function 'digitrec' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'popcount' (digitrec.cpp:89) in function 'digitrec' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'search_max' (digitrec.cpp:95) in function 'digitrec' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'training_data.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'freqs.V' (digitrec.cpp:163) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'freqs.V' (digitrec.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.0' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.1' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.2' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.3' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.4' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.5' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.6' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.7' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.8' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set.V.9' (digitrec.cpp:48) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.0' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.1' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.2' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.3' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.4' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.5' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.6' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.7' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.8' (digitrec.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.9' (digitrec.cpp:48) in dimension 1 completely.
Command           transform done; 2.4 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:171:55) in function 'knn_vote'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:177:9) to (digitrec.cpp:169:43) in function 'knn_vote'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'digitrec' (digitrec.cpp:51:52)...950 expression(s) balanced.
Command           transform done; 1.94 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1171.410 ; gain = 533.387 ; free physical = 4636 ; free virtual = 22080
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.o.2.bc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:123:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:134:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:135:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:136:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:137:9)
Command           transform done; 2.89 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1171.410 ; gain = 533.387 ; free physical = 4601 ; free virtual = 22045
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 8.88 sec.
Command       elaborate done; 43.32 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute         ap_set_top_model dut 
Execute         get_model_list dut -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dut 
Execute         preproc_iomode -model digitrec 
Execute         preproc_iomode -model knn_vote 
Execute         preproc_iomode -model sort_knn 
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: sort_knn knn_vote digitrec dut
INFO-FLOW: Configuring Module : sort_knn ...
Execute         set_default_model sort_knn 
Execute         apply_spec_resource_limit sort_knn 
INFO-FLOW: Configuring Module : knn_vote ...
Execute         set_default_model knn_vote 
Execute         apply_spec_resource_limit knn_vote 
INFO-FLOW: Configuring Module : digitrec ...
Execute         set_default_model digitrec 
Execute         apply_spec_resource_limit digitrec 
INFO-FLOW: Configuring Module : dut ...
Execute         set_default_model dut 
Execute         apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: sort_knn knn_vote digitrec dut
INFO-FLOW: Preprocessing Module: sort_knn ...
Execute         set_default_model sort_knn 
Execute         cdfg_preprocess -model sort_knn 
Execute         rtl_gen_preprocess sort_knn 
INFO-FLOW: Preprocessing Module: knn_vote ...
Execute         set_default_model knn_vote 
Execute         cdfg_preprocess -model knn_vote 
Execute         rtl_gen_preprocess knn_vote 
INFO-FLOW: Preprocessing Module: digitrec ...
Execute         set_default_model digitrec 
Execute         cdfg_preprocess -model digitrec 
Execute         rtl_gen_preprocess digitrec 
INFO-FLOW: Preprocessing Module: dut ...
Execute         set_default_model dut 
Execute         cdfg_preprocess -model dut 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: sort_knn knn_vote digitrec dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sort_knn 
Execute         schedule -model sort_knn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.26 seconds; current allocated memory: 202.494 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling sort_knn.
Execute         set_default_model sort_knn 
Execute         bind -model sort_knn 
BIND OPTION: model=sort_knn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 202.945 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.verbose.bind.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding sort_knn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model knn_vote 
Execute         schedule -model knn_vote 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 203.321 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling knn_vote.
Execute         set_default_model knn_vote 
Execute         bind -model knn_vote 
BIND OPTION: model=knn_vote
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 203.937 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.verbose.bind.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding knn_vote.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digitrec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model digitrec 
Execute         schedule -model digitrec 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I_1800'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.69 sec.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 209.251 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.verbose.sched.rpt 
Command         syn_report done; 2.31 sec.
Execute         db_write -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.sched.adb -f 
Command         db_write done; 3.47 sec.
INFO-FLOW: Finish scheduling digitrec.
Execute         set_default_model digitrec 
Execute         bind -model digitrec 
BIND OPTION: model=digitrec
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.67 sec.
INFO: [HLS 200-111]  Elapsed time: 7.45 seconds; current allocated memory: 216.752 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.verbose.bind.rpt 
Command         syn_report done; 3.15 sec.
Execute         db_write -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.bind.adb -f 
Command         db_write done; 3.72 sec.
INFO-FLOW: Finish binding digitrec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut 
Execute         schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 217.244 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute         set_default_model dut 
Execute         bind -model dut 
BIND OPTION: model=dut
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 217.388 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Command         syn_report done; 0.88 sec.
Execute         db_write -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sort_knn 
Execute         rtl_gen_preprocess knn_vote 
Execute         rtl_gen_preprocess digitrec 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: sort_knn knn_vote digitrec dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sort_knn -vendor xilinx -mg_file /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dut_mux_305_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 218.327 MB.
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl sort_knn -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/systemc/sort_knn -synmodules sort_knn knn_vote digitrec dut 
Execute         gen_rtl sort_knn -style xilinx -f -lang vhdl -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/vhdl/sort_knn 
Execute         gen_rtl sort_knn -style xilinx -f -lang vlog -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/verilog/sort_knn 
Execute         syn_report -csynth -model sort_knn -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/report/sort_knn_csynth.rpt 
Execute         syn_report -rtlxml -model sort_knn -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/report/sort_knn_csynth.xml 
Execute         syn_report -verbosereport -model sort_knn -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model sort_knn -f -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info sort_knn -p /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model knn_vote -vendor xilinx -mg_file /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_distances' to 'knn_vote_sorted_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_labels' to 'knn_vote_sorted_lcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_32_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 221.090 MB.
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl knn_vote -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/systemc/knn_vote -synmodules sort_knn knn_vote digitrec dut 
Execute         gen_rtl knn_vote -style xilinx -f -lang vhdl -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/vhdl/knn_vote 
Execute         gen_rtl knn_vote -style xilinx -f -lang vlog -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/verilog/knn_vote 
Execute         syn_report -csynth -model knn_vote -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/report/knn_vote_csynth.rpt 
Execute         syn_report -rtlxml -model knn_vote -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/report/knn_vote_csynth.xml 
Execute         syn_report -verbosereport -model knn_vote -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model knn_vote -f -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info knn_vote -p /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model digitrec -vendor xilinx -mg_file /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_0' to 'digitrec_trainingdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_1' to 'digitrec_trainingeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_2' to 'digitrec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_3' to 'digitrec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_4' to 'digitrec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_5' to 'digitrec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_6' to 'digitrec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_7' to 'digitrec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_8' to 'digitrec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V_9' to 'digitrec_trainingmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_32_6_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_42_6_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.
Command         create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 235.100 MB.
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl digitrec -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/systemc/digitrec -synmodules sort_knn knn_vote digitrec dut 
Execute         gen_rtl digitrec -style xilinx -f -lang vhdl -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/vhdl/digitrec 
Execute         gen_rtl digitrec -style xilinx -f -lang vlog -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/verilog/digitrec 
Execute         syn_report -csynth -model digitrec -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/report/digitrec_csynth.rpt 
Command         syn_report done; 0.56 sec.
Execute         syn_report -rtlxml -model digitrec -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/report/digitrec_csynth.xml 
Command         syn_report done; 0.28 sec.
Execute         syn_report -verbosereport -model digitrec -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.verbose.rpt 
Command         syn_report done; 3.55 sec.
Execute         db_write -model digitrec -f -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.adb 
Command         db_write done; 5.57 sec.
Execute         gen_tb_info digitrec -p /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut -vendor xilinx -mg_file /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 10.51 seconds; current allocated memory: 265.839 MB.
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/systemc/dut -synmodules sort_knn knn_vote digitrec dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vhdl -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/vhdl/dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vlog -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/verilog/dut 
Execute         syn_report -csynth -model dut -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/report/dut_csynth.rpt 
Execute         syn_report -rtlxml -model dut -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/syn/report/dut_csynth.xml 
Execute         syn_report -verbosereport -model dut -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.verbose.rpt 
Command         syn_report done; 0.95 sec.
Execute         db_write -model dut -f -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.adb 
Command         db_write done; 0.98 sec.
Execute         gen_tb_info dut -p /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut 
Execute         export_constraint_db -f -tool general -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         syn_report -designview -model dut -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.design.xml 
Command         syn_report done; 0.63 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model dut -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dut -o /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks dut 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: sort_knn knn_vote digitrec dut
INFO-FLOW: Handling components in module [sort_knn] ... 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.compgen.tcl 
INFO-FLOW: Found component dut_mux_305_6_1_1.
INFO-FLOW: Append model dut_mux_305_6_1_1
INFO-FLOW: Handling components in module [knn_vote] ... 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.compgen.tcl 
INFO-FLOW: Found component dut_mux_32_4_1_1.
INFO-FLOW: Append model dut_mux_32_4_1_1
INFO-FLOW: Found component knn_vote_sorted_dbkb.
INFO-FLOW: Append model knn_vote_sorted_dbkb
INFO-FLOW: Found component knn_vote_sorted_lcud.
INFO-FLOW: Append model knn_vote_sorted_lcud
INFO-FLOW: Handling components in module [digitrec] ... 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.compgen.tcl 
INFO-FLOW: Found component dut_mux_42_6_1_1.
INFO-FLOW: Append model dut_mux_42_6_1_1
INFO-FLOW: Found component dut_mux_42_6_1_1.
INFO-FLOW: Append model dut_mux_42_6_1_1
INFO-FLOW: Found component dut_mux_42_6_1_1.
INFO-FLOW: Append model dut_mux_42_6_1_1
INFO-FLOW: Found component dut_mux_32_6_1_1.
INFO-FLOW: Append model dut_mux_32_6_1_1
INFO-FLOW: Found component digitrec_trainingdEe.
INFO-FLOW: Append model digitrec_trainingdEe
INFO-FLOW: Found component digitrec_trainingeOg.
INFO-FLOW: Append model digitrec_trainingeOg
INFO-FLOW: Found component digitrec_trainingfYi.
INFO-FLOW: Append model digitrec_trainingfYi
INFO-FLOW: Found component digitrec_trainingg8j.
INFO-FLOW: Append model digitrec_trainingg8j
INFO-FLOW: Found component digitrec_traininghbi.
INFO-FLOW: Append model digitrec_traininghbi
INFO-FLOW: Found component digitrec_trainingibs.
INFO-FLOW: Append model digitrec_trainingibs
INFO-FLOW: Found component digitrec_trainingjbC.
INFO-FLOW: Append model digitrec_trainingjbC
INFO-FLOW: Found component digitrec_trainingkbM.
INFO-FLOW: Append model digitrec_trainingkbM
INFO-FLOW: Found component digitrec_traininglbW.
INFO-FLOW: Append model digitrec_traininglbW
INFO-FLOW: Found component digitrec_trainingmb6.
INFO-FLOW: Append model digitrec_trainingmb6
INFO-FLOW: Handling components in module [dut] ... 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Append model sort_knn
INFO-FLOW: Append model knn_vote
INFO-FLOW: Append model digitrec
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_mux_305_6_1_1 dut_mux_32_4_1_1 knn_vote_sorted_dbkb knn_vote_sorted_lcud dut_mux_42_6_1_1 dut_mux_42_6_1_1 dut_mux_42_6_1_1 dut_mux_32_6_1_1 digitrec_trainingdEe digitrec_trainingeOg digitrec_trainingfYi digitrec_trainingg8j digitrec_traininghbi digitrec_trainingibs digitrec_trainingjbC digitrec_trainingkbM digitrec_traininglbW digitrec_trainingmb6 sort_knn knn_vote digitrec dut
INFO-FLOW: To file: write model dut_mux_305_6_1_1
INFO-FLOW: To file: write model dut_mux_32_4_1_1
INFO-FLOW: To file: write model knn_vote_sorted_dbkb
INFO-FLOW: To file: write model knn_vote_sorted_lcud
INFO-FLOW: To file: write model dut_mux_42_6_1_1
INFO-FLOW: To file: write model dut_mux_42_6_1_1
INFO-FLOW: To file: write model dut_mux_42_6_1_1
INFO-FLOW: To file: write model dut_mux_32_6_1_1
INFO-FLOW: To file: write model digitrec_trainingdEe
INFO-FLOW: To file: write model digitrec_trainingeOg
INFO-FLOW: To file: write model digitrec_trainingfYi
INFO-FLOW: To file: write model digitrec_trainingg8j
INFO-FLOW: To file: write model digitrec_traininghbi
INFO-FLOW: To file: write model digitrec_trainingibs
INFO-FLOW: To file: write model digitrec_trainingjbC
INFO-FLOW: To file: write model digitrec_trainingkbM
INFO-FLOW: To file: write model digitrec_traininglbW
INFO-FLOW: To file: write model digitrec_trainingmb6
INFO-FLOW: To file: write model sort_knn
INFO-FLOW: To file: write model knn_vote
INFO-FLOW: To file: write model digitrec
INFO-FLOW: To file: write model dut
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 126.30 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_dbkb_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_lcud_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingdEe_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingeOg_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingfYi_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingg8j_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_traininghbi_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingibs_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingjbC_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingkbM_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_traininglbW_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingmb6_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 2.2 sec.
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dut xml_exists=0
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.compgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.compgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.compgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.compgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.compgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.compgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.compgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.compgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.compgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=22 #gSsdmPorts=6
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         sc_get_clocks dut 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/sort_knn.tbgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/knn_vote.tbgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/digitrec.tbgen.tcl 
Execute         source /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pis7/ece6775/lab3/ecelinux/digitrec.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:28 . Memory (MB): peak = 1298.992 ; gain = 660.969 ; free physical = 4484 ; free virtual = 21967
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Command       autosyn done; 40.17 sec.
Command     csynth_design done; 83.5 sec.
Execute     cleanup_all 
