#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff0d277e990 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7ff0d4003d80_0 .var "clk", 0 0;
v0x7ff0d4003e10_0 .var "fault", 0 0;
v0x7ff0d4003ea0_0 .var "irq", 0 0;
v0x7ff0d4003f30_0 .var "reset", 0 0;
v0x7ff0d4003fc0_0 .var "uart_rx", 0 0;
S_0x7ff0d2798580 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7ff0d277e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /INPUT 1 "intr"
    .port_info 4 /INPUT 1 "trap"
L_0x7ff0d4009180 .functor NOT 1, v0x7ff0d4003f30_0, C4<0>, C4<0>, C4<0>;
L_0x7ff0d40092f0 .functor NOT 1, v0x7ff0d27f96b0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff0d40093a0 .functor NOT 1, v0x7ff0d27f9560_0, C4<0>, C4<0>, C4<0>;
v0x7ff0d4002a50_0 .net "CPUaddr", 15 0, L_0x7ff0d4008d20;  1 drivers
v0x7ff0d27fb7b0_0 .net "CPUread", 15 0, L_0x7ff0d4004290;  1 drivers
v0x7ff0d4002b40_0 .net "CPUwrite", 15 0, L_0x7ff0d4008bc0;  1 drivers
v0x7ff0d4002c10_0 .net "RAMaddr", 15 0, L_0x7ff0d4005440;  1 drivers
v0x7ff0d4002ce0_0 .net "RAMbe", 1 0, v0x7ff0d27f90c0_0;  1 drivers
v0x7ff0d4002df0_0 .net "RAMread", 15 0, L_0x7ff0d4009110;  1 drivers
v0x7ff0d4002ec0_0 .net "RAMwe", 0 0, v0x7ff0d27f9260_0;  1 drivers
v0x7ff0d4002f90_0 .net "RAMwrite", 15 0, L_0x7ff0d40043f0;  1 drivers
v0x7ff0d4003060_0 .net "UARTaddr", 2 0, L_0x7ff0d40057f0;  1 drivers
v0x7ff0d4003170_0 .var "UARTce", 0 0;
v0x7ff0d4003200_0 .net "UARTre", 0 0, v0x7ff0d27f9560_0;  1 drivers
v0x7ff0d4003290_0 .net "UARTread", 7 0, v0x7ff0d4002290_0;  1 drivers
v0x7ff0d4003360_0 .net "UARTwe", 0 0, v0x7ff0d27f96b0_0;  1 drivers
v0x7ff0d40033f0_0 .net "UARTwrite", 7 0, L_0x7ff0d4004460;  1 drivers
v0x7ff0d40034c0_0 .net "be", 0 0, L_0x7ff0d4008470;  1 drivers
v0x7ff0d4003550_0 .net "clock_50_b7a", 0 0, v0x7ff0d4003d80_0;  1 drivers
v0x7ff0d40036e0_0 .net "intr", 0 0, v0x7ff0d4003ea0_0;  1 drivers
v0x7ff0d4003870_0 .net "not_UARTre", 0 0, L_0x7ff0d40093a0;  1 drivers
v0x7ff0d4003900_0 .net "not_UARTwe", 0 0, L_0x7ff0d40092f0;  1 drivers
v0x7ff0d4003990_0 .net "not_reset", 0 0, L_0x7ff0d4009180;  1 drivers
v0x7ff0d4003a20_0 .net "re", 0 0, v0x7ff0d27f2740_0;  1 drivers
v0x7ff0d4003ab0_0 .net "reset", 0 0, v0x7ff0d4003f30_0;  1 drivers
v0x7ff0d4003b40_0 .net "trap", 0 0, v0x7ff0d4003e10_0;  1 drivers
v0x7ff0d4003bd0_0 .net "uart_rx", 0 0, v0x7ff0d4003fc0_0;  1 drivers
v0x7ff0d4003c60_0 .net "uart_tx", 0 0, v0x7ff0d4002660_0;  1 drivers
v0x7ff0d4003cf0_0 .net "we", 0 0, L_0x7ff0d4008cb0;  1 drivers
S_0x7ff0d27acbd0 .scope module, "cpu" "cpu" 3 39, 4 2 0, S_0x7ff0d2798580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 1 "re"
    .port_info 5 /OUTPUT 16 "RAMaddr"
    .port_info 6 /OUTPUT 1 "be"
    .port_info 7 /OUTPUT 1 "hlt"
    .port_info 8 /INPUT 1 "UART_intr"
    .port_info 9 /INPUT 1 "page_fault"
    .port_info 10 /INPUT 1 "clk"
P_0x7ff0d27e7180 .param/l "CR_INIT" 0 4 224, C4<0000000000001000>;
P_0x7ff0d27e71c0 .param/l "DECODE" 0 4 30, C4<0011>;
P_0x7ff0d27e7200 .param/l "DECODEM" 0 4 30, C4<0100>;
P_0x7ff0d27e7240 .param/l "EXEC" 0 4 30, C4<0111>;
P_0x7ff0d27e7280 .param/l "EXECM" 0 4 30, C4<1000>;
P_0x7ff0d27e72c0 .param/l "FETCH" 0 4 30, C4<0001>;
P_0x7ff0d27e7300 .param/l "FETCHM" 0 4 30, C4<0010>;
P_0x7ff0d27e7340 .param/l "IVEC" 0 4 224, C4<0000000000000100>;
P_0x7ff0d27e7380 .param/l "READ" 0 4 30, C4<0101>;
P_0x7ff0d27e73c0 .param/l "READM" 0 4 30, C4<0110>;
P_0x7ff0d27e7400 .param/l "sCR_INIT" 0 4 224, C4<0000000000000010>;
L_0x7ff0d40089f0 .functor OR 1, L_0x7ff0d4007b70, v0x7ff0d27f73a0_0, C4<0>, C4<0>;
L_0x7ff0d4008a60 .functor BUFZ 16, v0x7ff0d27f0350_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ff0d4008b10 .functor BUFZ 16, v0x7ff0d27f0350_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ff0d4008bc0 .functor BUFZ 16, v0x7ff0d27efe40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ff0d4008cb0 .functor BUFZ 1, L_0x7ff0d40082a0, C4<0>, C4<0>, C4<0>;
L_0x7ff0d4008d20 .functor BUFZ 16, v0x7ff0d27ef7e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ff0d4008dd0 .functor NOT 1, L_0x7ff0d4008e80, C4<0>, C4<0>, C4<0>;
L_0x7ff0d4008f60 .functor OR 1, v0x7ff0d27f7080_0, L_0x7ff0d40080e0, C4<0>, C4<0>;
L_0x7ff0d4008fd0 .functor AND 1, L_0x7ff0d4008dd0, L_0x7ff0d4008f60, C4<1>, C4<1>;
v0x7ff0d27f58e0_0 .net "ALUfunc", 2 0, L_0x7ff0d40072e0;  1 drivers
v0x7ff0d27f59b0_0 .net "ALUout", 15 0, v0x7ff0d27f0350_0;  1 drivers
v0x7ff0d27f5a40_0 .var "CR", 15 0;
v0x7ff0d27f5ad0_0 .net "IRimm", 15 0, v0x7ff0d27f2270_0;  1 drivers
v0x7ff0d27f5b60_0 .net "IRout", 15 0, v0x7ff0d27ef160_0;  1 drivers
v0x7ff0d27f5c70_0 .net "MARin", 15 0, L_0x7ff0d4008b10;  1 drivers
v0x7ff0d27f5d00_0 .net "MARout", 15 0, v0x7ff0d27ef7e0_0;  1 drivers
v0x7ff0d27f5d90_0 .var "MDRin", 15 0;
v0x7ff0d27f5e40_0 .net "MDRout", 15 0, v0x7ff0d27efe40_0;  1 drivers
v0x7ff0d27f5f70_0 .var "R1", 15 0;
v0x7ff0d27f6000_0 .var "R2", 15 0;
v0x7ff0d27f6090_0 .var "R3", 15 0;
v0x7ff0d27f6130_0 .var "R4", 15 0;
v0x7ff0d27f61e0_0 .var "R5", 15 0;
v0x7ff0d27f6290_0 .var "R6", 15 0;
v0x7ff0d27f6340_0 .var "R7", 15 0;
v0x7ff0d27f63f0_0 .net "RAMaddr", 15 0, L_0x7ff0d4008d20;  alias, 1 drivers
v0x7ff0d27f65a0_0 .net "RAMin", 15 0, L_0x7ff0d4008bc0;  alias, 1 drivers
v0x7ff0d27f6650_0 .net "RAMout", 15 0, L_0x7ff0d4004290;  alias, 1 drivers
v0x7ff0d27f6710_0 .net "UART_intr", 0 0, v0x7ff0d4003ea0_0;  alias, 1 drivers
v0x7ff0d27f67a0_0 .net *"_s13", 0 0, L_0x7ff0d4008e80;  1 drivers
v0x7ff0d27f6830_0 .var "bank", 0 0;
v0x7ff0d27f68c0_0 .net "be", 0 0, L_0x7ff0d4008470;  alias, 1 drivers
v0x7ff0d27f6950_0 .net "clk", 0 0, v0x7ff0d4003d80_0;  alias, 1 drivers
v0x7ff0d27f69e0_0 .net "cond", 2 0, v0x7ff0d27f3cf0_0;  1 drivers
v0x7ff0d27f6a70_0 .net "cond_chk", 0 0, L_0x7ff0d4007510;  1 drivers
v0x7ff0d27f6b20_0 .var "deassert_trap", 0 0;
v0x7ff0d27f6bd0_0 .net "decr_sp", 0 0, L_0x7ff0d4008680;  1 drivers
v0x7ff0d27f6c80_0 .net "fault", 0 0, v0x7ff0d27f5240_0;  1 drivers
v0x7ff0d27f6d50_0 .net "hlt", 0 0, v0x7ff0d27f1fc0_0;  1 drivers
v0x7ff0d27f6de0_0 .net "incr_pc", 0 0, L_0x7ff0d40080e0;  1 drivers
v0x7ff0d27f6e90_0 .net "incr_pc_out", 0 0, L_0x7ff0d4008fd0;  1 drivers
v0x7ff0d27f6f20_0 .net "incr_pc_temp", 0 0, L_0x7ff0d4008f60;  1 drivers
o0x109ec7938 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff0d27f6480_0 .net "incr_sp", 0 0, o0x109ec7938;  0 drivers
v0x7ff0d27f71b0_0 .net "ir_load", 0 0, L_0x7ff0d4007980;  1 drivers
v0x7ff0d27f7240_0 .net "irq", 0 0, v0x7ff0d27f52d0_0;  1 drivers
v0x7ff0d27f7310_0 .net "loadneg", 0 0, L_0x7ff0d4008dd0;  1 drivers
v0x7ff0d27f73a0_0 .var "mar_force", 0 0;
v0x7ff0d27f7430_0 .net "mar_load", 0 0, L_0x7ff0d40089f0;  1 drivers
v0x7ff0d27f74c0_0 .net "mar_load_decoder", 0 0, L_0x7ff0d4007b70;  1 drivers
v0x7ff0d27f7550_0 .net "mdr_load", 0 0, L_0x7ff0d4007fd0;  1 drivers
v0x7ff0d27f7620_0 .net "mdrs", 1 0, L_0x7ff0d4006ed0;  1 drivers
v0x7ff0d27f76b0_0 .var "op0", 15 0;
v0x7ff0d27f7760_0 .net "op0s", 1 0, L_0x7ff0d4007100;  1 drivers
v0x7ff0d27f7810_0 .var "op1", 15 0;
v0x7ff0d27f78c0_0 .net "op1s", 1 0, L_0x7ff0d40073a0;  1 drivers
v0x7ff0d27f7970_0 .net "page_fault", 0 0, v0x7ff0d4003e10_0;  alias, 1 drivers
v0x7ff0d27f7a20_0 .net "ram_load", 0 0, L_0x7ff0d40082a0;  1 drivers
v0x7ff0d27f7ad0_0 .net "re", 0 0, v0x7ff0d27f2740_0;  alias, 1 drivers
v0x7ff0d27f7b80_0 .net "reg_load", 0 0, L_0x7ff0d4007ec0;  1 drivers
v0x7ff0d27f7c10_0 .var "regr0", 15 0;
v0x7ff0d27f7ca0_0 .net "regr0s", 2 0, v0x7ff0d27f27e0_0;  1 drivers
v0x7ff0d27f7d50_0 .var "regr1", 15 0;
v0x7ff0d27f7de0_0 .net "regr1s", 2 0, v0x7ff0d27f2990_0;  1 drivers
v0x7ff0d27f7e90_0 .net "regw", 15 0, L_0x7ff0d4008a60;  1 drivers
v0x7ff0d27f7f20_0 .net "regws", 2 0, v0x7ff0d27f2a40_0;  1 drivers
v0x7ff0d27f7fd0_0 .net "reset", 0 0, v0x7ff0d4003f30_0;  alias, 1 drivers
v0x7ff0d27f8060_0 .net "reti", 0 0, L_0x7ff0d40078a0;  1 drivers
v0x7ff0d27f8110_0 .var "sCR", 15 0;
v0x7ff0d27f81a0_0 .var "sR1", 15 0;
v0x7ff0d27f8230_0 .var "sR2", 15 0;
v0x7ff0d27f82e0_0 .var "sR3", 15 0;
v0x7ff0d27f8390_0 .var "sR4", 15 0;
v0x7ff0d27f8440_0 .var "sR5", 15 0;
v0x7ff0d27f84f0_0 .var "sR6", 15 0;
v0x7ff0d27f6fd0_0 .var "sR7", 15 0;
v0x7ff0d27f7080_0 .var "skip", 0 0;
v0x7ff0d27f7120_0 .net "state", 3 0, v0x7ff0d27f49a0_0;  1 drivers
v0x7ff0d27f85b0_0 .net "syscall", 0 0, L_0x7ff0d4007440;  1 drivers
v0x7ff0d27f8660_0 .net "trapnr", 3 0, v0x7ff0d27f5680_0;  1 drivers
v0x7ff0d27f8710_0 .var "uCR", 15 0;
v0x7ff0d27f87a0_0 .net "we", 0 0, L_0x7ff0d4008cb0;  alias, 1 drivers
E_0x7ff0d27c3220/0 .event edge, v0x7ff0d27f6830_0, v0x7ff0d27f8710_0, v0x7ff0d27f27e0_0, v0x7ff0d27f5f70_0;
E_0x7ff0d27c3220/1 .event edge, v0x7ff0d27f6000_0, v0x7ff0d27f6090_0, v0x7ff0d27f6130_0, v0x7ff0d27f61e0_0;
E_0x7ff0d27c3220/2 .event edge, v0x7ff0d27f6290_0, v0x7ff0d27f6340_0, v0x7ff0d27f2990_0, v0x7ff0d27f8110_0;
E_0x7ff0d27c3220/3 .event edge, v0x7ff0d27f81a0_0, v0x7ff0d27f8230_0, v0x7ff0d27f82e0_0, v0x7ff0d27f8390_0;
E_0x7ff0d27c3220/4 .event edge, v0x7ff0d27f8440_0, v0x7ff0d27f84f0_0, v0x7ff0d27f6fd0_0;
E_0x7ff0d27c3220 .event/or E_0x7ff0d27c3220/0, E_0x7ff0d27c3220/1, E_0x7ff0d27c3220/2, E_0x7ff0d27c3220/3, E_0x7ff0d27c3220/4;
E_0x7ff0d27c9250/0 .event edge, v0x7ff0d27ef210_0, v0x7ff0d27f49a0_0, v0x7ff0d27f43d0_0, v0x7ff0d27f5a40_0;
E_0x7ff0d27c9250/1 .event edge, v0x7ff0d27f3e50_0, v0x7ff0d27f6340_0, v0x7ff0d27f2b90_0;
E_0x7ff0d27c9250 .event/or E_0x7ff0d27c9250/0, E_0x7ff0d27c9250/1;
E_0x7ff0d27ce3c0/0 .event edge, v0x7ff0d27f2430_0, v0x7ff0d27f2270_0, v0x7ff0d27ef000_0, v0x7ff0d27f0350_0;
E_0x7ff0d27ce3c0/1 .event edge, v0x7ff0d27f2590_0, v0x7ff0d27f7c10_0, v0x7ff0d27f7d50_0, v0x7ff0d27efe40_0;
E_0x7ff0d27ce3c0/2 .event edge, v0x7ff0d27f2620_0, v0x7ff0d27f1e80_0, v0x7ff0d27f3cf0_0, v0x7ff0d27f43d0_0;
E_0x7ff0d27ce3c0/3 .event edge, v0x7ff0d27f3e50_0, v0x7ff0d27f5680_0;
E_0x7ff0d27ce3c0 .event/or E_0x7ff0d27ce3c0/0, E_0x7ff0d27ce3c0/1, E_0x7ff0d27ce3c0/2, E_0x7ff0d27ce3c0/3;
L_0x7ff0d4008e80 .part v0x7ff0d27f49a0_0, 0, 1;
S_0x7ff0d27ac8e0 .scope module, "IR" "register" 4 102, 5 1 0, S_0x7ff0d27acbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7ff0d2709280_0 .net "clk", 0 0, v0x7ff0d4003d80_0;  alias, 1 drivers
v0x7ff0d27ef000_0 .net "in", 15 0, L_0x7ff0d4004290;  alias, 1 drivers
v0x7ff0d27ef0b0_0 .net "load", 0 0, L_0x7ff0d4007980;  alias, 1 drivers
v0x7ff0d27ef160_0 .var "out", 15 0;
v0x7ff0d27ef210_0 .net "reset", 0 0, v0x7ff0d4003f30_0;  alias, 1 drivers
E_0x7ff0d27dade0 .event negedge, v0x7ff0d2709280_0;
S_0x7ff0d27ef370 .scope module, "MAR" "register_posedge" 4 94, 6 1 0, S_0x7ff0d27acbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7ff0d27ef5d0_0 .net "clk", 0 0, v0x7ff0d4003d80_0;  alias, 1 drivers
v0x7ff0d27ef690_0 .net "in", 15 0, L_0x7ff0d4008b10;  alias, 1 drivers
v0x7ff0d27ef730_0 .net "load", 0 0, L_0x7ff0d40089f0;  alias, 1 drivers
v0x7ff0d27ef7e0_0 .var "out", 15 0;
v0x7ff0d27ef890_0 .net "reset", 0 0, v0x7ff0d4003f30_0;  alias, 1 drivers
E_0x7ff0d27ef5a0 .event posedge, v0x7ff0d2709280_0;
S_0x7ff0d27ef9d0 .scope module, "MDR" "register_posedge" 4 83, 6 1 0, S_0x7ff0d27acbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7ff0d27efc20_0 .net "clk", 0 0, v0x7ff0d4003d80_0;  alias, 1 drivers
v0x7ff0d27efcf0_0 .net "in", 15 0, v0x7ff0d27f5d90_0;  1 drivers
v0x7ff0d27efd90_0 .net "load", 0 0, L_0x7ff0d4007fd0;  alias, 1 drivers
v0x7ff0d27efe40_0 .var "out", 15 0;
v0x7ff0d27efee0_0 .net "reset", 0 0, v0x7ff0d4003f30_0;  alias, 1 drivers
S_0x7ff0d27f0050 .scope module, "alu" "alu" 4 115, 7 1 0, S_0x7ff0d27acbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7ff0d27f0290_0 .net "f", 2 0, L_0x7ff0d40072e0;  alias, 1 drivers
v0x7ff0d27f0350_0 .var "out", 15 0;
v0x7ff0d27f0400_0 .net "x", 15 0, v0x7ff0d27f76b0_0;  1 drivers
v0x7ff0d27f04c0_0 .net "y", 15 0, v0x7ff0d27f7810_0;  1 drivers
E_0x7ff0d27cf6d0 .event edge, v0x7ff0d27f0290_0, v0x7ff0d27f0400_0, v0x7ff0d27f04c0_0;
S_0x7ff0d27f05d0 .scope module, "decoder" "decoder" 4 32, 8 4 0, S_0x7ff0d27acbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "DECR_SP"
    .port_info 8 /OUTPUT 1 "INCR_SP"
    .port_info 9 /OUTPUT 1 "BE"
    .port_info 10 /OUTPUT 1 "RE"
    .port_info 11 /OUTPUT 3 "REGR0S"
    .port_info 12 /OUTPUT 3 "REGR1S"
    .port_info 13 /OUTPUT 3 "REGWS"
    .port_info 14 /OUTPUT 2 "OP0S"
    .port_info 15 /OUTPUT 2 "OP1S"
    .port_info 16 /OUTPUT 16 "IRimm"
    .port_info 17 /OUTPUT 2 "MDRS"
    .port_info 18 /OUTPUT 3 "ALUfunc"
    .port_info 19 /OUTPUT 1 "COND_CHK"
    .port_info 20 /OUTPUT 3 "cond"
    .port_info 21 /OUTPUT 4 "state"
    .port_info 22 /INPUT 1 "reset"
    .port_info 23 /OUTPUT 1 "HLT"
    .port_info 24 /INPUT 1 "fault_r"
    .port_info 25 /INPUT 1 "irq_r"
    .port_info 26 /OUTPUT 1 "SYSCALL"
    .port_info 27 /OUTPUT 1 "RETI"
    .port_info 28 /INPUT 1 "clk"
P_0x7ff0d3800000 .param/l "ARG0" 0 8 55, +C4<00000000000000000000000000001000>;
P_0x7ff0d3800040 .param/l "ARG1" 0 8 55, +C4<00000000000000000000000000001001>;
P_0x7ff0d3800080 .param/l "ARG2" 0 8 55, +C4<00000000000000000000000000001100>;
P_0x7ff0d38000c0 .param/l "DECODE" 0 8 54, C4<0011>;
P_0x7ff0d3800100 .param/l "DECODEM" 0 8 54, C4<0100>;
P_0x7ff0d3800140 .param/l "EXEC" 0 8 54, C4<0111>;
P_0x7ff0d3800180 .param/l "EXECM" 0 8 54, C4<1000>;
P_0x7ff0d38001c0 .param/l "FETCH" 0 8 54, C4<0001>;
P_0x7ff0d3800200 .param/l "FETCHM" 0 8 54, C4<0010>;
P_0x7ff0d3800240 .param/l "IMM10" 0 8 56, +C4<00000000000000000000000000000001>;
P_0x7ff0d3800280 .param/l "IMM13" 0 8 56, +C4<00000000000000000000000000000010>;
P_0x7ff0d38002c0 .param/l "IMM4" 0 8 56, +C4<00000000000000000000000000000101>;
P_0x7ff0d3800300 .param/l "IMM7" 0 8 56, +C4<00000000000000000000000000000000>;
P_0x7ff0d3800340 .param/l "IMM7U" 0 8 56, +C4<00000000000000000000000000000100>;
P_0x7ff0d3800380 .param/l "IMMIR" 0 8 56, +C4<00000000000000000000000000000011>;
P_0x7ff0d38003c0 .param/l "READ" 0 8 54, C4<0101>;
P_0x7ff0d3800400 .param/l "READM" 0 8 54, C4<0110>;
P_0x7ff0d3800440 .param/l "TGT" 0 8 55, +C4<00000000000000000000000000001010>;
P_0x7ff0d3800480 .param/l "TGT2" 0 8 55, +C4<00000000000000000000000000001011>;
L_0x7ff0d4007a80 .functor NOT 1, L_0x7ff0d40077b0, C4<0>, C4<0>, C4<0>;
L_0x7ff0d4007b70 .functor AND 1, L_0x7ff0d40075b0, L_0x7ff0d4007be0, C4<1>, C4<1>;
L_0x7ff0d4007980 .functor AND 1, L_0x7ff0d4007a80, L_0x7ff0d40071e0, C4<1>, C4<1>;
L_0x7ff0d4007fd0 .functor AND 1, L_0x7ff0d40075b0, L_0x7ff0d4008040, C4<1>, C4<1>;
L_0x7ff0d4007ec0 .functor AND 1, L_0x7ff0d4007a80, L_0x7ff0d4008200, C4<1>, C4<1>;
L_0x7ff0d40082a0 .functor AND 1, L_0x7ff0d4007a80, L_0x7ff0d40083d0, C4<1>, C4<1>;
L_0x7ff0d40080e0 .functor AND 1, L_0x7ff0d4007a80, L_0x7ff0d40085a0, C4<1>, C4<1>;
L_0x7ff0d4008680 .functor AND 1, L_0x7ff0d4007a80, L_0x7ff0d4008730, C4<1>, C4<1>;
L_0x7ff0d4008470 .functor AND 1, L_0x7ff0d4007a80, L_0x7ff0d4008950, C4<1>, C4<1>;
v0x7ff0d27f1d40_0 .net "ALUfunc", 2 0, L_0x7ff0d40072e0;  alias, 1 drivers
v0x7ff0d27f1df0_0 .net "BE", 0 0, L_0x7ff0d4008470;  alias, 1 drivers
v0x7ff0d27f1e80_0 .net "COND_CHK", 0 0, L_0x7ff0d4007510;  alias, 1 drivers
v0x7ff0d27f1f30_0 .net "DECR_SP", 0 0, L_0x7ff0d4008680;  alias, 1 drivers
v0x7ff0d27f1fc0_0 .var "HLT", 0 0;
v0x7ff0d27f20a0_0 .net "INCR_PC", 0 0, L_0x7ff0d40080e0;  alias, 1 drivers
v0x7ff0d27f2140_0 .net "INCR_SP", 0 0, o0x109ec7938;  alias, 0 drivers
v0x7ff0d27f21e0_0 .net "IR_LOAD", 0 0, L_0x7ff0d4007980;  alias, 1 drivers
v0x7ff0d27f2270_0 .var "IRimm", 15 0;
v0x7ff0d27f2390_0 .net "MAR_LOAD", 0 0, L_0x7ff0d4007b70;  alias, 1 drivers
v0x7ff0d27f2430_0 .net "MDRS", 1 0, L_0x7ff0d4006ed0;  alias, 1 drivers
v0x7ff0d27f24e0_0 .net "MDR_LOAD", 0 0, L_0x7ff0d4007fd0;  alias, 1 drivers
v0x7ff0d27f2590_0 .net "OP0S", 1 0, L_0x7ff0d4007100;  alias, 1 drivers
v0x7ff0d27f2620_0 .net "OP1S", 1 0, L_0x7ff0d40073a0;  alias, 1 drivers
v0x7ff0d27f26b0_0 .net "RAM_LOAD", 0 0, L_0x7ff0d40082a0;  alias, 1 drivers
v0x7ff0d27f2740_0 .var "RE", 0 0;
v0x7ff0d27f27e0_0 .var "REGR0S", 2 0;
v0x7ff0d27f2990_0 .var "REGR1S", 2 0;
v0x7ff0d27f2a40_0 .var "REGWS", 2 0;
v0x7ff0d27f2af0_0 .net "REG_LOAD", 0 0, L_0x7ff0d4007ec0;  alias, 1 drivers
v0x7ff0d27f2b90_0 .net "RETI", 0 0, L_0x7ff0d40078a0;  alias, 1 drivers
v0x7ff0d27f2c30_0 .var "ROMaddr", 7 0;
v0x7ff0d27f2cf0_0 .net "ROMread", 47 0, L_0x7ff0d4005e90;  1 drivers
v0x7ff0d27f2d80_0 .net "SYSCALL", 0 0, L_0x7ff0d4007440;  alias, 1 drivers
v0x7ff0d27f2e10_0 .net *"_s0", 2 0, L_0x7ff0d4005740;  1 drivers
v0x7ff0d27f2ea0_0 .net *"_s13", 6 0, L_0x7ff0d40061c0;  1 drivers
L_0x109ef9170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff0d27f2f30_0 .net *"_s17", 0 0, L_0x109ef9170;  1 drivers
L_0x109ef90e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff0d27f2fc0_0 .net *"_s3", 0 0, L_0x109ef90e0;  1 drivers
v0x7ff0d27f3070_0 .net *"_s33", 3 0, L_0x7ff0d4006a00;  1 drivers
v0x7ff0d27f3120_0 .net *"_s45", 2 0, L_0x7ff0d4006f70;  1 drivers
L_0x109ef91b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff0d27f31d0_0 .net *"_s49", 0 0, L_0x109ef91b8;  1 drivers
v0x7ff0d27f3280_0 .net *"_s70", 0 0, L_0x7ff0d40077b0;  1 drivers
v0x7ff0d27f3330_0 .net *"_s73", 0 0, L_0x7ff0d4007be0;  1 drivers
v0x7ff0d27f2890_0 .net *"_s76", 0 0, L_0x7ff0d40071e0;  1 drivers
v0x7ff0d27f35c0_0 .net *"_s79", 0 0, L_0x7ff0d4008040;  1 drivers
v0x7ff0d27f3650_0 .net *"_s82", 0 0, L_0x7ff0d4008200;  1 drivers
v0x7ff0d27f36f0_0 .net *"_s85", 0 0, L_0x7ff0d40083d0;  1 drivers
v0x7ff0d27f37a0_0 .net *"_s88", 0 0, L_0x7ff0d40085a0;  1 drivers
v0x7ff0d27f3850_0 .net *"_s91", 0 0, L_0x7ff0d4008730;  1 drivers
v0x7ff0d27f3900_0 .net *"_s94", 0 0, L_0x7ff0d4008950;  1 drivers
v0x7ff0d27f39b0_0 .net "arg0", 2 0, L_0x7ff0d4006710;  1 drivers
v0x7ff0d27f3a60_0 .net "arg1", 2 0, L_0x7ff0d40067b0;  1 drivers
v0x7ff0d27f3b10_0 .net "arg2", 2 0, L_0x7ff0d4006b20;  1 drivers
v0x7ff0d27f3bc0_0 .net "clk", 0 0, v0x7ff0d4003d80_0;  alias, 1 drivers
v0x7ff0d27f3c50_0 .net "codetype", 0 0, L_0x7ff0d4005f40;  1 drivers
v0x7ff0d27f3cf0_0 .var "cond", 2 0;
v0x7ff0d27f3da0_0 .net "condtype", 1 0, L_0x7ff0d4007010;  1 drivers
v0x7ff0d27f3e50_0 .net "fault_r", 0 0, v0x7ff0d27f5240_0;  alias, 1 drivers
v0x7ff0d27f3ef0_0 .net "imm10", 9 0, L_0x7ff0d40063c0;  1 drivers
v0x7ff0d27f3fa0_0 .net "imm13", 12 0, L_0x7ff0d4006460;  1 drivers
v0x7ff0d27f4050_0 .net "imm4", 3 0, L_0x7ff0d4006670;  1 drivers
v0x7ff0d27f4100_0 .net "imm7", 7 0, L_0x7ff0d4006260;  1 drivers
v0x7ff0d27f41b0_0 .var "immir", 15 0;
v0x7ff0d27f4260_0 .net "imms", 3 0, L_0x7ff0d4006e30;  1 drivers
v0x7ff0d27f4310_0 .net "instr", 15 0, v0x7ff0d27ef160_0;  alias, 1 drivers
v0x7ff0d27f43d0_0 .net "irq_r", 0 0, v0x7ff0d27f52d0_0;  alias, 1 drivers
v0x7ff0d27f4460_0 .net "loadneg", 0 0, L_0x7ff0d4007a80;  1 drivers
v0x7ff0d27f4500_0 .net "loadpos", 0 0, L_0x7ff0d40075b0;  1 drivers
v0x7ff0d27f45a0_0 .net "next_state", 3 0, L_0x7ff0d4005af0;  1 drivers
v0x7ff0d27f4650_0 .var "opcode", 5 0;
v0x7ff0d27f4700_0 .net "opcodelong", 5 0, L_0x7ff0d4005fe0;  1 drivers
v0x7ff0d27f47b0_0 .net "opcodeshort", 1 0, L_0x7ff0d4006100;  1 drivers
v0x7ff0d27f4860_0 .net "reset", 0 0, v0x7ff0d4003f30_0;  alias, 1 drivers
v0x7ff0d27f48f0_0 .net "skipstate", 1 0, L_0x7ff0d4007690;  1 drivers
v0x7ff0d27f49a0_0 .var "state", 3 0;
v0x7ff0d27f33e0_0 .net "tgt", 2 0, L_0x7ff0d4006850;  1 drivers
v0x7ff0d27f3490_0 .net "tgt2", 1 0, L_0x7ff0d4006960;  1 drivers
v0x7ff0d27f4a30_0 .net "xregr0s", 3 0, L_0x7ff0d4006bc0;  1 drivers
v0x7ff0d27f4ac0_0 .net "xregr1s", 3 0, L_0x7ff0d4006cf0;  1 drivers
v0x7ff0d27f4b50_0 .net "xregws", 3 0, L_0x7ff0d4006d90;  1 drivers
E_0x7ff0d27f1270/0 .event edge, v0x7ff0d27f3c50_0, v0x7ff0d27f47b0_0, v0x7ff0d27f4700_0, v0x7ff0d27f4650_0;
E_0x7ff0d27f1270/1 .event edge, v0x7ff0d27f2af0_0, v0x7ff0d27f49a0_0, v0x7ff0d27f4a30_0, v0x7ff0d27f39b0_0;
E_0x7ff0d27f1270/2 .event edge, v0x7ff0d27f3a60_0, v0x7ff0d27f33e0_0, v0x7ff0d27f3490_0, v0x7ff0d27f3b10_0;
E_0x7ff0d27f1270/3 .event edge, v0x7ff0d27f4ac0_0, v0x7ff0d27f4b50_0, v0x7ff0d27f4260_0, v0x7ff0d27f4100_0;
E_0x7ff0d27f1270/4 .event edge, v0x7ff0d27f3ef0_0, v0x7ff0d27f3fa0_0, v0x7ff0d27f41b0_0, v0x7ff0d27f4050_0;
E_0x7ff0d27f1270/5 .event edge, v0x7ff0d27f3da0_0;
E_0x7ff0d27f1270 .event/or E_0x7ff0d27f1270/0, E_0x7ff0d27f1270/1, E_0x7ff0d27f1270/2, E_0x7ff0d27f1270/3, E_0x7ff0d27f1270/4, E_0x7ff0d27f1270/5;
L_0x7ff0d4005740 .concat [ 2 1 0 0], L_0x7ff0d4007690, L_0x109ef90e0;
L_0x7ff0d4005af0 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7ff0d27f49a0_0, L_0x7ff0d4005740 (v0x7ff0d27f1660_0, v0x7ff0d27f15c0_0) v0x7ff0d27f1500_0 S_0x7ff0d27f1350;
L_0x7ff0d4005f40 .part v0x7ff0d27ef160_0, 15, 1;
L_0x7ff0d4005fe0 .part v0x7ff0d27ef160_0, 9, 6;
L_0x7ff0d4006100 .part v0x7ff0d27ef160_0, 13, 2;
L_0x7ff0d40061c0 .part v0x7ff0d27ef160_0, 2, 7;
L_0x7ff0d4006260 .concat [ 7 1 0 0], L_0x7ff0d40061c0, L_0x109ef9170;
L_0x7ff0d40063c0 .part v0x7ff0d27ef160_0, 3, 10;
L_0x7ff0d4006460 .part v0x7ff0d27ef160_0, 0, 13;
L_0x7ff0d4006670 .part v0x7ff0d27ef160_0, 5, 4;
L_0x7ff0d4006710 .part v0x7ff0d27ef160_0, 6, 3;
L_0x7ff0d40067b0 .part v0x7ff0d27ef160_0, 3, 3;
L_0x7ff0d4006850 .part v0x7ff0d27ef160_0, 0, 3;
L_0x7ff0d4006960 .part v0x7ff0d27ef160_0, 0, 2;
L_0x7ff0d4006a00 .part v0x7ff0d27ef160_0, 2, 4;
L_0x7ff0d4006b20 .part L_0x7ff0d4006a00, 0, 3;
L_0x7ff0d4006bc0 .part L_0x7ff0d4005e90, 36, 4;
L_0x7ff0d4006cf0 .part L_0x7ff0d4005e90, 32, 4;
L_0x7ff0d4006d90 .part L_0x7ff0d4005e90, 28, 4;
L_0x7ff0d4006ed0 .part L_0x7ff0d4005e90, 26, 2;
L_0x7ff0d4006f70 .part L_0x7ff0d4005e90, 23, 3;
L_0x7ff0d4006e30 .concat [ 3 1 0 0], L_0x7ff0d4006f70, L_0x109ef91b8;
L_0x7ff0d4007100 .part L_0x7ff0d4005e90, 21, 2;
L_0x7ff0d40073a0 .part L_0x7ff0d4005e90, 19, 2;
L_0x7ff0d4007010 .part L_0x7ff0d4005e90, 17, 2;
L_0x7ff0d4007510 .part L_0x7ff0d4005e90, 16, 1;
L_0x7ff0d40072e0 .part L_0x7ff0d4005e90, 13, 3;
L_0x7ff0d4007690 .part L_0x7ff0d4005e90, 11, 2;
L_0x7ff0d4007440 .part L_0x7ff0d4005e90, 9, 1;
L_0x7ff0d40078a0 .part L_0x7ff0d4005e90, 8, 1;
L_0x7ff0d40075b0 .part v0x7ff0d27f49a0_0, 0, 1;
L_0x7ff0d40077b0 .part v0x7ff0d27f49a0_0, 0, 1;
L_0x7ff0d4007be0 .part L_0x7ff0d4005e90, 47, 1;
L_0x7ff0d40071e0 .part L_0x7ff0d4005e90, 46, 1;
L_0x7ff0d4008040 .part L_0x7ff0d4005e90, 45, 1;
L_0x7ff0d4008200 .part L_0x7ff0d4005e90, 44, 1;
L_0x7ff0d40083d0 .part L_0x7ff0d4005e90, 43, 1;
L_0x7ff0d40085a0 .part L_0x7ff0d4005e90, 42, 1;
L_0x7ff0d4008730 .part L_0x7ff0d4005e90, 41, 1;
L_0x7ff0d4008950 .part L_0x7ff0d4005e90, 40, 1;
S_0x7ff0d27f1350 .scope function, "fsm_function" "fsm_function" 8 60, 8 60 0, S_0x7ff0d27f05d0;
 .timescale 0 0;
v0x7ff0d27f1500_0 .var "fsm_function", 3 0;
v0x7ff0d27f15c0_0 .var "skipstate", 2 0;
v0x7ff0d27f1660_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7ff0d27f1660_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7ff0d27f15c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7ff0d27f15c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7ff0d27f15c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7ff0d27f43d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ff0d27f1500_0, 0, 4;
T_0.17 ;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7ff0d27f16f0 .scope module, "micro" "rom" 8 97, 9 7 0, S_0x7ff0d27f05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 48 "data"
L_0x7ff0d4005e90 .functor BUFZ 48, L_0x7ff0d4005c30, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x7ff0d27f18a0_0 .net *"_s0", 47 0, L_0x7ff0d4005c30;  1 drivers
v0x7ff0d27f1960_0 .net *"_s2", 8 0, L_0x7ff0d4005cd0;  1 drivers
L_0x109ef9128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff0d27f1a10_0 .net *"_s5", 0 0, L_0x109ef9128;  1 drivers
v0x7ff0d27f1ad0_0 .net "address", 7 0, v0x7ff0d27f2c30_0;  1 drivers
v0x7ff0d27f1b80_0 .net "data", 47 0, L_0x7ff0d4005e90;  alias, 1 drivers
v0x7ff0d27f1c70 .array "mem", 191 0, 47 0;
L_0x7ff0d4005c30 .array/port v0x7ff0d27f1c70, L_0x7ff0d4005cd0;
L_0x7ff0d4005cd0 .concat [ 8 1 0 0], v0x7ff0d27f2c30_0, L_0x109ef9128;
S_0x7ff0d27f4e80 .scope module, "irq_encoder" "irq_encoder" 4 67, 10 3 0, S_0x7ff0d27acbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "uart_irq"
    .port_info 2 /INPUT 1 "timer_irq"
    .port_info 3 /INPUT 1 "page_fault"
    .port_info 4 /INPUT 1 "prot_fault"
    .port_info 5 /OUTPUT 4 "trapnr"
    .port_info 6 /OUTPUT 1 "irq"
    .port_info 7 /INPUT 1 "deassert"
    .port_info 8 /OUTPUT 1 "fault"
    .port_info 9 /INPUT 1 "clk"
v0x7ff0d27f5080_0 .net "clk", 0 0, v0x7ff0d4003d80_0;  alias, 1 drivers
v0x7ff0d27f51a0_0 .net "deassert", 0 0, v0x7ff0d27f6b20_0;  1 drivers
v0x7ff0d27f5240_0 .var "fault", 0 0;
v0x7ff0d27f52d0_0 .var "irq", 0 0;
v0x7ff0d27f5380_0 .net "page_fault", 0 0, v0x7ff0d4003e10_0;  alias, 1 drivers
o0x109ec89b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff0d27f5450_0 .net "prot_fault", 0 0, o0x109ec89b8;  0 drivers
v0x7ff0d27f54e0_0 .net "reset", 0 0, v0x7ff0d4003f30_0;  alias, 1 drivers
o0x109ec89e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff0d27f55f0_0 .net "timer_irq", 0 0, o0x109ec89e8;  0 drivers
v0x7ff0d27f5680_0 .var "trapnr", 3 0;
v0x7ff0d27f5790_0 .net "uart_irq", 0 0, v0x7ff0d4003ea0_0;  alias, 1 drivers
S_0x7ff0d27f8950 .scope module, "mem_io" "memory_io" 3 19, 11 3 0, S_0x7ff0d2798580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMwrite"
    .port_info 8 /OUTPUT 16 "RAMaddr"
    .port_info 9 /OUTPUT 2 "RAMbe"
    .port_info 10 /OUTPUT 1 "RAMwe"
    .port_info 11 /INPUT 8 "UARTread"
    .port_info 12 /OUTPUT 8 "UARTwrite"
    .port_info 13 /OUTPUT 3 "UARTaddr"
    .port_info 14 /OUTPUT 1 "UARTwe"
    .port_info 15 /OUTPUT 1 "UARTre"
    .port_info 16 /OUTPUT 1 "UARTce"
P_0x7ff0d27daf90 .param/l "UARTbase" 0 11 44, C4<0000111111110000>;
L_0x7ff0d40043f0 .functor BUFZ 16, v0x7ff0d27fab70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff0d27f8e20_0 .net "CPUaddr", 15 0, L_0x7ff0d4008d20;  alias, 1 drivers
v0x7ff0d27f8ee0_0 .net "CPUread", 15 0, L_0x7ff0d4004290;  alias, 1 drivers
v0x7ff0d27f8f70_0 .net "CPUwrite", 15 0, L_0x7ff0d4008bc0;  alias, 1 drivers
v0x7ff0d27f9020_0 .net "RAMaddr", 15 0, L_0x7ff0d4005440;  alias, 1 drivers
v0x7ff0d27f90c0_0 .var "RAMbe", 1 0;
v0x7ff0d27f91b0_0 .net "RAMread", 15 0, L_0x7ff0d4009110;  alias, 1 drivers
v0x7ff0d27f9260_0 .var "RAMwe", 0 0;
v0x7ff0d27f9300_0 .net "RAMwrite", 15 0, L_0x7ff0d40043f0;  alias, 1 drivers
v0x7ff0d27f93b0_0 .net "UARTaddr", 2 0, L_0x7ff0d40057f0;  alias, 1 drivers
v0x7ff0d27f94c0_0 .var "UARTce", 0 0;
v0x7ff0d27f9560_0 .var "UARTre", 0 0;
v0x7ff0d27f9600_0 .net "UARTread", 7 0, v0x7ff0d4002290_0;  alias, 1 drivers
v0x7ff0d27f96b0_0 .var "UARTwe", 0 0;
v0x7ff0d27f9750_0 .net "UARTwrite", 7 0, L_0x7ff0d4004460;  alias, 1 drivers
L_0x109ef9008 .functor BUFT 1, C4<0000111111110000>, C4<0>, C4<0>, C4<0>;
v0x7ff0d27f9800_0 .net/2u *"_s0", 15 0, L_0x109ef9008;  1 drivers
v0x7ff0d27f98b0_0 .net *"_s17", 0 0, L_0x7ff0d4004500;  1 drivers
v0x7ff0d27f9960_0 .net *"_s2", 0 0, L_0x7ff0d40040d0;  1 drivers
v0x7ff0d27f9af0_0 .net *"_s21", 0 0, L_0x7ff0d4004640;  1 drivers
v0x7ff0d27f9b80_0 .net *"_s25", 0 0, L_0x7ff0d4004700;  1 drivers
v0x7ff0d27f9c20_0 .net *"_s29", 0 0, L_0x7ff0d40047e0;  1 drivers
v0x7ff0d27f9cd0_0 .net *"_s33", 0 0, L_0x7ff0d4004880;  1 drivers
v0x7ff0d27f9d80_0 .net *"_s37", 0 0, L_0x7ff0d4004a70;  1 drivers
v0x7ff0d27f9e30_0 .net *"_s4", 15 0, L_0x7ff0d40041b0;  1 drivers
v0x7ff0d27f9ee0_0 .net *"_s41", 0 0, L_0x7ff0d4004b10;  1 drivers
v0x7ff0d27f9f90_0 .net *"_s45", 0 0, L_0x7ff0d4004bb0;  1 drivers
v0x7ff0d27fa040_0 .net *"_s49", 0 0, L_0x7ff0d4004c50;  1 drivers
v0x7ff0d27fa0f0_0 .net *"_s53", 0 0, L_0x7ff0d4004d60;  1 drivers
v0x7ff0d27fa1a0_0 .net *"_s57", 0 0, L_0x7ff0d4004e00;  1 drivers
v0x7ff0d27fa250_0 .net *"_s61", 0 0, L_0x7ff0d4004f20;  1 drivers
v0x7ff0d27fa300_0 .net *"_s65", 0 0, L_0x7ff0d4004fc0;  1 drivers
v0x7ff0d27fa3b0_0 .net *"_s69", 0 0, L_0x7ff0d4005260;  1 drivers
L_0x109ef9050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ff0d27fa460_0 .net *"_s7", 7 0, L_0x109ef9050;  1 drivers
v0x7ff0d27fa510_0 .net *"_s73", 0 0, L_0x7ff0d4005300;  1 drivers
L_0x109ef9098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff0d27f9a10_0 .net/2s *"_s77", 0 0, L_0x109ef9098;  1 drivers
v0x7ff0d27fa7a0_0 .net *"_s82", 0 0, L_0x7ff0d40056a0;  1 drivers
v0x7ff0d27fa830_0 .net *"_s86", 0 0, L_0x7ff0d40053a0;  1 drivers
v0x7ff0d27fa8d0_0 .net *"_s91", 0 0, L_0x7ff0d40059d0;  1 drivers
v0x7ff0d27fa980_0 .net "be", 0 0, L_0x7ff0d4008470;  alias, 1 drivers
v0x7ff0d27faa50_0 .var "data", 15 0;
v0x7ff0d27faae0_0 .net "re", 0 0, v0x7ff0d27f2740_0;  alias, 1 drivers
v0x7ff0d27fab70_0 .var "wdata", 15 0;
v0x7ff0d27fac00_0 .net "we", 0 0, L_0x7ff0d4008cb0;  alias, 1 drivers
E_0x7ff0d27f8dc0/0 .event edge, v0x7ff0d27f87a0_0, v0x7ff0d27f63f0_0, v0x7ff0d27f2740_0, v0x7ff0d27f65a0_0;
E_0x7ff0d27f8dc0/1 .event edge, v0x7ff0d27f91b0_0, v0x7ff0d27f1df0_0;
E_0x7ff0d27f8dc0 .event/or E_0x7ff0d27f8dc0/0, E_0x7ff0d27f8dc0/1;
L_0x7ff0d40040d0 .cmp/gt 16, L_0x109ef9008, L_0x7ff0d4008d20;
L_0x7ff0d40041b0 .concat [ 8 8 0 0], v0x7ff0d4002290_0, L_0x109ef9050;
L_0x7ff0d4004290 .functor MUXZ 16, L_0x7ff0d40041b0, v0x7ff0d27faa50_0, L_0x7ff0d40040d0, C4<>;
L_0x7ff0d4004460 .part L_0x7ff0d4008bc0, 0, 8;
L_0x7ff0d4004500 .part L_0x7ff0d4008d20, 1, 1;
L_0x7ff0d4004640 .part L_0x7ff0d4008d20, 2, 1;
L_0x7ff0d4004700 .part L_0x7ff0d4008d20, 3, 1;
L_0x7ff0d40047e0 .part L_0x7ff0d4008d20, 4, 1;
L_0x7ff0d4004880 .part L_0x7ff0d4008d20, 5, 1;
L_0x7ff0d4004a70 .part L_0x7ff0d4008d20, 6, 1;
L_0x7ff0d4004b10 .part L_0x7ff0d4008d20, 7, 1;
L_0x7ff0d4004bb0 .part L_0x7ff0d4008d20, 8, 1;
L_0x7ff0d4004c50 .part L_0x7ff0d4008d20, 9, 1;
L_0x7ff0d4004d60 .part L_0x7ff0d4008d20, 10, 1;
L_0x7ff0d4004e00 .part L_0x7ff0d4008d20, 11, 1;
L_0x7ff0d4004f20 .part L_0x7ff0d4008d20, 12, 1;
L_0x7ff0d4004fc0 .part L_0x7ff0d4008d20, 13, 1;
L_0x7ff0d4005260 .part L_0x7ff0d4008d20, 14, 1;
L_0x7ff0d4005300 .part L_0x7ff0d4008d20, 15, 1;
LS_0x7ff0d4005440_0_0 .concat8 [ 1 1 1 1], L_0x7ff0d4004500, L_0x7ff0d4004640, L_0x7ff0d4004700, L_0x7ff0d40047e0;
LS_0x7ff0d4005440_0_4 .concat8 [ 1 1 1 1], L_0x7ff0d4004880, L_0x7ff0d4004a70, L_0x7ff0d4004b10, L_0x7ff0d4004bb0;
LS_0x7ff0d4005440_0_8 .concat8 [ 1 1 1 1], L_0x7ff0d4004c50, L_0x7ff0d4004d60, L_0x7ff0d4004e00, L_0x7ff0d4004f20;
LS_0x7ff0d4005440_0_12 .concat8 [ 1 1 1 1], L_0x7ff0d4004fc0, L_0x7ff0d4005260, L_0x7ff0d4005300, L_0x109ef9098;
L_0x7ff0d4005440 .concat8 [ 4 4 4 4], LS_0x7ff0d4005440_0_0, LS_0x7ff0d4005440_0_4, LS_0x7ff0d4005440_0_8, LS_0x7ff0d4005440_0_12;
L_0x7ff0d40056a0 .part L_0x7ff0d4008d20, 0, 1;
L_0x7ff0d40053a0 .part L_0x7ff0d4008d20, 1, 1;
L_0x7ff0d40057f0 .concat8 [ 1 1 1 0], L_0x7ff0d40056a0, L_0x7ff0d40053a0, L_0x7ff0d40059d0;
L_0x7ff0d40059d0 .part L_0x7ff0d4008d20, 2, 1;
S_0x7ff0d27fae00 .scope module, "ram" "ram" 3 52, 12 1 0, S_0x7ff0d2798580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7ff0d4009110 .functor BUFZ 16, v0x7ff0d27fb440_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff0d27fb060_0 .net "address", 15 0, L_0x7ff0d4005440;  alias, 1 drivers
v0x7ff0d27fb0f0_0 .net "be", 1 0, v0x7ff0d27f90c0_0;  alias, 1 drivers
v0x7ff0d27fb180_0 .net "clk", 0 0, v0x7ff0d4003d80_0;  alias, 1 drivers
v0x7ff0d27fb230_0 .net "data_in", 15 0, L_0x7ff0d40043f0;  alias, 1 drivers
v0x7ff0d27fb2e0_0 .net "data_out", 15 0, L_0x7ff0d4009110;  alias, 1 drivers
v0x7ff0d27fb3b0 .array "memory", 2048 0, 15 0;
v0x7ff0d27fb440_0 .var "temp", 15 0;
v0x7ff0d27fb4d0_0 .net "we", 0 0, v0x7ff0d27f9260_0;  alias, 1 drivers
S_0x7ff0d27fb600 .scope module, "uart" "t16450" 3 69, 13 26 0, S_0x7ff0d2798580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rclk"
    .port_info 3 /INPUT 1 "cs_n"
    .port_info 4 /INPUT 1 "rd_n"
    .port_info 5 /INPUT 1 "wr_n"
    .port_info 6 /INPUT 3 "addr"
    .port_info 7 /INPUT 8 "wr_data"
    .port_info 8 /OUTPUT 8 "rd_data"
    .port_info 9 /INPUT 1 "sin"
    .port_info 10 /INPUT 1 "cts_n"
    .port_info 11 /INPUT 1 "dsr_n"
    .port_info 12 /INPUT 1 "ri_n"
    .port_info 13 /INPUT 1 "dcd_n"
    .port_info 14 /OUTPUT 1 "sout"
    .port_info 15 /OUTPUT 1 "rts_n"
    .port_info 16 /OUTPUT 1 "dtr_n"
    .port_info 17 /OUTPUT 1 "out1_n"
    .port_info 18 /OUTPUT 1 "out2_n"
    .port_info 19 /OUTPUT 1 "baudout"
    .port_info 20 /OUTPUT 1 "intr"
v0x7ff0d4000230_0 .var "Bit_Phase", 3 0;
v0x7ff0d40002f0_0 .var "Brk_Cnt", 3 0;
v0x7ff0d40003a0_0 .var "DLL", 7 0;
v0x7ff0d4000460_0 .var "DLM", 7 0;
v0x7ff0d4000510_0 .var "DM0", 7 0;
v0x7ff0d4000600_0 .var "DM1", 7 0;
v0x7ff0d40006b0_0 .var "IER", 7 0;
v0x7ff0d4000760_0 .var "IIR", 7 0;
v0x7ff0d4000810_0 .var "LCR", 7 0;
v0x7ff0d4000920_0 .var "LSR", 7 0;
v0x7ff0d40009d0_0 .var "MCR", 7 0;
v0x7ff0d4000a80_0 .var "MSR", 7 0;
v0x7ff0d4000b30_0 .var "MSR_In", 3 0;
v0x7ff0d4000be0_0 .var "RBR", 7 0;
v0x7ff0d4000c90_0 .var "RXD", 0 0;
v0x7ff0d4000d30_0 .var "RX_Bit_Cnt", 3 0;
v0x7ff0d4000de0_0 .var "RX_Filtered", 0 0;
v0x7ff0d4000f70_0 .var "RX_Parity", 0 0;
v0x7ff0d4001000_0 .var "RX_ShiftReg", 7 0;
v0x7ff0d4001090_0 .var "SCR", 7 0;
v0x7ff0d4001140_0 .var "THR", 7 0;
v0x7ff0d40011f0_0 .var "TXD", 0 0;
v0x7ff0d4001290_0 .var "TX_Bit_Cnt", 3 0;
v0x7ff0d4001340_0 .var "TX_Next_Is_Stop", 0 0;
v0x7ff0d40013e0_0 .var "TX_Parity", 0 0;
v0x7ff0d4001480_0 .var "TX_ShiftReg", 7 0;
v0x7ff0d4001530_0 .var "TX_Stop_Bit", 0 0;
v0x7ff0d40015d0_0 .var "TX_Tick", 0 0;
v0x7ff0d4001670_0 .var/2u *"_s10", 2 0; Local signal
v0x7ff0d4001720_0 .var/2u *"_s11", 2 0; Local signal
v0x7ff0d40017d0_0 .var/2u *"_s6", 4 0; Local signal
v0x7ff0d4001880_0 .var/2u *"_s7", 2 0; Local signal
v0x7ff0d4001930_0 .var/2u *"_s8", 2 0; Local signal
v0x7ff0d4000e90_0 .var/2u *"_s9", 2 0; Local signal
v0x7ff0d4001bc0_0 .net "addr", 2 0, L_0x7ff0d40057f0;  alias, 1 drivers
v0x7ff0d4001c50_0 .var "baudout", 0 0;
v0x7ff0d4001ce0_0 .net "clk", 0 0, v0x7ff0d4003d80_0;  alias, 1 drivers
v0x7ff0d4001d70_0 .net "cs_n", 0 0, v0x7ff0d4003170_0;  1 drivers
o0x109eca698 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff0d4001e00_0 .net "cts_n", 0 0, o0x109eca698;  0 drivers
o0x109eca6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff0d4001e90_0 .net "dcd_n", 0 0, o0x109eca6c8;  0 drivers
o0x109eca6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff0d4001f20_0 .net "dsr_n", 0 0, o0x109eca6f8;  0 drivers
v0x7ff0d4001fb0_0 .var "dtr_n", 0 0;
v0x7ff0d4002040_0 .var "intr", 0 0;
v0x7ff0d40020d0_0 .var "out1_n", 0 0;
v0x7ff0d4002160_0 .var "out2_n", 0 0;
L_0x109ef9200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff0d40021f0_0 .net "rclk", 0 0, L_0x109ef9200;  1 drivers
v0x7ff0d4002290_0 .var "rd_data", 7 0;
v0x7ff0d4002350_0 .net "rd_n", 0 0, L_0x7ff0d40093a0;  alias, 1 drivers
v0x7ff0d40023e0_0 .net "reset_n", 0 0, L_0x7ff0d4009180;  alias, 1 drivers
o0x109eca878 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff0d4002480_0 .net "ri_n", 0 0, o0x109eca878;  0 drivers
v0x7ff0d4002520_0 .var "rts_n", 0 0;
v0x7ff0d40025c0_0 .net "sin", 0 0, v0x7ff0d4003fc0_0;  alias, 1 drivers
v0x7ff0d4002660_0 .var "sout", 0 0;
v0x7ff0d4002700_0 .net "wr_data", 7 0, L_0x7ff0d4004460;  alias, 1 drivers
v0x7ff0d40027c0_0 .net "wr_n", 0 0, L_0x7ff0d40092f0;  alias, 1 drivers
E_0x7ff0d27f8b90 .event edge, v0x7ff0d40006b0_0, v0x7ff0d4000920_0, v0x7ff0d40009d0_0, v0x7ff0d4000a80_0;
E_0x7ff0d27fba90/0 .event edge, v0x7ff0d40009d0_0, v0x7ff0d40011f0_0, v0x7ff0d4000810_0, v0x7ff0d40025c0_0;
E_0x7ff0d27fba90/1 .event edge, v0x7ff0d4000760_0, v0x7ff0d40003a0_0, v0x7ff0d4000460_0, v0x7ff0d4000be0_0;
E_0x7ff0d27fba90/2 .event edge, v0x7ff0d40006b0_0, v0x7ff0d27f93b0_0, v0x7ff0d4000510_0, v0x7ff0d4000600_0;
E_0x7ff0d27fba90/3 .event edge, v0x7ff0d4000920_0, v0x7ff0d4000a80_0, v0x7ff0d4001090_0;
E_0x7ff0d27fba90 .event/or E_0x7ff0d27fba90/0, E_0x7ff0d27fba90/1, E_0x7ff0d27fba90/2, E_0x7ff0d27fba90/3;
S_0x7ff0d27fbb40 .scope begin, "bit_tick" "bit_tick" 13 394, 13 394 0, S_0x7ff0d27fb600;
 .timescale 0 0;
v0x7ff0d27fbd00_0 .var "TX_Cnt", 4 0;
S_0x7ff0d27fbdc0 .scope begin, "clk_gen" "clk_gen" 13 208, 13 208 0, S_0x7ff0d27fb600;
 .timescale 0 0;
v0x7ff0d27fbf80_0 .var "Baud_Cnt", 15 0;
S_0x7ff0d4000000 .scope begin, "input_filter" "input_filter" 13 234, 13 234 0, S_0x7ff0d27fb600;
 .timescale 0 0;
v0x7ff0d4000180_0 .var "Samples", 1 0;
    .scope S_0x7ff0d27f8950;
T_1 ;
    %wait E_0x7ff0d27f8dc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f9260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f96b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f9560_0, 0, 1;
    %load/vec4 v0x7ff0d27fac00_0;
    %load/vec4 v0x7ff0d27f8e20_0;
    %cmpi/u 4080, 0, 16;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f9260_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff0d27fac00_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7ff0d27f8e20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f96b0_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x7ff0d27faae0_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7ff0d27f8e20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f9560_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x7ff0d27f8f70_0;
    %store/vec4 v0x7ff0d27fab70_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff0d27f90c0_0, 0, 2;
    %load/vec4 v0x7ff0d27f91b0_0;
    %store/vec4 v0x7ff0d27faa50_0, 0, 16;
    %load/vec4 v0x7ff0d27fac00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7ff0d27fa980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7ff0d27f8e20_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff0d27f90c0_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %load/vec4 v0x7ff0d27f8f70_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fab70_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff0d27f90c0_0, 0, 2;
T_1.11 ;
T_1.8 ;
T_1.6 ;
    %load/vec4 v0x7ff0d27fa980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7ff0d27f8e20_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %load/vec4 v0x7ff0d27f91b0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27faa50_0, 4, 1;
T_1.12 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff0d27f16f0;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7ff0d27f1c70 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ff0d27f05d0;
T_3 ;
    %wait E_0x7ff0d27dade0;
    %load/vec4 v0x7ff0d27f4860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff0d27f49a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f1fc0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ff0d27f4310_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff0d27f49a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f1fc0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7ff0d27f3e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff0d27f49a0_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7ff0d27f45a0_0;
    %assign/vec4 v0x7ff0d27f49a0_0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff0d27f05d0;
T_4 ;
    %wait E_0x7ff0d27f1270;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %load/vec4 v0x7ff0d27f3c50_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7ff0d27f47b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff0d27f4650_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ff0d27f4700_0;
    %store/vec4 v0x7ff0d27f4650_0, 0, 6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f2740_0, 0, 1;
    %load/vec4 v0x7ff0d27f4650_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff0d27f4650_0;
    %cmpi/e 24, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7ff0d27f2af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f2740_0, 0, 1;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x7ff0d27f49a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %jmp T_4.15;
T_4.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x7ff0d27f4650_0;
    %pad/u 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v0x7ff0d27f4650_0;
    %pad/u 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x7ff0d27f4650_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x7ff0d27f4650_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x7ff0d27f4650_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0x7ff0d27f4650_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7ff0d27f2c30_0, 0, 8;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f4a30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %load/vec4 v0x7ff0d27f4a30_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7ff0d27f27e0_0, 0, 3;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x7ff0d27f39b0_0;
    %store/vec4 v0x7ff0d27f27e0_0, 0, 3;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x7ff0d27f3a60_0;
    %store/vec4 v0x7ff0d27f27e0_0, 0, 3;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x7ff0d27f33e0_0;
    %store/vec4 v0x7ff0d27f27e0_0, 0, 3;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x7ff0d27f3490_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff0d27f27e0_0, 0, 3;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x7ff0d27f3b10_0;
    %store/vec4 v0x7ff0d27f27e0_0, 0, 3;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f4ac0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %load/vec4 v0x7ff0d27f4ac0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7ff0d27f2990_0, 0, 3;
    %jmp T_4.29;
T_4.23 ;
    %load/vec4 v0x7ff0d27f39b0_0;
    %store/vec4 v0x7ff0d27f2990_0, 0, 3;
    %jmp T_4.29;
T_4.24 ;
    %load/vec4 v0x7ff0d27f3a60_0;
    %store/vec4 v0x7ff0d27f2990_0, 0, 3;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x7ff0d27f33e0_0;
    %store/vec4 v0x7ff0d27f2990_0, 0, 3;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x7ff0d27f3490_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff0d27f2990_0, 0, 3;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x7ff0d27f3b10_0;
    %store/vec4 v0x7ff0d27f27e0_0, 0, 3;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f4b50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %load/vec4 v0x7ff0d27f4b50_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7ff0d27f2a40_0, 0, 3;
    %jmp T_4.35;
T_4.30 ;
    %load/vec4 v0x7ff0d27f39b0_0;
    %store/vec4 v0x7ff0d27f2a40_0, 0, 3;
    %jmp T_4.35;
T_4.31 ;
    %load/vec4 v0x7ff0d27f3a60_0;
    %store/vec4 v0x7ff0d27f2a40_0, 0, 3;
    %jmp T_4.35;
T_4.32 ;
    %load/vec4 v0x7ff0d27f33e0_0;
    %store/vec4 v0x7ff0d27f2a40_0, 0, 3;
    %jmp T_4.35;
T_4.33 ;
    %load/vec4 v0x7ff0d27f3490_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff0d27f2a40_0, 0, 3;
    %jmp T_4.35;
T_4.35 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f39b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.36 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7ff0d27f41b0_0, 0, 16;
    %jmp T_4.44;
T_4.37 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7ff0d27f41b0_0, 0, 16;
    %jmp T_4.44;
T_4.38 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7ff0d27f41b0_0, 0, 16;
    %jmp T_4.44;
T_4.39 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7ff0d27f41b0_0, 0, 16;
    %jmp T_4.44;
T_4.40 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7ff0d27f41b0_0, 0, 16;
    %jmp T_4.44;
T_4.41 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7ff0d27f41b0_0, 0, 16;
    %jmp T_4.44;
T_4.42 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7ff0d27f41b0_0, 0, 16;
    %jmp T_4.44;
T_4.43 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7ff0d27f41b0_0, 0, 16;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f4260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f2270_0, 0, 16;
    %jmp T_4.52;
T_4.45 ;
    %load/vec4 v0x7ff0d27f4100_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7ff0d27f4100_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7ff0d27f2270_0, 0, 16;
    %jmp T_4.52;
T_4.46 ;
    %load/vec4 v0x7ff0d27f3ef0_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7ff0d27f3ef0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff0d27f2270_0, 0, 16;
    %jmp T_4.52;
T_4.47 ;
    %load/vec4 v0x7ff0d27f3fa0_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7ff0d27f3fa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff0d27f2270_0, 0, 16;
    %jmp T_4.52;
T_4.48 ;
    %load/vec4 v0x7ff0d27f41b0_0;
    %store/vec4 v0x7ff0d27f2270_0, 0, 16;
    %jmp T_4.52;
T_4.49 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7ff0d27f4100_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7ff0d27f2270_0, 0, 16;
    %jmp T_4.52;
T_4.50 ;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x7ff0d27f4050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff0d27f2270_0, 0, 16;
    %jmp T_4.52;
T_4.52 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f3da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff0d27f3cf0_0, 0, 3;
    %jmp T_4.57;
T_4.53 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff0d27f3cf0_0, 0, 3;
    %jmp T_4.57;
T_4.54 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff0d27f3cf0_0, 0, 3;
    %jmp T_4.57;
T_4.55 ;
    %load/vec4 v0x7ff0d27f33e0_0;
    %store/vec4 v0x7ff0d27f3cf0_0, 0, 3;
    %jmp T_4.57;
T_4.57 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ff0d27f4e80;
T_5 ;
    %wait E_0x7ff0d27ef5a0;
    %load/vec4 v0x7ff0d27f54e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff0d27f5680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f52d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f5240_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ff0d27f5450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ff0d27f5680_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7ff0d27f5380_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ff0d27f5680_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7ff0d27f5790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7ff0d27f5680_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7ff0d27f55f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7ff0d27f5680_0, 0, 4;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ff0d27f5680_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0x7ff0d27f5680_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff0d27f5680_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f5240_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7ff0d27f5680_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff0d27f5680_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f52d0_0, 0, 1;
T_5.14 ;
T_5.13 ;
T_5.10 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff0d27f4e80;
T_6 ;
    %wait E_0x7ff0d27dade0;
    %load/vec4 v0x7ff0d27f51a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7ff0d27f5680_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27f5680_0, 4, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7ff0d27f5680_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27f5680_0, 4, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7ff0d27f5680_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27f5680_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x7ff0d27f5680_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27f5680_0, 4, 1;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f5240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f52d0_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff0d27ef9d0;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27efe40_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x7ff0d27ef9d0;
T_8 ;
    %wait E_0x7ff0d27ef5a0;
    %load/vec4 v0x7ff0d27efee0_0;
    %load/vec4 v0x7ff0d27efd90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27efe40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ff0d27efee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27efe40_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7ff0d27efd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7ff0d27efcf0_0;
    %assign/vec4 v0x7ff0d27efe40_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff0d27ef370;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27ef7e0_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x7ff0d27ef370;
T_10 ;
    %wait E_0x7ff0d27ef5a0;
    %load/vec4 v0x7ff0d27ef890_0;
    %load/vec4 v0x7ff0d27ef730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27ef7e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ff0d27ef890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27ef7e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7ff0d27ef730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7ff0d27ef690_0;
    %assign/vec4 v0x7ff0d27ef7e0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff0d27ac8e0;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27ef160_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x7ff0d27ac8e0;
T_12 ;
    %wait E_0x7ff0d27dade0;
    %load/vec4 v0x7ff0d27ef210_0;
    %load/vec4 v0x7ff0d27ef0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27ef160_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ff0d27ef210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27ef160_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7ff0d27ef0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7ff0d27ef000_0;
    %assign/vec4 v0x7ff0d27ef160_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff0d27f0050;
T_13 ;
    %wait E_0x7ff0d27cf6d0;
    %load/vec4 v0x7ff0d27f0290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %load/vec4 v0x7ff0d27f0400_0;
    %load/vec4 v0x7ff0d27f04c0_0;
    %add;
    %store/vec4 v0x7ff0d27f0350_0, 0, 16;
    %jmp T_13.8;
T_13.0 ;
    %load/vec4 v0x7ff0d27f0400_0;
    %load/vec4 v0x7ff0d27f04c0_0;
    %add;
    %store/vec4 v0x7ff0d27f0350_0, 0, 16;
    %jmp T_13.8;
T_13.1 ;
    %load/vec4 v0x7ff0d27f0400_0;
    %load/vec4 v0x7ff0d27f04c0_0;
    %sub;
    %store/vec4 v0x7ff0d27f0350_0, 0, 16;
    %jmp T_13.8;
T_13.2 ;
    %load/vec4 v0x7ff0d27f0400_0;
    %load/vec4 v0x7ff0d27f04c0_0;
    %and;
    %store/vec4 v0x7ff0d27f0350_0, 0, 16;
    %jmp T_13.8;
T_13.3 ;
    %load/vec4 v0x7ff0d27f0400_0;
    %load/vec4 v0x7ff0d27f04c0_0;
    %or;
    %store/vec4 v0x7ff0d27f0350_0, 0, 16;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0x7ff0d27f0400_0;
    %load/vec4 v0x7ff0d27f04c0_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff0d27f0350_0, 0, 16;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0x7ff0d27f0400_0;
    %load/vec4 v0x7ff0d27f04c0_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff0d27f0350_0, 0, 16;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0x7ff0d27f0400_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7ff0d27f04c0_0;
    %pushi/vec4 511, 0, 16;
    %and;
    %or;
    %store/vec4 v0x7ff0d27f0350_0, 0, 16;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ff0d27acbd0;
T_14 ;
    %wait E_0x7ff0d27ce3c0;
    %load/vec4 v0x7ff0d27f7620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %load/vec4 v0x7ff0d27f5ad0_0;
    %store/vec4 v0x7ff0d27f5d90_0, 0, 16;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x7ff0d27f5ad0_0;
    %store/vec4 v0x7ff0d27f5d90_0, 0, 16;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x7ff0d27f6650_0;
    %store/vec4 v0x7ff0d27f5d90_0, 0, 16;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x7ff0d27f59b0_0;
    %store/vec4 v0x7ff0d27f5d90_0, 0, 16;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f7760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x7ff0d27f7c10_0;
    %store/vec4 v0x7ff0d27f76b0_0, 0, 16;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7ff0d27f7c10_0;
    %store/vec4 v0x7ff0d27f76b0_0, 0, 16;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x7ff0d27f7d50_0;
    %store/vec4 v0x7ff0d27f76b0_0, 0, 16;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x7ff0d27f5e40_0;
    %store/vec4 v0x7ff0d27f76b0_0, 0, 16;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f78c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %load/vec4 v0x7ff0d27f7d50_0;
    %store/vec4 v0x7ff0d27f7810_0, 0, 16;
    %jmp T_14.14;
T_14.10 ;
    %load/vec4 v0x7ff0d27f7c10_0;
    %store/vec4 v0x7ff0d27f7810_0, 0, 16;
    %jmp T_14.14;
T_14.11 ;
    %load/vec4 v0x7ff0d27f7d50_0;
    %store/vec4 v0x7ff0d27f7810_0, 0, 16;
    %jmp T_14.14;
T_14.12 ;
    %load/vec4 v0x7ff0d27f5e40_0;
    %store/vec4 v0x7ff0d27f7810_0, 0, 16;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f7080_0, 0, 1;
    %load/vec4 v0x7ff0d27f6a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.15, 4;
    %load/vec4 v0x7ff0d27f59b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.17, 4;
    %load/vec4 v0x7ff0d27f69e0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d27f69e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff0d27f69e0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f7080_0, 0, 1;
T_14.19 ;
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v0x7ff0d27f59b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.21, 4;
    %load/vec4 v0x7ff0d27f69e0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d27f69e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff0d27f69e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f7080_0, 0, 1;
T_14.23 ;
    %jmp T_14.22;
T_14.21 ;
    %load/vec4 v0x7ff0d27f59b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.25, 4;
    %load/vec4 v0x7ff0d27f69e0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d27f69e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff0d27f69e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d27f7080_0, 0, 1;
T_14.27 ;
T_14.25 ;
T_14.22 ;
T_14.18 ;
T_14.15 ;
    %load/vec4 v0x7ff0d27f7240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff0d27f6c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_14.29, 4;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0x7ff0d27f8660_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7ff0d27f81a0_0, 0, 16;
T_14.29 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ff0d27acbd0;
T_15 ;
    %wait E_0x7ff0d27c9250;
    %load/vec4 v0x7ff0d27f7fd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f6830_0, 0, 1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d27f6b20_0, 0, 1;
    %load/vec4 v0x7ff0d27f7120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d27f7240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff0d27f5a40_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d27f6830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d27f6b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d27f5a40_0, 4, 5;
T_15.2 ;
    %load/vec4 v0x7ff0d27f7120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d27f6c80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d27f6830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d27f73a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d27f6b20_0, 0;
    %load/vec4 v0x7ff0d27f6340_0;
    %subi 2, 0, 16;
    %store/vec4 v0x7ff0d27f6340_0, 0, 16;
T_15.4 ;
    %load/vec4 v0x7ff0d27f8060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d27f6830_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d27f5a40_0, 4, 5;
T_15.6 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7ff0d27acbd0;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f5f70_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7ff0d27acbd0;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f6000_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7ff0d27acbd0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f6090_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7ff0d27acbd0;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f6130_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7ff0d27acbd0;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f61e0_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x7ff0d27acbd0;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f6290_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x7ff0d27acbd0;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f6340_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x7ff0d27acbd0;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f8710_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x7ff0d27acbd0;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f81a0_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x7ff0d27acbd0;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f8230_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x7ff0d27acbd0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f82e0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x7ff0d27acbd0;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f8390_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7ff0d27acbd0;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f8440_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x7ff0d27acbd0;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f84f0_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x7ff0d27acbd0;
T_30 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7ff0d27f6fd0_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x7ff0d27acbd0;
T_31 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f8110_0, 0, 16;
    %end;
    .thread T_31;
    .scope S_0x7ff0d27acbd0;
T_32 ;
    %wait E_0x7ff0d27c3220;
    %load/vec4 v0x7ff0d27f6830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x7ff0d27f8710_0;
    %store/vec4 v0x7ff0d27f5a40_0, 0, 16;
    %load/vec4 v0x7ff0d27f7ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.11;
T_32.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x7ff0d27f5f70_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x7ff0d27f6000_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x7ff0d27f6090_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x7ff0d27f6130_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x7ff0d27f61e0_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x7ff0d27f6290_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x7ff0d27f6340_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f7de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.21;
T_32.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.21;
T_32.13 ;
    %load/vec4 v0x7ff0d27f5f70_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.21;
T_32.14 ;
    %load/vec4 v0x7ff0d27f6000_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.21;
T_32.15 ;
    %load/vec4 v0x7ff0d27f6090_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.21;
T_32.16 ;
    %load/vec4 v0x7ff0d27f6130_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.21;
T_32.17 ;
    %load/vec4 v0x7ff0d27f61e0_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.21;
T_32.18 ;
    %load/vec4 v0x7ff0d27f6290_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.21;
T_32.19 ;
    %load/vec4 v0x7ff0d27f6340_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.21;
T_32.21 ;
    %pop/vec4 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7ff0d27f8110_0;
    %store/vec4 v0x7ff0d27f5a40_0, 0, 16;
    %load/vec4 v0x7ff0d27f7ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.31;
T_32.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.31;
T_32.23 ;
    %load/vec4 v0x7ff0d27f81a0_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.31;
T_32.24 ;
    %load/vec4 v0x7ff0d27f8230_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.31;
T_32.25 ;
    %load/vec4 v0x7ff0d27f82e0_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.31;
T_32.26 ;
    %load/vec4 v0x7ff0d27f8390_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.31;
T_32.27 ;
    %load/vec4 v0x7ff0d27f8440_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.31;
T_32.28 ;
    %load/vec4 v0x7ff0d27f84f0_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.31;
T_32.29 ;
    %load/vec4 v0x7ff0d27f6fd0_0;
    %store/vec4 v0x7ff0d27f7c10_0, 0, 16;
    %jmp T_32.31;
T_32.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff0d27f7de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.39, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.41;
T_32.32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.41;
T_32.33 ;
    %load/vec4 v0x7ff0d27f81a0_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.41;
T_32.34 ;
    %load/vec4 v0x7ff0d27f8230_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.41;
T_32.35 ;
    %load/vec4 v0x7ff0d27f82e0_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.41;
T_32.36 ;
    %load/vec4 v0x7ff0d27f8390_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.41;
T_32.37 ;
    %load/vec4 v0x7ff0d27f8440_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.41;
T_32.38 ;
    %load/vec4 v0x7ff0d27f84f0_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.41;
T_32.39 ;
    %load/vec4 v0x7ff0d27f6fd0_0;
    %store/vec4 v0x7ff0d27f7d50_0, 0, 16;
    %jmp T_32.41;
T_32.41 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7ff0d27acbd0;
T_33 ;
    %wait E_0x7ff0d27dade0;
    %load/vec4 v0x7ff0d27f7fd0_0;
    %load/vec4 v0x7ff0d27f7b80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f6340_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7ff0d27f7fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f5f70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f6000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f6090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f6130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f61e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f6290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f6340_0, 0;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x7ff0d27f8710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f81a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f8230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f82e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f8390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f8440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff0d27f84f0_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7ff0d27f6fd0_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7ff0d27f8110_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x7ff0d27f7b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x7ff0d27f6830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %load/vec4 v0x7ff0d27f7f20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %jmp T_33.15;
T_33.8 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f5f70_0, 0;
    %jmp T_33.15;
T_33.9 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f6000_0, 0;
    %jmp T_33.15;
T_33.10 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f6090_0, 0;
    %jmp T_33.15;
T_33.11 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f6130_0, 0;
    %jmp T_33.15;
T_33.12 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f61e0_0, 0;
    %jmp T_33.15;
T_33.13 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f6290_0, 0;
    %jmp T_33.15;
T_33.14 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f6340_0, 0;
    %jmp T_33.15;
T_33.15 ;
    %pop/vec4 1;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x7ff0d27f7f20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.22, 6;
    %jmp T_33.23;
T_33.16 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f81a0_0, 0;
    %jmp T_33.23;
T_33.17 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f8230_0, 0;
    %jmp T_33.23;
T_33.18 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f82e0_0, 0;
    %jmp T_33.23;
T_33.19 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f8390_0, 0;
    %jmp T_33.23;
T_33.20 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f8440_0, 0;
    %jmp T_33.23;
T_33.21 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f84f0_0, 0;
    %jmp T_33.23;
T_33.22 ;
    %load/vec4 v0x7ff0d27f7e90_0;
    %assign/vec4 v0x7ff0d27f6fd0_0, 0;
    %jmp T_33.23;
T_33.23 ;
    %pop/vec4 1;
T_33.7 ;
T_33.4 ;
T_33.3 ;
T_33.1 ;
    %load/vec4 v0x7ff0d27f6830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.24, 4;
    %load/vec4 v0x7ff0d27f6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.26, 8;
    %load/vec4 v0x7ff0d27f6340_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7ff0d27f6340_0, 0;
T_33.26 ;
    %jmp T_33.25;
T_33.24 ;
    %load/vec4 v0x7ff0d27f6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.28, 8;
    %load/vec4 v0x7ff0d27f6fd0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7ff0d27f6fd0_0, 0;
T_33.28 ;
T_33.25 ;
    %load/vec4 v0x7ff0d27f6830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.30, 4;
    %load/vec4 v0x7ff0d27f6bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.32, 8;
    %load/vec4 v0x7ff0d27f61e0_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7ff0d27f61e0_0, 0;
T_33.32 ;
    %jmp T_33.31;
T_33.30 ;
    %load/vec4 v0x7ff0d27f6bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.34, 8;
    %load/vec4 v0x7ff0d27f8440_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7ff0d27f8440_0, 0;
T_33.34 ;
T_33.31 ;
    %load/vec4 v0x7ff0d27f6830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.36, 4;
    %load/vec4 v0x7ff0d27f6480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.38, 8;
    %load/vec4 v0x7ff0d27f61e0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7ff0d27f61e0_0, 0;
T_33.38 ;
    %jmp T_33.37;
T_33.36 ;
    %load/vec4 v0x7ff0d27f6480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.40, 8;
    %load/vec4 v0x7ff0d27f8440_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7ff0d27f8440_0, 0;
T_33.40 ;
T_33.37 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7ff0d27fae00;
T_34 ;
    %vpi_call 12 14 "$readmemh", "trampoline.hex", v0x7ff0d27fb3b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 12 15 "$readmemh", "bios.hex", v0x7ff0d27fb3b0, 32'sb00000000000000000000000010000000, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x7ff0d27fae00;
T_35 ;
    %wait E_0x7ff0d27ef5a0;
    %load/vec4 v0x7ff0d27fb4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x7ff0d27fb0f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fb440_0, 4, 8;
    %load/vec4 v0x7ff0d27fb230_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fb440_0, 4, 8;
    %ix/getv 4, v0x7ff0d27fb060_0;
    %load/vec4a v0x7ff0d27fb3b0, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff0d27fb440_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7ff0d27fb060_0;
    %store/vec4a v0x7ff0d27fb3b0, 4, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x7ff0d27fb230_0;
    %ix/getv 3, v0x7ff0d27fb060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff0d27fb3b0, 0, 4;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7ff0d27fae00;
T_36 ;
    %wait E_0x7ff0d27ef5a0;
    %load/vec4 v0x7ff0d27fb0f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fb440_0, 4, 8;
    %ix/getv 4, v0x7ff0d27fb060_0;
    %load/vec4a v0x7ff0d27fb3b0, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fb440_0, 4, 8;
    %jmp T_36.1;
T_36.0 ;
    %ix/getv 4, v0x7ff0d27fb060_0;
    %load/vec4a v0x7ff0d27fb3b0, 4;
    %store/vec4 v0x7ff0d27fb440_0, 0, 16;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7ff0d27fb600;
T_37 ;
    %wait E_0x7ff0d27fba90;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %store/vec4 v0x7ff0d4001fb0_0, 0, 1;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %store/vec4 v0x7ff0d4002520_0, 0, 1;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x7ff0d40020d0_0, 0, 1;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %store/vec4 v0x7ff0d4002160_0, 0, 1;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7ff0d40011f0_0;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7ff0d4002660_0, 0, 1;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x7ff0d40025c0_0;
    %store/vec4 v0x7ff0d4000c90_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7ff0d40011f0_0;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %store/vec4 v0x7ff0d4000c90_0, 0, 1;
T_37.1 ;
    %load/vec4 v0x7ff0d4000760_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x7ff0d4002040_0, 0, 1;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x7ff0d40003a0_0;
    %store/vec4 v0x7ff0d4000510_0, 0, 8;
    %load/vec4 v0x7ff0d4000460_0;
    %store/vec4 v0x7ff0d4000600_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7ff0d4000be0_0;
    %store/vec4 v0x7ff0d4000510_0, 0, 8;
    %load/vec4 v0x7ff0d40006b0_0;
    %store/vec4 v0x7ff0d4000600_0, 0, 8;
T_37.3 ;
    %load/vec4 v0x7ff0d4001bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %load/vec4 v0x7ff0d4001090_0;
    %store/vec4 v0x7ff0d4002290_0, 0, 8;
    %jmp T_37.12;
T_37.4 ;
    %load/vec4 v0x7ff0d4000510_0;
    %store/vec4 v0x7ff0d4002290_0, 0, 8;
    %jmp T_37.12;
T_37.5 ;
    %load/vec4 v0x7ff0d4000600_0;
    %store/vec4 v0x7ff0d4002290_0, 0, 8;
    %jmp T_37.12;
T_37.6 ;
    %load/vec4 v0x7ff0d4000760_0;
    %store/vec4 v0x7ff0d4002290_0, 0, 8;
    %jmp T_37.12;
T_37.7 ;
    %load/vec4 v0x7ff0d4000810_0;
    %store/vec4 v0x7ff0d4002290_0, 0, 8;
    %jmp T_37.12;
T_37.8 ;
    %load/vec4 v0x7ff0d40009d0_0;
    %store/vec4 v0x7ff0d4002290_0, 0, 8;
    %jmp T_37.12;
T_37.9 ;
    %load/vec4 v0x7ff0d4000920_0;
    %store/vec4 v0x7ff0d4002290_0, 0, 8;
    %jmp T_37.12;
T_37.10 ;
    %load/vec4 v0x7ff0d4000a80_0;
    %store/vec4 v0x7ff0d4002290_0, 0, 8;
    %jmp T_37.12;
T_37.12 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7ff0d27fb600;
T_38 ;
    %wait E_0x7ff0d27ef5a0;
    %load/vec4 v0x7ff0d40023e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d4001140_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d40006b0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d4000810_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d40009d0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d4001090_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d40003a0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d4000460_0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7ff0d40027c0_0;
    %nor/r;
    %load/vec4 v0x7ff0d4001d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x7ff0d4001bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %jmp T_38.10;
T_38.4 ;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.11, 8;
    %load/vec4 v0x7ff0d4002700_0;
    %assign/vec4 v0x7ff0d40003a0_0, 1;
    %jmp T_38.12;
T_38.11 ;
    %load/vec4 v0x7ff0d4002700_0;
    %assign/vec4 v0x7ff0d4001140_0, 1;
T_38.12 ;
    %jmp T_38.10;
T_38.5 ;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.13, 8;
    %load/vec4 v0x7ff0d4002700_0;
    %assign/vec4 v0x7ff0d4000460_0, 1;
    %jmp T_38.14;
T_38.13 ;
    %load/vec4 v0x7ff0d4002700_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d40006b0_0, 4, 5;
T_38.14 ;
    %jmp T_38.10;
T_38.6 ;
    %load/vec4 v0x7ff0d4002700_0;
    %assign/vec4 v0x7ff0d4000810_0, 1;
    %jmp T_38.10;
T_38.7 ;
    %load/vec4 v0x7ff0d4002700_0;
    %assign/vec4 v0x7ff0d40009d0_0, 1;
    %jmp T_38.10;
T_38.8 ;
    %load/vec4 v0x7ff0d4002700_0;
    %assign/vec4 v0x7ff0d4001090_0, 1;
    %jmp T_38.10;
T_38.10 ;
    %pop/vec4 1;
T_38.2 ;
    %load/vec4 v0x7ff0d4002350_0;
    %nor/r;
    %load/vec4 v0x7ff0d4001d70_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ff0d4001bc0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.15, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
T_38.15 ;
    %load/vec4 v0x7ff0d4000a80_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7ff0d4000b30_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_38.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
T_38.17 ;
    %load/vec4 v0x7ff0d4000a80_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7ff0d4000b30_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_38.19, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
T_38.19 ;
    %load/vec4 v0x7ff0d4000a80_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0x7ff0d4000b30_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
T_38.21 ;
    %load/vec4 v0x7ff0d4000a80_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7ff0d4000b30_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %jmp/0xz  T_38.23, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
T_38.23 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7ff0d27fb600;
T_39 ;
    %wait E_0x7ff0d27ef5a0;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x7ff0d4000b30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
    %load/vec4 v0x7ff0d4000b30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
    %load/vec4 v0x7ff0d4000b30_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
    %load/vec4 v0x7ff0d4000b30_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000a80_0, 4, 5;
T_39.1 ;
    %load/vec4 v0x7ff0d4001e00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000b30_0, 4, 5;
    %load/vec4 v0x7ff0d4001f20_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000b30_0, 4, 5;
    %load/vec4 v0x7ff0d4002480_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000b30_0, 4, 5;
    %load/vec4 v0x7ff0d4001e90_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000b30_0, 4, 5;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7ff0d27fb600;
T_40 ;
    %wait E_0x7ff0d27f8b90;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff0d40017d0_0, 0, 5;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ff0d40017d0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d4000760_0, 4, 5;
    %load/vec4 v0x7ff0d40006b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7ff0d4000920_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ff0d4001880_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ff0d4001880_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d4000760_0, 4, 3;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7ff0d40006b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7ff0d4000920_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ff0d4001930_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ff0d4001930_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d4000760_0, 4, 3;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x7ff0d40006b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7ff0d4000920_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff0d4000e90_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ff0d4000e90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d4000760_0, 4, 3;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x7ff0d40006b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %load/vec4 v0x7ff0d4000a80_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7ff0d40009d0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff0d4001670_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ff0d4001670_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d4000760_0, 4, 3;
    %jmp T_40.7;
T_40.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff0d4001720_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ff0d4001720_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d4000760_0, 4, 3;
T_40.7 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7ff0d27fb600;
T_41 ;
    %wait E_0x7ff0d27ef5a0;
    %fork t_1, S_0x7ff0d27fbdc0;
    %jmp t_0;
    .scope S_0x7ff0d27fbdc0;
t_1 ;
    %load/vec4 v0x7ff0d40023e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff0d27fbf80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d4001c50_0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7ff0d27fbf80_0;
    %parti/s 15, 1, 2;
    %cmpi/e 0, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff0d40027c0_0;
    %nor/r;
    %load/vec4 v0x7ff0d4001d70_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ff0d4001bc0_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.2, 9;
    %load/vec4 v0x7ff0d4000460_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fbf80_0, 4, 8;
    %load/vec4 v0x7ff0d40003a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fbf80_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d4001c50_0, 1;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x7ff0d27fbf80_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7ff0d27fbf80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d4001c50_0, 1;
T_41.3 ;
T_41.1 ;
    %end;
    .scope S_0x7ff0d27fb600;
t_0 %join;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7ff0d27fb600;
T_42 ;
    %wait E_0x7ff0d27ef5a0;
    %fork t_3, S_0x7ff0d4000000;
    %jmp t_2;
    .scope S_0x7ff0d4000000;
t_3 ;
    %load/vec4 v0x7ff0d40023e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff0d4000180_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d4000de0_0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7ff0d40021f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x7ff0d4000180_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d4000180_0, 4, 1;
    %load/vec4 v0x7ff0d4000c90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d4000180_0, 4, 1;
T_42.2 ;
    %load/vec4 v0x7ff0d4000180_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d4000de0_0, 1;
T_42.4 ;
    %load/vec4 v0x7ff0d4000180_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_42.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d4000de0_0, 1;
T_42.6 ;
T_42.1 ;
    %end;
    .scope S_0x7ff0d27fb600;
t_2 %join;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7ff0d27fb600;
T_43 ;
    %wait E_0x7ff0d27ef5a0;
    %load/vec4 v0x7ff0d40023e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d4000be0_0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d4000230_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d40002f0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d4001000_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d4000d30_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d4000f70_0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7ff0d4001bc0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %load/vec4 v0x7ff0d4002350_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ff0d4001d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
T_43.2 ;
    %load/vec4 v0x7ff0d4001bc0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4002350_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ff0d4001d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
T_43.4 ;
    %load/vec4 v0x7ff0d40021f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x7ff0d4000d30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000de0_0;
    %load/vec4 v0x7ff0d4000230_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d4000230_0, 1;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x7ff0d4000230_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff0d4000230_0, 1;
T_43.9 ;
    %load/vec4 v0x7ff0d4000230_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_43.10, 4;
    %load/vec4 v0x7ff0d4000de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d40002f0_0, 1;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0x7ff0d40002f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff0d40002f0_0, 1;
T_43.13 ;
    %load/vec4 v0x7ff0d40002f0_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_43.14, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
T_43.14 ;
T_43.10 ;
    %load/vec4 v0x7ff0d4000d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.16, 4;
    %load/vec4 v0x7ff0d4000230_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_43.18, 4;
    %load/vec4 v0x7ff0d4000d30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff0d4000d30_0, 1;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %assign/vec4 v0x7ff0d4000f70_0, 1;
T_43.18 ;
    %jmp T_43.17;
T_43.16 ;
    %load/vec4 v0x7ff0d4000230_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_43.20, 4;
    %load/vec4 v0x7ff0d4000d30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff0d4000d30_0, 1;
    %load/vec4 v0x7ff0d4000d30_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_43.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d4000d30_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %load/vec4 v0x7ff0d4000de0_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %jmp T_43.23;
T_43.22 ;
    %load/vec4 v0x7ff0d4000d30_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff0d4000d30_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7ff0d4000d30_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7ff0d4000d30_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_43.24, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d4000d30_0, 1;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7ff0d4000d30_0, 1;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.28, 8;
    %load/vec4 v0x7ff0d4000de0_0;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_43.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
T_43.30 ;
    %jmp T_43.29;
T_43.28 ;
    %load/vec4 v0x7ff0d4000de0_0;
    %load/vec4 v0x7ff0d4000f70_0;
    %cmp/ne;
    %jmp/0xz  T_43.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
T_43.32 ;
T_43.29 ;
    %jmp T_43.27;
T_43.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %load/vec4 v0x7ff0d4000de0_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
T_43.27 ;
    %load/vec4 v0x7ff0d4001000_0;
    %assign/vec4 v0x7ff0d4000be0_0, 1;
    %load/vec4 v0x7ff0d4000920_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %load/vec4 v0x7ff0d4001bc0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4002350_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ff0d4001d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
T_43.34 ;
    %jmp T_43.25;
T_43.24 ;
    %load/vec4 v0x7ff0d4001000_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
    %load/vec4 v0x7ff0d4000de0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_43.36, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
    %load/vec4 v0x7ff0d4000de0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
T_43.36 ;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_43.38, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
    %load/vec4 v0x7ff0d4000de0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
T_43.38 ;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_43.40, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
    %load/vec4 v0x7ff0d4000de0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001000_0, 4, 5;
T_43.40 ;
    %load/vec4 v0x7ff0d4000de0_0;
    %load/vec4 v0x7ff0d4000f70_0;
    %xor;
    %assign/vec4 v0x7ff0d4000f70_0, 1;
T_43.25 ;
T_43.23 ;
T_43.20 ;
T_43.17 ;
T_43.6 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7ff0d27fb600;
T_44 ;
    %wait E_0x7ff0d27ef5a0;
    %fork t_5, S_0x7ff0d27fbb40;
    %jmp t_4;
    .scope S_0x7ff0d27fbb40;
t_5 ;
    %load/vec4 v0x7ff0d40023e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff0d27fbd00_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d40015d0_0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d40015d0_0, 1;
    %load/vec4 v0x7ff0d40021f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x7ff0d27fbd00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7ff0d27fbd00_0, 0, 5;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7ff0d4001530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_44.6, 4;
    %load/vec4 v0x7ff0d27fbd00_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_44.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d40015d0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fbd00_0, 4, 4;
T_44.8 ;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x7ff0d27fbd00_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_44.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d40015d0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fbd00_0, 4, 4;
T_44.10 ;
T_44.7 ;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff0d27fbd00_0, 4, 1;
    %load/vec4 v0x7ff0d27fbd00_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_44.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d40015d0_0, 1;
T_44.12 ;
T_44.5 ;
T_44.2 ;
T_44.1 ;
    %end;
    .scope S_0x7ff0d27fb600;
t_4 %join;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7ff0d27fb600;
T_45 ;
    %wait E_0x7ff0d27ef5a0;
    %load/vec4 v0x7ff0d40023e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d4001290_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff0d4001480_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d40011f0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d40013e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d4001340_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d4001530_0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7ff0d40015d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d4001340_0, 1;
    %load/vec4 v0x7ff0d4001340_0;
    %assign/vec4 v0x7ff0d4001530_0, 1;
    %load/vec4 v0x7ff0d4001290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %load/vec4 v0x7ff0d4001290_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff0d4001290_0, 1;
    %load/vec4 v0x7ff0d4001290_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff0d4001290_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7ff0d4001290_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7ff0d4001290_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_45.9, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d4001290_0, 1;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.11, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7ff0d4001290_0, 1;
    %jmp T_45.12;
T_45.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d4001340_0, 1;
T_45.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
T_45.9 ;
    %load/vec4 v0x7ff0d4001480_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7ff0d40011f0_0, 1;
    %load/vec4 v0x7ff0d4001480_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4001480_0, 4, 5;
    %load/vec4 v0x7ff0d4001480_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7ff0d40013e0_0;
    %xor;
    %assign/vec4 v0x7ff0d40013e0_0, 1;
    %jmp T_45.8;
T_45.4 ;
    %load/vec4 v0x7ff0d4000920_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff0d4001290_0, 1;
T_45.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d40011f0_0, 1;
    %jmp T_45.8;
T_45.5 ;
    %load/vec4 v0x7ff0d4001140_0;
    %assign/vec4 v0x7ff0d4001480_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff0d40011f0_0, 1;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7ff0d40013e0_0, 1;
    %load/vec4 v0x7ff0d4001290_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff0d4001290_0, 1;
    %jmp T_45.8;
T_45.6 ;
    %load/vec4 v0x7ff0d40013e0_0;
    %assign/vec4 v0x7ff0d40011f0_0, 1;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.15, 4;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7ff0d40011f0_0, 1;
T_45.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff0d4001290_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff0d4001340_0, 1;
    %jmp T_45.8;
T_45.8 ;
    %pop/vec4 1;
T_45.2 ;
    %load/vec4 v0x7ff0d40027c0_0;
    %nor/r;
    %load/vec4 v0x7ff0d4001d70_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ff0d4001bc0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff0d4000810_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.17, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff0d4000920_0, 4, 5;
T_45.17 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7ff0d2798580;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d4003170_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x7ff0d277e990;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d4003d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0d4003f30_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0d4003f30_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x7ff0d277e990;
T_48 ;
    %delay 5, 0;
    %load/vec4 v0x7ff0d4003d80_0;
    %nor/r;
    %store/vec4 v0x7ff0d4003d80_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7ff0d277e990;
T_49 ;
    %vpi_call 2 31 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 0> {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 1> {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 2> {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 3> {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 4> {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 5> {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 6> {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 7> {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 8> {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 32> {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 34> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ff0d27fb3b0, 36> {0 0 0};
    %end;
    .thread T_49;
    .scope S_0x7ff0d277e990;
T_50 ;
    %vpi_call 2 49 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x7ff0d277e990;
T_51 ;
    %delay 5000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "irq_encoder.v";
    "memory_io.v";
    "ram.v";
    "t16450.v";
