#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Oct 30 13:29:16 2018
# Process ID: 3060
# Current directory: Z:/Kise-Research-Centre-Research-Project/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log m_main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source m_main.tcl
# Log file: Z:/Kise-Research-Centre-Research-Project/project_1/project_1.runs/synth_1/m_main.vds
# Journal file: Z:/Kise-Research-Centre-Research-Project/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source m_main.tcl -notrace
Command: synth_design -top m_main -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 293.977 ; gain = 83.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'm_main' [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/sources_1/new/main.v:22]
INFO: [Synth 8-638] synthesizing module 'm_7segcon' [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/sources_1/new/main.v:97]
INFO: [Synth 8-638] synthesizing module 'm_7segled' [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/sources_1/new/main.v:68]
INFO: [Synth 8-226] default block is never used [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/sources_1/new/main.v:72]
INFO: [Synth 8-256] done synthesizing module 'm_7segled' (1#1) [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/sources_1/new/main.v:68]
INFO: [Synth 8-256] done synthesizing module 'm_7segcon' (2#1) [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/sources_1/new/main.v:97]
INFO: [Synth 8-256] done synthesizing module 'm_main' (3#1) [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/sources_1/new/main.v:22]
WARNING: [Synth 8-3331] design m_main has unconnected port BTN[4]
WARNING: [Synth 8-3331] design m_main has unconnected port BTN[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 331.336 ; gain = 120.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 331.336 ; gain = 120.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Kise-Research-Centre-Research-Project/project_1/project_1.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/m_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/m_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 640.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "r_digit" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module m_main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module m_7segcon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'r_num_reg[28]' (FD) to 'r_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[24]' (FD) to 'r_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[20]' (FD) to 'r_num_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[16]' (FD) to 'r_num_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[12]' (FD) to 'r_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[8]' (FD) to 'r_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[4]' (FD) to 'r_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[0]' (FD) to 'r_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[29]' (FD) to 'r_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[25]' (FD) to 'r_num_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[21]' (FD) to 'r_num_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[17]' (FD) to 'r_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[13]' (FD) to 'r_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[9]' (FD) to 'r_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[5]' (FD) to 'r_num_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[1]' (FD) to 'r_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[30]' (FD) to 'r_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[26]' (FD) to 'r_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[22]' (FD) to 'r_num_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[18]' (FD) to 'r_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[14]' (FD) to 'r_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[10]' (FD) to 'r_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[6]' (FD) to 'r_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[2]' (FD) to 'r_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[31]' (FD) to 'r_num_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[27]' (FD) to 'r_num_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[23]' (FD) to 'r_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[19]' (FD) to 'r_num_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\r_num_reg[15] )
INFO: [Synth 8-3886] merging instance 'r_num_reg[11]' (FD) to 'r_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'r_num_reg[7]' (FD) to 'r_num_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_num_reg[3] )
INFO: [Synth 8-3886] merging instance 'LED17_reg[0]' (FD) to 'LED17_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED17_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LED17_reg[2] )
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[29]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[25]' (FD) to 'm_7segcon/r_val_reg[31]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[21]' (FD) to 'm_7segcon/r_val_reg[31]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[17]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[13]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[9]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[5]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[1]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[28]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[24]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[20]' (FD) to 'm_7segcon/r_val_reg[31]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[16]' (FD) to 'm_7segcon/r_val_reg[31]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[12]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[8]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[4]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[0]' (FD) to 'm_7segcon/r_val_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[30]' (FD) to 'm_7segcon/r_val_reg[26]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[26]' (FD) to 'm_7segcon/r_val_reg[23]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[22]' (FD) to 'm_7segcon/r_val_reg[31]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[18]' (FD) to 'm_7segcon/r_val_reg[23]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[14]' (FD) to 'm_7segcon/r_val_reg[23]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[10]' (FD) to 'm_7segcon/r_val_reg[23]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[6]' (FD) to 'm_7segcon/r_val_reg[23]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[2]' (FD) to 'm_7segcon/r_val_reg[23]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[31]' (FD) to 'm_7segcon/r_val_reg[27]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[27]' (FD) to 'm_7segcon/r_val_reg[15]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[23]' (FD) to 'm_7segcon/r_val_reg[19]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[19]' (FD) to 'm_7segcon/r_val_reg[11]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[11]' (FD) to 'm_7segcon/r_val_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_7segcon/r_val_reg[7]' (FD) to 'm_7segcon/r_val_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_7segcon/\r_val_reg[3] )
WARNING: [Synth 8-3332] Sequential element (r_val_reg[3]) is unused and will be removed from module m_7segcon.
WARNING: [Synth 8-3332] Sequential element (r_cnt_reg[7]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_cnt_reg[6]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_cnt_reg[5]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_cnt_reg[4]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_cnt_reg[3]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_cnt_reg[2]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_cnt_reg[1]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_cnt_reg[0]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_clk2_reg) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (LED17_reg[2]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (LED17_reg[1]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_num_reg[15]) is unused and will be removed from module m_main.
WARNING: [Synth 8-3332] Sequential element (r_num_reg[3]) is unused and will be removed from module m_main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    40|
|4     |LUT2   |     1|
|5     |LUT3   |    10|
|6     |LUT4   |    14|
|7     |LUT5   |     1|
|8     |LUT6   |     9|
|9     |FDRE   |    89|
|10    |IBUF   |    20|
|11    |OBUF   |    37|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   230|
|2     |  m_7segcon   |m_7segcon |   138|
|3     |    m_7segled |m_7segled |     7|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 640.566 ; gain = 430.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 640.566 ; gain = 111.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 640.566 ; gain = 430.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 640.566 ; gain = 423.465
INFO: [Common 17-1381] The checkpoint 'Z:/Kise-Research-Centre-Research-Project/project_1/project_1.runs/synth_1/m_main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 640.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 30 13:30:01 2018...
