SCHM0106

HEADER
{
 FREEID 91
 VARIABLES
 {
  #ARCHITECTURE="matrix_arch"
  #BLOCKTABLE_FILE="#HDL2DIAGRAM.bde"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"addrrdcol\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"addrrdrow\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"addrwrcol\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"addrwrrow\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"dataim\"><left=\"19\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"datare\"><left=\"19\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<index=\"0\"><name=\"qim\"><left=\"19\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<index=\"0\"><name=\"qre\"><left=\"19\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE8="<range<index=\"0\"><name=\"q_out\"><left=\"39\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="matrix"
  #LANGUAGE="VHDL"
  AUTHOR="Paul Grindle"
  COMPANY="Unemployment, Inc."
  CREATIONDATE="5/4/2023"
  SOURCE=".\\src\\matrix.vhd"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3111,1350)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library ieee;\n"+
"use ieee.std_logic_1164.all;\n"+
"use ieee.NUMERIC_STD.all;"
   RECT (220,260,620,472)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ARCHITECTUREDECLARATIONS  2, 0, 0
  {
   LABEL "Architecture Declaration"
   TEXT 
"--Added by Active-HDL. Do not change code inside this section.\n"+
"type matrix_mem_type is array (3 downto 0,3 downto 0) of STD_LOGIC_VECTOR(39 downto 0);\n"+
"--End of extra code."
   RECT (220,472,620,684)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  3, 0, 0
  {
   LABEL "block_58"
   TEXT "Q_OUT <= matrix_mem(to_integer(unsigned(ADDRrdRow)),to_integer(unsigned(ADDRrdCol)));"
   RECT (1620,240,2021,360)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  45, 54, 58, 64 )
  }
  PROCESS  4, 0, 0
  {
   LABEL "process_48"
   TEXT 
"process (CLK)\n"+
"                       begin\n"+
"                         if rising_edge(CLK) then\n"+
"                            if (WE = '1') then\n"+
"                               matrix_mem(to_integer(unsigned(ADDRwrRow)),to_integer(unsigned(ADDRwrCol))) <= DATAre & DATAim;\n"+
"                            end if;\n"+
"                         end if;\n"+
"                       end process;\n"+
"                      "
   RECT (1100,240,1501,580)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
   VTX (  57, 67, 70, 73, 76, 80, 82 )
   VARIABLES
   {
    #UPDATE_SENS_LIST="0"
   }
   LIST (  73 )
  }
  SIGNALASSIGN  5, 0, 0
  {
   LABEL "block_60"
   TEXT "Qre <= Q_OUT(39 downto 20);"
   RECT (2120,240,2521,340)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  42, 48 )
  }
  INSTANCE  6, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="WE"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (960,460)
   VERTEXES ( (2,83) )
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (960,260)
   VERTEXES ( (2,74) )
  }
  INSTANCE  8, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="ADDRrdRow(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (960,640)
   VERTEXES ( (2,51) )
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="ADDRrdCol(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (960,680)
   VERTEXES ( (2,61) )
  }
  INSTANCE  10, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="ADDRwrRow(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (960,420)
   VERTEXES ( (2,71) )
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="ADDRwrCol(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (960,300)
   VERTEXES ( (2,68) )
  }
  INSTANCE  12, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="DATAre(19:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (960,340)
   VERTEXES ( (2,79) )
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="DATAim(19:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (960,380)
   VERTEXES ( (2,77) )
  }
  INSTANCE  14, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="Qre(19:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2640,260)
   VERTEXES ( (2,43) )
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="Qim(19:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2640,720)
   VERTEXES ( (2,39) )
  }
  TEXT  16, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (909,460,909,460)
   ALIGN 6
   PARENT 6
  }
  TEXT  17, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (909,260,909,260)
   ALIGN 6
   PARENT 7
  }
  TEXT  18, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (909,640,909,640)
   ALIGN 6
   PARENT 8
  }
  TEXT  19, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (909,680,909,680)
   ALIGN 6
   PARENT 9
  }
  TEXT  20, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (909,420,909,420)
   ALIGN 6
   PARENT 10
  }
  TEXT  21, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (909,300,909,300)
   ALIGN 6
   PARENT 11
  }
  TEXT  22, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (909,340,909,340)
   ALIGN 6
   PARENT 12
  }
  TEXT  23, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (909,380,909,380)
   ALIGN 6
   PARENT 13
  }
  TEXT  24, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2691,260,2691,260)
   ALIGN 4
   PARENT 14
  }
  TEXT  25, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2691,720,2691,720)
   ALIGN 4
   PARENT 15
  }
  NET BUS  26, 0, 0
  {
   VARIABLES
   {
    #NAME="ADDRrdCol(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  27, 0, 0
  {
   VARIABLES
   {
    #NAME="ADDRrdRow(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  28, 0, 0
  {
   VARIABLES
   {
    #NAME="ADDRwrCol(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  29, 0, 0
  {
   VARIABLES
   {
    #NAME="ADDRwrRow(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  30, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  31, 0, 0
  {
   VARIABLES
   {
    #NAME="DATAim(19:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  32, 0, 0
  {
   VARIABLES
   {
    #NAME="DATAre(19:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET MDARRAY  33, 0, 0
  {
   VARIABLES
   {
    #DECLARATION="(3:0, 3:0)"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="matrix_mem"
    #VHDL_TYPE="matrix_mem_type"
   }
  }
  NET BUS  34, 0, 0
  {
   VARIABLES
   {
    #NAME="Qre(19:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  35, 0, 0
  {
   VARIABLES
   {
    #NAME="WE"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  36, 0, 0
  {
   VARIABLES
   {
    #NAME="Q_OUT(39:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  37, 0, 0
  {
   VARIABLES
   {
    #NAME="Q_OUT(19:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  38, 0, 0
  {
   VARIABLES
   {
    #NAME="Q_OUT(39:20)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  39, 0, 0
  {
   COORD (2640,720)
  }
  VTX  40, 0, 0
  {
   COORD (2600,720)
  }
  BUS  41, 0, 0
  {
   NET 37
   VTX 39, 40
  }
  VTX  42, 0, 0
  {
   COORD (2521,260)
  }
  VTX  43, 0, 0
  {
   COORD (2640,260)
  }
  BUS  44, 0, 0
  {
   NET 34
   VTX 42, 43
  }
  VTX  45, 0, 0
  {
   COORD (2021,260)
  }
  BUS  47, 0, 0
  {
   NET 36
   VTX 45, 49
  }
  VTX  48, 0, 0
  {
   COORD (2120,260)
  }
  VTX  49, 0, 0
  {
   COORD (2100,260)
  }
  BUS  50, 0, 0
  {
   NET 38
   VTX 48, 49
  }
  VTX  51, 0, 0
  {
   COORD (960,640)
  }
  VTX  52, 0, 0
  {
   COORD (1580,640)
  }
  BUS  53, 0, 0
  {
   NET 27
   VTX 51, 52
  }
  VTX  54, 0, 0
  {
   COORD (1620,300)
  }
  VTX  55, 0, 0
  {
   COORD (1580,300)
  }
  BUS  56, 0, 0
  {
   NET 27
   VTX 54, 55
  }
  VTX  57, 0, 0
  {
   COORD (1501,260)
  }
  VTX  58, 0, 0
  {
   COORD (1620,260)
  }
  MDARRAY  59, 0, 0
  {
   NET 33
   VTX 57, 58
  }
  TEXT  60, 0, 1
  {
   TEXT "$#NAME"
   RECT (1560,260,1560,260)
   ALIGN 9
   PARENT 59
  }
  VTX  61, 0, 0
  {
   COORD (960,680)
  }
  VTX  62, 0, 0
  {
   COORD (1600,680)
  }
  BUS  63, 0, 0
  {
   NET 26
   VTX 61, 62
  }
  VTX  64, 0, 0
  {
   COORD (1620,340)
  }
  VTX  65, 0, 0
  {
   COORD (1600,340)
  }
  BUS  66, 0, 0
  {
   NET 26
   VTX 64, 65
  }
  VTX  67, 0, 0
  {
   COORD (1100,300)
  }
  VTX  68, 0, 0
  {
   COORD (960,300)
  }
  BUS  69, 0, 0
  {
   NET 28
   VTX 67, 68
  }
  VTX  70, 0, 0
  {
   COORD (1100,420)
  }
  VTX  71, 0, 0
  {
   COORD (960,420)
  }
  BUS  72, 0, 0
  {
   NET 29
   VTX 70, 71
  }
  VTX  73, 0, 0
  {
   COORD (1100,260)
  }
  VTX  74, 0, 0
  {
   COORD (960,260)
  }
  WIRE  75, 0, 0
  {
   NET 30
   VTX 73, 74
  }
  VTX  76, 0, 0
  {
   COORD (1100,380)
  }
  VTX  77, 0, 0
  {
   COORD (960,380)
  }
  BUS  78, 0, 0
  {
   NET 31
   VTX 76, 77
  }
  VTX  79, 0, 0
  {
   COORD (960,340)
  }
  VTX  80, 0, 0
  {
   COORD (1100,340)
  }
  BUS  81, 0, 0
  {
   NET 32
   VTX 79, 80
  }
  VTX  82, 0, 0
  {
   COORD (1100,460)
  }
  VTX  83, 0, 0
  {
   COORD (960,460)
  }
  WIRE  84, 0, 0
  {
   NET 35
   VTX 82, 83
  }
  VTX  85, 0, 0
  {
   COORD (2100,720)
  }
  BUS  86, 0, 0
  {
   NET 36
   VTX 40, 85
  }
  BUS  87, 0, 0
  {
   NET 26
   VTX 65, 62
  }
  BUS  88, 0, 0
  {
   NET 27
   VTX 55, 52
  }
  BUS  90, 0, 0
  {
   NET 36
   VTX 49, 85
  }
 }
 
}

