--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.386ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X33Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y37.B2      net (fanout=2)        1.101   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X29Y37.BMUX    Tilo                  0.247   Inst_TEMAC2_example_design/inst_async_trigger/byte_counter<4>
                                                       lut79235_10644
    SLICE_X33Y24.CE      net (fanout=3)        1.324   lut79235_10644
    SLICE_X33Y24.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.926ns logic, 2.425ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X33Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y37.B2      net (fanout=2)        1.101   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X29Y37.BMUX    Tilo                  0.247   Inst_TEMAC2_example_design/inst_async_trigger/byte_counter<4>
                                                       lut79235_10644
    SLICE_X33Y24.CE      net (fanout=3)        1.324   lut79235_10644
    SLICE_X33Y24.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.926ns logic, 2.425ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X33Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y37.B2      net (fanout=2)        1.101   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X29Y37.BMUX    Tilo                  0.247   Inst_TEMAC2_example_design/inst_async_trigger/byte_counter<4>
                                                       lut79235_10644
    SLICE_X33Y24.CE      net (fanout=3)        1.324   lut79235_10644
    SLICE_X33Y24.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.926ns logic, 2.425ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X31Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D4      net (fanout=2)        0.333   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.087   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][46714_10655_INV_0
    SLICE_X31Y44.SR      net (fanout=3)        0.436   ][46714_10655
    SLICE_X31Y44.CLK     Tcksr       (-Th)    -0.208   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.709ns logic, 0.769ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X31Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D4      net (fanout=2)        0.333   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.087   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][46714_10655_INV_0
    SLICE_X31Y44.SR      net (fanout=3)        0.436   ][46714_10655
    SLICE_X31Y44.CLK     Tcksr       (-Th)    -0.208   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.709ns logic, 0.769ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X31Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D4      net (fanout=2)        0.333   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.087   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][46714_10655_INV_0
    SLICE_X31Y44.SR      net (fanout=3)        0.436   ][46714_10655
    SLICE_X31Y44.CLK     Tcksr       (-Th)    -0.208   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.709ns logic, 0.769ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.875ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y46.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D4      net (fanout=2)        0.362   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.CLK     Tas                   0.028   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][46714_10655_INV_0
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.478ns logic, 0.362ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y46.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D4      net (fanout=2)        0.333   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.CLK     Tah         (-Th)     0.195   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][46714_10655_INV_0
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.219ns logic, 0.333ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 120 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X24Y6.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.771ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.736ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.AMUX    Treg                  1.983   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X24Y6.SR       net (fanout=3)        1.212   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y6.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.736ns (2.524ns logic, 1.212ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.770ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.735ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.AMUX    Treg                  1.982   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X24Y6.SR       net (fanout=3)        1.212   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y6.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (2.523ns logic, 1.212ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X24Y2.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.769ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      3.734ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.AMUX    Treg                  1.983   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X24Y2.SR       net (fanout=3)        1.210   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y2.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (2.524ns logic, 1.210ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.768ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      3.733ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.AMUX    Treg                  1.982   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X24Y2.SR       net (fanout=3)        1.210   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y2.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (2.523ns logic, 1.210ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X34Y11.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.391ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y10.AMUX    Treg                  1.983   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X34Y11.SR      net (fanout=3)        0.826   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X34Y11.CLK     Tsrck                 0.547   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (2.530ns logic, 0.826ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.390ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y10.AMUX    Treg                  1.982   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X34Y11.SR      net (fanout=3)        0.826   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X34Y11.CLK     Tsrck                 0.547   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (2.529ns logic, 0.826ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X35Y11.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.442ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y12.CQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X35Y11.C6      net (fanout=2)        0.258   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X35Y11.CLK     Tah         (-Th)     0.195   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.219ns logic, 0.258ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X33Y9.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.446ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.CQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X33Y9.C6       net (fanout=2)        0.262   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X33Y9.CLK      Tah         (-Th)     0.195   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.219ns logic, 0.262ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X37Y10.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.424ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X37Y10.AX      net (fanout=1)        0.274   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X37Y10.CLK     Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.185ns logic, 0.274ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 274 paths analyzed, 259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y13.D1), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.213ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.178ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y3.AQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X29Y1.C1       net (fanout=1)        1.253   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X29Y1.CMUX     Tilo                  0.392   lut77299_1483
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X27Y13.D1      net (fanout=1)        1.899   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X27Y13.CLK     Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (1.026ns logic, 3.152ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.878ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.843ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y3.DQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X29Y1.C4       net (fanout=1)        0.918   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X29Y1.CMUX     Tilo                  0.392   lut77299_1483
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X27Y13.D1      net (fanout=1)        1.899   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X27Y13.CLK     Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.026ns logic, 2.817ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.736ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.701ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y3.BQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X29Y1.C5       net (fanout=1)        0.776   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X29Y1.CMUX     Tilo                  0.392   lut77299_1483
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X27Y13.D1      net (fanout=1)        1.899   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X27Y13.CLK     Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (1.026ns logic, 2.675ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y13.D4), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.967ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.932ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y5.BQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X27Y15.C1      net (fanout=1)        1.399   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X27Y15.CMUX    Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X27Y13.D4      net (fanout=1)        0.507   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43
    SLICE_X27Y13.CLK     Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.026ns logic, 1.906ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.710ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.675ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y5.AQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X27Y15.C4      net (fanout=1)        1.142   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X27Y15.CMUX    Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X27Y13.D4      net (fanout=1)        0.507   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43
    SLICE_X27Y13.CLK     Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (1.026ns logic, 1.649ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.302ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.267ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y17.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR
    SLICE_X27Y15.D3      net (fanout=2)        0.737   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X27Y15.CMUX    Topdc                 0.389   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X27Y13.D4      net (fanout=1)        0.507   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43
    SLICE_X27Y13.CLK     Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (1.023ns logic, 1.244ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y13.D6), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.614ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.579ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y12.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X28Y13.C1      net (fanout=2)        0.882   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X28Y13.CMUX    Tilo                  0.376   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO_VEC<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X27Y13.D6      net (fanout=1)        0.687   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X27Y13.CLK     Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (1.010ns logic, 1.569ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.498ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.463ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X28Y13.D3      net (fanout=2)        0.768   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X28Y13.CMUX    Topdc                 0.374   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO_VEC<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X27Y13.D6      net (fanout=1)        0.687   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X27Y13.CLK     Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.008ns logic, 1.455ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.452ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.417ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X28Y13.D6      net (fanout=2)        0.722   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X28Y13.CMUX    Topdc                 0.374   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO_VEC<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X27Y13.D6      net (fanout=1)        0.687   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X27Y13.CLK     Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (1.008ns logic, 1.409ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 2947 paths analyzed, 557 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.393ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X24Y5.DI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X29Y37.B1      net (fanout=1)        1.016   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
    SLICE_X29Y37.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/byte_counter<4>
                                                       lut12295_358
    SLICE_X29Y24.C1      net (fanout=3)        1.396   lut12295_358
    SLICE_X29Y24.CMUX    Tilo                  0.252   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut12298_361
    SLICE_X30Y11.C4      net (fanout=4)        1.094   lut12298_361
    SLICE_X30Y11.CMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       lut12334_376
    SLICE_X30Y11.D3      net (fanout=21)       0.689   lut12334_376
    SLICE_X30Y11.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1
    SLICE_X24Y5.DI       net (fanout=1)        1.693   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
    SLICE_X24Y5.CLK      Tds                   0.335   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (1.470ns logic, 5.888ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y24.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X29Y25.D2      net (fanout=3)        1.235   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<0>
    SLICE_X29Y25.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut12296_359
    SLICE_X29Y24.C3      net (fanout=2)        0.592   lut12296_359
    SLICE_X29Y24.CMUX    Tilo                  0.233   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut12298_361
    SLICE_X30Y11.C4      net (fanout=4)        1.094   lut12298_361
    SLICE_X30Y11.CMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       lut12334_376
    SLICE_X30Y11.D3      net (fanout=21)       0.689   lut12334_376
    SLICE_X30Y11.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1
    SLICE_X24Y5.DI       net (fanout=1)        1.693   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
    SLICE_X24Y5.CLK      Tds                   0.335   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (1.451ns logic, 5.303ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.595ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X29Y25.C2      net (fanout=3)        0.758   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X29Y25.CMUX    Tilo                  0.250   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut12297_360
    SLICE_X29Y24.C2      net (fanout=2)        0.737   lut12297_360
    SLICE_X29Y24.CMUX    Tilo                  0.250   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut12298_361
    SLICE_X30Y11.C4      net (fanout=4)        1.094   lut12298_361
    SLICE_X30Y11.CMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       lut12334_376
    SLICE_X30Y11.D3      net (fanout=21)       0.689   lut12334_376
    SLICE_X30Y11.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1
    SLICE_X24Y5.DI       net (fanout=1)        1.693   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
    SLICE_X24Y5.CLK      Tds                   0.335   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      6.595ns (1.624ns logic, 4.971ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X37Y19.A5), 242 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.162ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOU1  Trcko_DOWA            2.180   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X45Y30.C4      net (fanout=1)        1.012   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<3>
    SLICE_X45Y30.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_154
    SLICE_X43Y32.C2      net (fanout=1)        0.997   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_154
    SLICE_X43Y32.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_174
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_112
    SLICE_X43Y14.D4      net (fanout=1)        1.426   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_112
    SLICE_X43Y14.CMUX    Topdc                 0.389   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X37Y19.B6      net (fanout=1)        0.626   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X37Y19.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y19.A5      net (fanout=1)        0.224   Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<3>
    SLICE_X37Y19.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       lut79321_10675
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.162ns (2.877ns logic, 4.285ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.068ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL0  Trcko_DOWA            2.180   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X45Y30.C2      net (fanout=1)        0.918   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<0>
    SLICE_X45Y30.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_154
    SLICE_X43Y32.C2      net (fanout=1)        0.997   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_154
    SLICE_X43Y32.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_174
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_112
    SLICE_X43Y14.D4      net (fanout=1)        1.426   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_112
    SLICE_X43Y14.CMUX    Topdc                 0.389   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X37Y19.B6      net (fanout=1)        0.626   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X37Y19.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y19.A5      net (fanout=1)        0.224   Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<3>
    SLICE_X37Y19.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       lut79321_10675
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (2.877ns logic, 4.191ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.024ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPADOPL0Trcko_DOPAW           2.180   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    SLICE_X44Y12.D2      net (fanout=1)        1.149   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<80>
    SLICE_X44Y12.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_152
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_152
    SLICE_X42Y6.C3       net (fanout=1)        1.047   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_152
    SLICE_X42Y6.C        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_17
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11
    SLICE_X43Y14.C2      net (fanout=1)        1.098   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11
    SLICE_X43Y14.CMUX    Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X37Y19.B6      net (fanout=1)        0.626   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X37Y19.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y19.A5      net (fanout=1)        0.224   Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<3>
    SLICE_X37Y19.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       lut79321_10675
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (2.880ns logic, 4.144ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X24Y1.DI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.111ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X29Y37.B1      net (fanout=1)        1.016   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
    SLICE_X29Y37.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/byte_counter<4>
                                                       lut12295_358
    SLICE_X29Y24.C1      net (fanout=3)        1.396   lut12295_358
    SLICE_X29Y24.CMUX    Tilo                  0.252   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut12298_361
    SLICE_X30Y11.C4      net (fanout=4)        1.094   lut12298_361
    SLICE_X30Y11.CMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       lut12334_376
    SLICE_X30Y11.D3      net (fanout=21)       0.689   lut12334_376
    SLICE_X30Y11.DMUX    Tilo                  0.227   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X24Y1.DI       net (fanout=1)        1.313   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X24Y1.CLK      Tds                   0.335   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      7.111ns (1.603ns logic, 5.508ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.507ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y24.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X29Y25.D2      net (fanout=3)        1.235   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<0>
    SLICE_X29Y25.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut12296_359
    SLICE_X29Y24.C3      net (fanout=2)        0.592   lut12296_359
    SLICE_X29Y24.CMUX    Tilo                  0.233   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut12298_361
    SLICE_X30Y11.C4      net (fanout=4)        1.094   lut12298_361
    SLICE_X30Y11.CMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       lut12334_376
    SLICE_X30Y11.D3      net (fanout=21)       0.689   lut12334_376
    SLICE_X30Y11.DMUX    Tilo                  0.227   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X24Y1.DI       net (fanout=1)        1.313   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X24Y1.CLK      Tds                   0.335   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      6.507ns (1.584ns logic, 4.923ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.348ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X29Y25.C2      net (fanout=3)        0.758   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X29Y25.CMUX    Tilo                  0.250   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut12297_360
    SLICE_X29Y24.C2      net (fanout=2)        0.737   lut12297_360
    SLICE_X29Y24.CMUX    Tilo                  0.250   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut12298_361
    SLICE_X30Y11.C4      net (fanout=4)        1.094   lut12298_361
    SLICE_X30Y11.CMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       lut12334_376
    SLICE_X30Y11.D3      net (fanout=21)       0.689   lut12334_376
    SLICE_X30Y11.DMUX    Tilo                  0.227   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X24Y1.DI       net (fanout=1)        1.313   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X24Y1.CLK      Tds                   0.335   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      6.348ns (1.757ns logic, 4.591ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX8 (SLICE_X21Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX7 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX7 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.CQ      Tcko                  0.433   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX9
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX7
    SLICE_X21Y15.DX      net (fanout=1)        0.146   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX6
    SLICE_X21Y15.CLK     Tckdi       (-Th)     0.219   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX7
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX8
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.214ns logic, 0.146ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X26Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y12.BQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X26Y12.AX      net (fanout=1)        0.175   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X26Y12.CLK     Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.185ns logic, 0.175ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX12 (SLICE_X21Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX11 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX11 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX13
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX11
    SLICE_X21Y14.BX      net (fanout=1)        0.282   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX10
    SLICE_X21Y14.CLK     Tckdi       (-Th)     0.231   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX13
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX12
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X2Y2.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X2Y2.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx0" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx0" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 172 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.030ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X46Y101.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y94.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X49Y93.D2      net (fanout=2)        0.902   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X49Y93.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut35551_4033
    SLICE_X47Y101.B3     net (fanout=2)        0.927   lut35551_4033
    SLICE_X47Y101.B      Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                       lut37431_4473
    SLICE_X46Y100.A4     net (fanout=13)       0.709   lut37431_4473
    SLICE_X46Y100.A      Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                       ][31559_4477
    SLICE_X46Y101.CE     net (fanout=4)        0.531   ][31559_4477
    SLICE_X46Y101.CLK    Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.961ns logic, 3.069ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X46Y101.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y94.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X49Y93.D2      net (fanout=2)        0.902   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X49Y93.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut35551_4033
    SLICE_X47Y101.B3     net (fanout=2)        0.927   lut35551_4033
    SLICE_X47Y101.B      Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                       lut37431_4473
    SLICE_X46Y100.A4     net (fanout=13)       0.709   lut37431_4473
    SLICE_X46Y100.A      Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                       ][31559_4477
    SLICE_X46Y101.CE     net (fanout=4)        0.531   ][31559_4477
    SLICE_X46Y101.CLK    Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.961ns logic, 3.069ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X46Y101.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y94.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X49Y93.D2      net (fanout=2)        0.902   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X49Y93.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut35551_4033
    SLICE_X47Y101.B3     net (fanout=2)        0.927   lut35551_4033
    SLICE_X47Y101.B      Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                       lut37431_4473
    SLICE_X46Y100.A4     net (fanout=13)       0.709   lut37431_4473
    SLICE_X46Y100.A      Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                       ][31559_4477
    SLICE_X46Y101.CE     net (fanout=4)        0.531   ][31559_4477
    SLICE_X46Y101.CLK    Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.961ns logic, 3.069ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X37Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y98.DQ      Tcko                  0.433   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X37Y99.DX      net (fanout=1)        0.276   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X37Y99.CLK     Tckdi       (-Th)     0.219   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.214ns logic, 0.276ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X39Y96.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X39Y96.AX      net (fanout=1)        0.402   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X39Y96.CLK     Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.185ns logic, 0.402ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X47Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y107.DQ     Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe<0>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X47Y107.AX     net (fanout=1)        0.442   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X47Y107.CLK    Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe<1>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.185ns logic, 0.442ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.299ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X43Y115.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.221ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (0.459 - 0.502)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y111.DQ     Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X43Y115.DX     net (fanout=1)        0.748   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X43Y115.CLK    Tdick                 0.002   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.221ns (0.473ns logic, 0.748ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X43Y115.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.172ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (0.459 - 0.502)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y111.AQ     Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X43Y115.AX     net (fanout=1)        0.709   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X43Y115.CLK    Tdick                -0.008   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.463ns logic, 0.709ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X43Y115.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (0.459 - 0.502)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y111.CQ     Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X43Y115.CX     net (fanout=1)        0.696   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X43Y115.CLK    Tdick                 0.004   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.475ns logic, 0.696ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X43Y116.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.029ns (0.158 - 0.129)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y112.BQ     Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X43Y116.BX     net (fanout=1)        0.444   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X43Y116.CLK    Tckdi       (-Th)     0.231   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.183ns logic, 0.444ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X43Y117.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.026ns (0.161 - 0.135)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y113.BQ     Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X43Y117.BX     net (fanout=1)        0.444   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X43Y117.CLK    Tckdi       (-Th)     0.231   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.183ns logic, 0.444ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X43Y116.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.029ns (0.158 - 0.129)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y112.DQ     Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7
    SLICE_X43Y116.DX     net (fanout=1)        0.449   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X43Y116.CLK    Tckdi       (-Th)     0.219   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.195ns logic, 0.449ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.083ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X37Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.045ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.139 - 0.142)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y106.DQ     Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X37Y104.DX     net (fanout=1)        0.593   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X37Y104.CLK    Tdick                 0.002   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.452ns logic, 0.593ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X31Y109.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.114 - 0.129)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.AQ     Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X31Y109.DX     net (fanout=1)        0.488   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X31Y109.CLK    Tdick                 0.002   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.452ns logic, 0.488ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X37Y104.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.139 - 0.142)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y106.BQ     Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X37Y104.BX     net (fanout=1)        0.459   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X37Y104.CLK    Tdick                -0.011   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.439ns logic, 0.459ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X34Y103.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.178 - 0.140)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.BQ     Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X34Y103.BX     net (fanout=1)        0.302   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X34Y103.CLK    Tckdi       (-Th)     0.231   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X34Y103.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.178 - 0.140)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y103.CQ     Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X34Y103.CX     net (fanout=1)        0.289   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X34Y103.CLK    Tckdi       (-Th)     0.218   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.196ns logic, 0.289ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X34Y104.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.175 - 0.137)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y104.BQ     Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X34Y104.BX     net (fanout=1)        0.302   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X34Y104.CLK    Tckdi       (-Th)     0.231   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP "fe_TEMAC_tx_clk0" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH         50%;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.821ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.768 - 0.588)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y152.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        3.199   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.966ns (0.767ns logic, 3.199ns route)
                                                           (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.768 - 0.591)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y156.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        3.184   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.951ns (0.767ns logic, 3.184ns route)
                                                           (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.768 - 0.579)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        3.132   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.899ns (0.767ns logic, 3.132ns route)
                                                           (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXDV), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y139.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXDV  net (fanout=1)        1.844   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_VALID(-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.300ns (-0.544ns logic, 1.844ns route)
                                                           (-41.8% logic, 141.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y140.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMAC0RXD7  net (fanout=1)        1.846   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.302ns (-0.544ns logic, 1.846ns route)
                                                           (-41.8% logic, 141.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        1.848   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.304ns (-0.544ns logic, 1.848ns route)
                                                           (-41.7% logic, 141.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk0" 8 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP 
"v5_emac_v1_5_gtp_clk" 7.7 ns HIGH         50%;

 39836 paths analyzed, 8769 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.381ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (SLICE_X41Y107.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/tx_reset_0_i (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.315ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (1.217 - 1.248)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/tx_reset_0_i to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y63.DQ      Tcko                  0.471   EMAC_0/v5_emac_ll/tx_reset_0_i
                                                       EMAC_0/v5_emac_ll/tx_reset_0_i
    SLICE_X40Y116.A1     net (fanout=190)      5.405   EMAC_0/v5_emac_ll/tx_reset_0_i
    SLICE_X40Y116.A      Tilo                  0.094   lut37350_4466
                                                       lut37351_4467
    SLICE_X41Y107.SR     net (fanout=1)        0.798   ][31550_4468
    SLICE_X41Y107.CLK    Tsrck                 0.547   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (1.112ns logic, 6.203ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Requirement:          7.700ns
  Data Path Delay:      3.288ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.436 - 0.521)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_2 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y115.CQ     Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_2
    SLICE_X40Y116.B1     net (fanout=1)        1.061   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<2>
    SLICE_X40Y116.B      Tilo                  0.094   lut37350_4466
                                                       lut37350_4466
    SLICE_X40Y116.A5     net (fanout=1)        0.244   lut37350_4466
    SLICE_X40Y116.A      Tilo                  0.094   lut37350_4466
                                                       lut37351_4467
    SLICE_X41Y107.SR     net (fanout=1)        0.798   ][31550_4468
    SLICE_X41Y107.CLK    Tsrck                 0.547   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.185ns logic, 2.103ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Requirement:          7.700ns
  Data Path Delay:      2.992ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (0.436 - 0.527)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y117.DQ     Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11
    SLICE_X40Y116.B2     net (fanout=1)        0.765   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
    SLICE_X40Y116.B      Tilo                  0.094   lut37350_4466
                                                       lut37350_4466
    SLICE_X40Y116.A5     net (fanout=1)        0.244   lut37350_4466
    SLICE_X40Y116.A      Tilo                  0.094   lut37350_4466
                                                       lut37351_4467
    SLICE_X41Y107.SR     net (fanout=1)        0.798   ][31550_4468
    SLICE_X41Y107.CLK    Tsrck                 0.547   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (1.185ns logic, 1.807ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAMB36_X1Y20.ENBU), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Requirement:          7.700ns
  Data Path Delay:      7.064ns (Levels of Logic = 3)
  Clock Path Skew:      -0.183ns (1.374 - 1.557)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X51Y82.C6             net (fanout=3)        2.344   EMAC_0/v5_emac_ll/tx_ack_0_i
    SLICE_X51Y82.C              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11914_335
    SLICE_X51Y82.D5             net (fanout=4)        0.233   lut11914_335
    SLICE_X51Y82.D              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11915_336
    SLICE_X46Y100.B5            net (fanout=4)        1.282   ][30653_4047
    SLICE_X46Y100.B             Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                              lut11916_337
    RAMB36_X1Y20.ENBU           net (fanout=15)       0.959   lut11916_337
    RAMB36_X1Y20.CLKBWRCLKU     Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    --------------------------------------------------------  ---------------------------
    Total                                             7.064ns (2.246ns logic, 4.818ns route)
                                                              (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.228ns (Levels of Logic = 2)
  Clock Path Skew:      0.064ns (1.374 - 1.310)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y73.AQ         Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X51Y82.D3         net (fanout=9)        2.935   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X51Y82.D          Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                          lut11915_336
    SLICE_X46Y100.B5        net (fanout=4)        1.282   ][30653_4047
    SLICE_X46Y100.B         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                          lut11916_337
    RAMB36_X1Y20.ENBU       net (fanout=15)       0.959   lut11916_337
    RAMB36_X1Y20.CLKBWRCLKU Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         6.228ns (1.052ns logic, 5.176ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.165ns (Levels of Logic = 3)
  Clock Path Skew:      0.064ns (1.374 - 1.310)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y73.AQ         Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X51Y82.C5         net (fanout=9)        2.545   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X51Y82.C          Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                          lut11914_335
    SLICE_X51Y82.D5         net (fanout=4)        0.233   lut11914_335
    SLICE_X51Y82.D          Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                          lut11915_336
    SLICE_X46Y100.B5        net (fanout=4)        1.282   ][30653_4047
    SLICE_X46Y100.B         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                          lut11916_337
    RAMB36_X1Y20.ENBU       net (fanout=15)       0.959   lut11916_337
    RAMB36_X1Y20.CLKBWRCLKU Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         6.165ns (1.146ns logic, 5.019ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y20.ENBWRENL), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          7.700ns
  Data Path Delay:      7.064ns (Levels of Logic = 3)
  Clock Path Skew:      -0.178ns (1.379 - 1.557)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X51Y82.C6             net (fanout=3)        2.344   EMAC_0/v5_emac_ll/tx_ack_0_i
    SLICE_X51Y82.C              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11914_335
    SLICE_X51Y82.D5             net (fanout=4)        0.233   lut11914_335
    SLICE_X51Y82.D              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11915_336
    SLICE_X46Y100.B5            net (fanout=4)        1.282   ][30653_4047
    SLICE_X46Y100.B             Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                              lut11916_337
    RAMB36_X1Y20.ENBWRENL       net (fanout=15)       0.959   lut11916_337
    RAMB36_X1Y20.CLKBWRCLKL     Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    --------------------------------------------------------  ---------------------------
    Total                                             7.064ns (2.246ns logic, 4.818ns route)
                                                              (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.228ns (Levels of Logic = 2)
  Clock Path Skew:      0.069ns (1.379 - 1.310)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y73.AQ         Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X51Y82.D3         net (fanout=9)        2.935   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X51Y82.D          Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                          lut11915_336
    SLICE_X46Y100.B5        net (fanout=4)        1.282   ][30653_4047
    SLICE_X46Y100.B         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                          lut11916_337
    RAMB36_X1Y20.ENBWRENL   net (fanout=15)       0.959   lut11916_337
    RAMB36_X1Y20.CLKBWRCLKL Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         6.228ns (1.052ns logic, 5.176ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.165ns (Levels of Logic = 3)
  Clock Path Skew:      0.069ns (1.379 - 1.310)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y73.AQ         Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X51Y82.C5         net (fanout=9)        2.545   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X51Y82.C          Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                          lut11914_335
    SLICE_X51Y82.D5         net (fanout=4)        0.233   lut11914_335
    SLICE_X51Y82.D          Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                          lut11915_336
    SLICE_X46Y100.B5        net (fanout=4)        1.282   ][30653_4047
    SLICE_X46Y100.B         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                          lut11916_337
    RAMB36_X1Y20.ENBWRENL   net (fanout=15)       0.959   lut11916_337
    RAMB36_X1Y20.CLKBWRCLKL Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         6.165ns (1.146ns logic, 5.019ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.643 - 0.467)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_2 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y100.CQ        Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_2
    RAMB36_X1Y20.DIADIL2    net (fanout=2)        0.304   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<2>
    RAMB36_X1Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.432ns (0.128ns logic, 0.304ns route)
                                                          (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.643 - 0.467)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y100.DQ        Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3
    RAMB36_X1Y20.DIADIL3    net (fanout=2)        0.305   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
    RAMB36_X1Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.433ns (0.128ns logic, 0.305ns route)
                                                          (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.273ns (1.482 - 1.209)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_6 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y98.CQ         Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<7>
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_6
    RAMB36_X1Y20.DIADIL6    net (fanout=2)        0.447   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<6>
    RAMB36_X1Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.575ns (0.128ns logic, 0.447ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKAL
  Logical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKBL
  Logical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKBL
  Location pin: RAMB36_X1Y20.CLKBWRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X1Y20.REGCLKARDRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx1" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx1" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X2Y18.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"tx_metastable_1" 5 ns         DATAPATHONLY;

 172 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.798ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0 (SLICE_X59Y105.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y101.DQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y102.A1     net (fanout=2)        0.843   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y102.A      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut46719_6579
    SLICE_X56Y102.A4     net (fanout=2)        0.532   lut46719_6579
    SLICE_X56Y102.A      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                       lut48603_7020
    SLICE_X56Y101.B2     net (fanout=13)       0.793   lut48603_7020
    SLICE_X56Y101.B      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       ][36417_7024
    SLICE_X59Y105.CE     net (fanout=4)        0.669   ][36417_7024
    SLICE_X59Y105.CLK    Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.961ns logic, 2.837ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1 (SLICE_X59Y105.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y101.DQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y102.A1     net (fanout=2)        0.843   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y102.A      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut46719_6579
    SLICE_X56Y102.A4     net (fanout=2)        0.532   lut46719_6579
    SLICE_X56Y102.A      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                       lut48603_7020
    SLICE_X56Y101.B2     net (fanout=13)       0.793   lut48603_7020
    SLICE_X56Y101.B      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       ][36417_7024
    SLICE_X59Y105.CE     net (fanout=4)        0.669   ][36417_7024
    SLICE_X59Y105.CLK    Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.961ns logic, 2.837ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2 (SLICE_X59Y105.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y101.DQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y102.A1     net (fanout=2)        0.843   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y102.A      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut46719_6579
    SLICE_X56Y102.A4     net (fanout=2)        0.532   lut46719_6579
    SLICE_X56Y102.A      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                       lut48603_7020
    SLICE_X56Y101.B2     net (fanout=13)       0.793   lut48603_7020
    SLICE_X56Y101.B      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       ][36417_7024
    SLICE_X59Y105.CE     net (fanout=4)        0.669   ][36417_7024
    SLICE_X59Y105.CLK    Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.961ns logic, 2.837ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP "tx_metastable_1" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X50Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y106.BQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe<0>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X50Y106.AX     net (fanout=1)        0.175   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X50Y106.CLK    Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe<1>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.185ns logic, 0.175ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync (SLICE_X43Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y103.AQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
    SLICE_X43Y104.DX     net (fanout=1)        0.448   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
    SLICE_X43Y104.CLK    Tckdi       (-Th)     0.219   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.195ns logic, 0.448ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_sync (SLICE_X44Y104.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.AQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog
    SLICE_X44Y104.BX     net (fanout=1)        0.472   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog
    SLICE_X44Y104.CLK    Tckdi       (-Th)     0.242   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.172ns logic, 0.472ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO 
TIMEGRP         "tx_addr_wr_1" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.434ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2 (SLICE_X51Y116.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.062ns (0.500 - 0.562)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_2 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.CQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_2
    SLICE_X51Y116.CX     net (fanout=1)        0.883   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X51Y116.CLK    Tdick                 0.004   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.454ns logic, 0.883ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1 (SLICE_X51Y116.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.062ns (0.500 - 0.562)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.BQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1
    SLICE_X51Y116.BX     net (fanout=1)        0.891   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X51Y116.CLK    Tdick                -0.011   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.439ns logic, 0.891ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_0 (SLICE_X51Y116.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.309ns (Levels of Logic = 0)
  Clock Path Skew:      -0.062ns (0.500 - 0.562)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_0 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.AQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_0
    SLICE_X51Y116.AX     net (fanout=1)        0.867   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X51Y116.CLK    Tdick                -0.008   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.442ns logic, 0.867ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO TIMEGRP         "tx_addr_wr_1" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (SLICE_X52Y117.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.159 - 0.138)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y114.BQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5
    SLICE_X52Y117.BX     net (fanout=1)        0.408   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X52Y117.CLK    Tckdi       (-Th)     0.242   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.172ns logic, 0.408ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (SLICE_X52Y117.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.159 - 0.138)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y114.AQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4
    SLICE_X52Y117.AX     net (fanout=1)        0.416   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X52Y117.CLK    Tckdi       (-Th)     0.236   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.178ns logic, 0.416ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (SLICE_X52Y118.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.019ns (0.161 - 0.142)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y115.AQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8
    SLICE_X52Y118.AX     net (fanout=1)        0.416   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X52Y118.CLK    Tckdi       (-Th)     0.236   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.178ns logic, 0.416ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"rx_metastable_1" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.294ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync (SLICE_X42Y96.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.168 - 0.154)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y96.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog
    SLICE_X42Y96.CX      net (fanout=1)        0.819   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog
    SLICE_X42Y96.CLK     Tdick                 0.004   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.454ns logic, 0.819ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X46Y96.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.500 - 0.518)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X46Y96.AX      net (fanout=1)        0.513   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X46Y96.CLK     Tdick                -0.008   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.442ns logic, 0.513ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X51Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.143 - 0.156)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y97.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X51Y96.BX      net (fanout=1)        0.473   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X51Y96.CLK     Tdick                -0.011   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.439ns logic, 0.473ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP "rx_metastable_1" 5 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X46Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.058ns (0.539 - 0.481)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.BQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X46Y96.BX      net (fanout=1)        0.300   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X46Y96.CLK     Tckdi       (-Th)     0.231   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.183ns logic, 0.300ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X46Y96.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.058ns (0.539 - 0.481)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_2 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.CQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X46Y96.CX      net (fanout=1)        0.293   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X46Y96.CLK     Tckdi       (-Th)     0.218   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.196ns logic, 0.293ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X46Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.058ns (0.539 - 0.481)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y96.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X46Y96.DX      net (fanout=1)        0.298   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X46Y96.CLK     Tckdi       (-Th)     0.219   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.195ns logic, 0.298ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP "fe_TEMAC_tx_clk1" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH         50%;

 2172 paths analyzed, 492 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.949ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (1.532 - 1.480)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4 to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y212.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<4>
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4
    TEMAC_X0Y1.PHYEMAC1RXD4  net (fanout=1)        5.199   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<4>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.966ns (0.767ns logic, 5.199ns route)
                                                           (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (1.532 - 1.488)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1 to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y234.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<1>
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1
    TEMAC_X0Y1.PHYEMAC1RXD1  net (fanout=1)        5.089   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<1>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.856ns (0.767ns logic, 5.089ns route)
                                                           (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (1.532 - 1.489)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y237.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXER  net (fanout=1)        5.082   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_ERROR         0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.849ns (0.767ns logic, 5.082ns route)
                                                           (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X2Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_2 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (0.692 - 0.502)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_2 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y89.CQ         Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram<3>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_2
    RAMB36_X2Y18.DIADIL2    net (fanout=2)        0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram<2>
    RAMB36_X2Y18.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.597ns (0.147ns logic, 0.450ns route)
                                                          (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3 (SLICE_X54Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe_1 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.588 - 0.513)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe_1 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.CQ      Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe<1>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe_1
    SLICE_X54Y93.A6      net (fanout=3)        0.282   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe<1>
    SLICE_X54Y93.CLK     Tah         (-Th)     0.197   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3
                                                       lut49847_7126
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.236ns logic, 0.282ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1 (SLICE_X47Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_0 to Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y86.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_0
    SLICE_X47Y86.BX      net (fanout=1)        0.282   Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i<0>
    SLICE_X47Y86.CLK     Tckdi       (-Th)     0.231   Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X2Y18.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 
ns HIGH 50%;

 50833230 paths analyzed, 27324 endpoints analyzed, 99 failing endpoints
 99 timing errors detected. (99 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.075ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (SLICE_X24Y76.D5), 734542 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.034ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (1.159 - 1.165)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X32Y68.A1      net (fanout=15)       0.945   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X32Y68.COUT    Topcya                0.499   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.DMUX    Tcind                 0.405   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X31Y70.D5      net (fanout=1)        0.545   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<11>
    SLICE_X31Y70.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<11>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X30Y76.D1      net (fanout=1)        1.232   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001<18>
    SLICE_X30Y76.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CMUX    Tcinc                 0.352   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.D5      net (fanout=3)        0.577   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.DMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut66607_8832
    SLICE_X25Y80.C3      net (fanout=1)        1.081   lut66607_8832
    SLICE_X25Y80.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or<18>
                                                       lut66611_8836
    SLICE_X26Y77.C5      net (fanout=32)       0.603   lut66611_8836
    SLICE_X26Y77.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><26>
                                                       lut66801_8964_SW0
    SLICE_X24Y76.D5      net (fanout=1)        0.534   N50
    SLICE_X24Y76.CLK     Tas                   0.021   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<31>
                                                       ][40355_8966
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      9.034ns (3.507ns logic, 5.527ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.030ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (1.159 - 1.165)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X32Y68.A1      net (fanout=15)       0.945   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X32Y68.COUT    Topcya                0.499   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.DMUX    Tcind                 0.405   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X31Y69.D5      net (fanout=1)        0.541   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<7>
    SLICE_X31Y69.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<7>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<7>
    SLICE_X31Y70.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<7>
    SLICE_X31Y70.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X30Y76.D1      net (fanout=1)        1.232   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001<18>
    SLICE_X30Y76.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CMUX    Tcinc                 0.352   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.D5      net (fanout=3)        0.577   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.DMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut66607_8832
    SLICE_X25Y80.C3      net (fanout=1)        1.081   lut66607_8832
    SLICE_X25Y80.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or<18>
                                                       lut66611_8836
    SLICE_X26Y77.C5      net (fanout=32)       0.603   lut66611_8836
    SLICE_X26Y77.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><26>
                                                       lut66801_8964_SW0
    SLICE_X24Y76.D5      net (fanout=1)        0.534   N50
    SLICE_X24Y76.CLK     Tas                   0.021   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<31>
                                                       ][40355_8966
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      9.030ns (3.507ns logic, 5.523ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.025ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (1.159 - 1.165)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X32Y68.A1      net (fanout=15)       0.945   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X32Y68.COUT    Topcya                0.499   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X32Y71.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X32Y71.DMUX    Tcind                 0.405   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
    SLICE_X31Y71.D5      net (fanout=1)        0.536   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<15>
    SLICE_X31Y71.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<15>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X30Y76.D1      net (fanout=1)        1.232   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001<18>
    SLICE_X30Y76.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CMUX    Tcinc                 0.352   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.D5      net (fanout=3)        0.577   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.DMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut66607_8832
    SLICE_X25Y80.C3      net (fanout=1)        1.081   lut66607_8832
    SLICE_X25Y80.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or<18>
                                                       lut66611_8836
    SLICE_X26Y77.C5      net (fanout=32)       0.603   lut66611_8836
    SLICE_X26Y77.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><26>
                                                       lut66801_8964_SW0
    SLICE_X24Y76.D5      net (fanout=1)        0.534   N50
    SLICE_X24Y76.CLK     Tas                   0.021   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<31>
                                                       ][40355_8966
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      9.025ns (3.507ns logic, 5.518ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10 (SLICE_X23Y81.A5), 734542 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.897ns (Levels of Logic = 12)
  Clock Path Skew:      0.066ns (1.231 - 1.165)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X32Y68.A1      net (fanout=15)       0.945   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X32Y68.COUT    Topcya                0.499   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.DMUX    Tcind                 0.405   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X31Y70.D5      net (fanout=1)        0.545   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<11>
    SLICE_X31Y70.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<11>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X30Y76.D1      net (fanout=1)        1.232   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001<18>
    SLICE_X30Y76.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CMUX    Tcinc                 0.352   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.D5      net (fanout=3)        0.577   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.DMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut66607_8832
    SLICE_X25Y80.C3      net (fanout=1)        1.081   lut66607_8832
    SLICE_X25Y80.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or<18>
                                                       lut66611_8836
    SLICE_X23Y81.B5      net (fanout=32)       0.771   lut66611_8836
    SLICE_X23Y81.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<11>
                                                       lut66675_8880_SW0
    SLICE_X23Y81.A5      net (fanout=1)        0.224   N10
    SLICE_X23Y81.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<11>
                                                       ][40229_8882
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10
    -------------------------------------------------  ---------------------------
    Total                                      8.897ns (3.512ns logic, 5.385ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.893ns (Levels of Logic = 12)
  Clock Path Skew:      0.066ns (1.231 - 1.165)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X32Y68.A1      net (fanout=15)       0.945   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X32Y68.COUT    Topcya                0.499   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.DMUX    Tcind                 0.405   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X31Y69.D5      net (fanout=1)        0.541   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<7>
    SLICE_X31Y69.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<7>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<7>
    SLICE_X31Y70.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<7>
    SLICE_X31Y70.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X30Y76.D1      net (fanout=1)        1.232   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001<18>
    SLICE_X30Y76.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CMUX    Tcinc                 0.352   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.D5      net (fanout=3)        0.577   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.DMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut66607_8832
    SLICE_X25Y80.C3      net (fanout=1)        1.081   lut66607_8832
    SLICE_X25Y80.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or<18>
                                                       lut66611_8836
    SLICE_X23Y81.B5      net (fanout=32)       0.771   lut66611_8836
    SLICE_X23Y81.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<11>
                                                       lut66675_8880_SW0
    SLICE_X23Y81.A5      net (fanout=1)        0.224   N10
    SLICE_X23Y81.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<11>
                                                       ][40229_8882
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10
    -------------------------------------------------  ---------------------------
    Total                                      8.893ns (3.512ns logic, 5.381ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.888ns (Levels of Logic = 12)
  Clock Path Skew:      0.066ns (1.231 - 1.165)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X32Y68.A1      net (fanout=15)       0.945   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X32Y68.COUT    Topcya                0.499   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X32Y71.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X32Y71.DMUX    Tcind                 0.405   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
    SLICE_X31Y71.D5      net (fanout=1)        0.536   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<15>
    SLICE_X31Y71.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<15>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X30Y76.D1      net (fanout=1)        1.232   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001<18>
    SLICE_X30Y76.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CMUX    Tcinc                 0.352   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.D5      net (fanout=3)        0.577   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.DMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut66607_8832
    SLICE_X25Y80.C3      net (fanout=1)        1.081   lut66607_8832
    SLICE_X25Y80.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or<18>
                                                       lut66611_8836
    SLICE_X23Y81.B5      net (fanout=32)       0.771   lut66611_8836
    SLICE_X23Y81.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<11>
                                                       lut66675_8880_SW0
    SLICE_X23Y81.A5      net (fanout=1)        0.224   N10
    SLICE_X23Y81.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<11>
                                                       ][40229_8882
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10
    -------------------------------------------------  ---------------------------
    Total                                      8.888ns (3.512ns logic, 5.376ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4 (SLICE_X22Y77.A5), 734542 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.815ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.196 - 1.165)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X32Y68.A1      net (fanout=15)       0.945   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X32Y68.COUT    Topcya                0.499   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.DMUX    Tcind                 0.405   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X31Y70.D5      net (fanout=1)        0.545   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<11>
    SLICE_X31Y70.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<11>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X30Y76.D1      net (fanout=1)        1.232   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001<18>
    SLICE_X30Y76.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CMUX    Tcinc                 0.352   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.D5      net (fanout=3)        0.577   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.DMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut66607_8832
    SLICE_X25Y80.C3      net (fanout=1)        1.081   lut66607_8832
    SLICE_X25Y80.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or<18>
                                                       lut66611_8836
    SLICE_X22Y77.B5      net (fanout=32)       0.668   lut66611_8836
    SLICE_X22Y77.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<5>
                                                       lut66639_8856_SW0
    SLICE_X22Y77.A5      net (fanout=1)        0.245   N4
    SLICE_X22Y77.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<5>
                                                       ][40193_8858
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4
    -------------------------------------------------  ---------------------------
    Total                                      8.815ns (3.512ns logic, 5.303ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.811ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.196 - 1.165)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X32Y68.A1      net (fanout=15)       0.945   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X32Y68.COUT    Topcya                0.499   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.DMUX    Tcind                 0.405   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X31Y69.D5      net (fanout=1)        0.541   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<7>
    SLICE_X31Y69.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<7>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<7>
    SLICE_X31Y70.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<7>
    SLICE_X31Y70.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X31Y71.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X30Y76.D1      net (fanout=1)        1.232   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001<18>
    SLICE_X30Y76.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CMUX    Tcinc                 0.352   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.D5      net (fanout=3)        0.577   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.DMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut66607_8832
    SLICE_X25Y80.C3      net (fanout=1)        1.081   lut66607_8832
    SLICE_X25Y80.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or<18>
                                                       lut66611_8836
    SLICE_X22Y77.B5      net (fanout=32)       0.668   lut66611_8836
    SLICE_X22Y77.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<5>
                                                       lut66639_8856_SW0
    SLICE_X22Y77.A5      net (fanout=1)        0.245   N4
    SLICE_X22Y77.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<5>
                                                       ][40193_8858
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4
    -------------------------------------------------  ---------------------------
    Total                                      8.811ns (3.512ns logic, 5.299ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.806ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.196 - 1.165)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X32Y68.A1      net (fanout=15)       0.945   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X32Y68.COUT    Topcya                0.499   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X32Y69.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X32Y70.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X32Y71.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X32Y71.DMUX    Tcind                 0.405   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
    SLICE_X31Y71.D5      net (fanout=1)        0.536   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<15>
    SLICE_X31Y71.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<0><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000<15>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X31Y72.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X30Y76.D1      net (fanout=1)        1.232   Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001<18>
    SLICE_X30Y76.COUT    Topcyd                0.392   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<3>
    SLICE_X30Y77.CMUX    Tcinc                 0.352   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.D5      net (fanout=3)        0.577   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X30Y77.DMUX    Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut66607_8832
    SLICE_X25Y80.C3      net (fanout=1)        1.081   lut66607_8832
    SLICE_X25Y80.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or<18>
                                                       lut66611_8836
    SLICE_X22Y77.B5      net (fanout=32)       0.668   lut66611_8836
    SLICE_X22Y77.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<5>
                                                       lut66639_8856_SW0
    SLICE_X22Y77.A5      net (fanout=1)        0.245   N4
    SLICE_X22Y77.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<5>
                                                       ][40193_8858
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4
    -------------------------------------------------  ---------------------------
    Total                                      8.806ns (3.512ns logic, 5.294ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y4.DIBDIU2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.181ns (0.631 - 0.450)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X43Y23.CQ        Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA<23>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF
    RAMB36_X1Y4.DIBDIU2    net (fanout=1)        0.294   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA<22>
    RAMB36_X1Y4.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.422ns (0.128ns logic, 0.294ns route)
                                                         (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y4.DIBDIU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 0)
  Clock Path Skew:      0.163ns (0.631 - 0.468)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X41Y24.AQ        Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA<24>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF
    RAMB36_X1Y4.DIBDIU4    net (fanout=1)        0.304   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA<27>
    RAMB36_X1Y4.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.432ns (0.128ns logic, 0.304ns route)
                                                         (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_TQ0.G_TW[21].U_TQ (SLICE_X28Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_TQ0.G_TW[21].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.146 - 0.136)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received_1 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_TQ0.G_TW[21].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received<2>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received_1
    SLICE_X28Y32.BX      net (fanout=3)        0.155   Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received<1>
    SLICE_X28Y32.CLK     Tckdi       (-Th)     0.242   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/iTRIG_IN<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_TQ0.G_TW[21].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.172ns logic, 0.155ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: GMII_TX_CLK_1_OBUF/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X0Y229.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Location pin: OLOGIC_X0Y207.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Location pin: OLOGIC_X0Y206.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;

 1451 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.960ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_15 (SLICE_X25Y42.DX), 77 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_11 (FF)
  Destination:          Inst_CRU/wait_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (0.476 - 0.513)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_11 to Inst_CRU/wait_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y46.DQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_11
    SLICE_X23Y42.D1      net (fanout=2)        1.145   Inst_CRU/wait_counter<11>
    SLICE_X23Y42.D       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut34954_3885
    SLICE_X22Y41.B1      net (fanout=2)        0.873   lut34954_3885
    SLICE_X22Y41.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut34955_3886
    SLICE_X22Y38.B4      net (fanout=2)        0.679   lut34955_3886
    SLICE_X22Y38.B       Tilo                  0.094   Inst_CRU/wait_counter2<4>
                                                       lut35171_3922
    SLICE_X22Y42.A3      net (fanout=4)        0.923   lut35171_3922
    SLICE_X22Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35172_3923
    SLICE_X22Y42.B1      net (fanout=8)        0.900   lut35172_3923
    SLICE_X22Y42.B       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35173_3924
    SLICE_X25Y42.DX      net (fanout=1)        0.446   ][30363_3925
    SLICE_X25Y42.CLK     Tdick                 0.002   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
                                                       Inst_CRU/wait_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (0.922ns logic, 4.966ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_0 (FF)
  Destination:          Inst_CRU/wait_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.491ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.476 - 0.529)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_0 to Inst_CRU/wait_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_0
    SLICE_X23Y42.D2      net (fanout=2)        0.748   Inst_CRU/wait_counter<0>
    SLICE_X23Y42.D       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut34954_3885
    SLICE_X22Y41.B1      net (fanout=2)        0.873   lut34954_3885
    SLICE_X22Y41.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut34955_3886
    SLICE_X22Y38.B4      net (fanout=2)        0.679   lut34955_3886
    SLICE_X22Y38.B       Tilo                  0.094   Inst_CRU/wait_counter2<4>
                                                       lut35171_3922
    SLICE_X22Y42.A3      net (fanout=4)        0.923   lut35171_3922
    SLICE_X22Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35172_3923
    SLICE_X22Y42.B1      net (fanout=8)        0.900   lut35172_3923
    SLICE_X22Y42.B       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35173_3924
    SLICE_X25Y42.DX      net (fanout=1)        0.446   ][30363_3925
    SLICE_X25Y42.CLK     Tdick                 0.002   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
                                                       Inst_CRU/wait_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      5.491ns (0.922ns logic, 4.569ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_13 (FF)
  Destination:          Inst_CRU/wait_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (0.476 - 0.554)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_13 to Inst_CRU/wait_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.AQ      Tcko                  0.450   Inst_CRU/wait_counter<12>
                                                       Inst_CRU/wait_counter_13
    SLICE_X23Y39.C2      net (fanout=4)        1.132   Inst_CRU/wait_counter<13>
    SLICE_X23Y39.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut35038_3900
    SLICE_X22Y41.D2      net (fanout=1)        0.970   lut35038_3900
    SLICE_X22Y41.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut35039_3901
    SLICE_X22Y41.C6      net (fanout=2)        0.166   lut35039_3901
    SLICE_X22Y41.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut35040_3902
    SLICE_X22Y42.A1      net (fanout=2)        0.910   lut35040_3902
    SLICE_X22Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35172_3923
    SLICE_X22Y42.B1      net (fanout=8)        0.900   lut35172_3923
    SLICE_X22Y42.B       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35173_3924
    SLICE_X25Y42.DX      net (fanout=1)        0.446   ][30363_3925
    SLICE_X25Y42.CLK     Tdick                 0.002   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
                                                       Inst_CRU/wait_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (0.922ns logic, 4.524ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_1 (SLICE_X23Y41.CX), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_11 (FF)
  Destination:          Inst_CRU/wait_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.861ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.147 - 0.142)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_11 to Inst_CRU/wait_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y46.DQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_11
    SLICE_X23Y42.D1      net (fanout=2)        1.145   Inst_CRU/wait_counter<11>
    SLICE_X23Y42.D       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut34954_3885
    SLICE_X22Y41.B1      net (fanout=2)        0.873   lut34954_3885
    SLICE_X22Y41.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut34955_3886
    SLICE_X22Y38.B4      net (fanout=2)        0.679   lut34955_3886
    SLICE_X22Y38.B       Tilo                  0.094   Inst_CRU/wait_counter2<4>
                                                       lut35171_3922
    SLICE_X22Y42.A3      net (fanout=4)        0.923   lut35171_3922
    SLICE_X22Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35172_3923
    SLICE_X23Y41.A1      net (fanout=8)        0.872   lut35172_3923
    SLICE_X23Y41.A       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut35285_3966
    SLICE_X23Y41.CX      net (fanout=1)        0.445   ][30433_3967
    SLICE_X23Y41.CLK     Tdick                 0.004   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (0.924ns logic, 4.937ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_0 (FF)
  Destination:          Inst_CRU/wait_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_0 to Inst_CRU/wait_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_0
    SLICE_X23Y42.D2      net (fanout=2)        0.748   Inst_CRU/wait_counter<0>
    SLICE_X23Y42.D       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut34954_3885
    SLICE_X22Y41.B1      net (fanout=2)        0.873   lut34954_3885
    SLICE_X22Y41.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut34955_3886
    SLICE_X22Y38.B4      net (fanout=2)        0.679   lut34955_3886
    SLICE_X22Y38.B       Tilo                  0.094   Inst_CRU/wait_counter2<4>
                                                       lut35171_3922
    SLICE_X22Y42.A3      net (fanout=4)        0.923   lut35171_3922
    SLICE_X22Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35172_3923
    SLICE_X23Y41.A1      net (fanout=8)        0.872   lut35172_3923
    SLICE_X23Y41.A       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut35285_3966
    SLICE_X23Y41.CX      net (fanout=1)        0.445   ][30433_3967
    SLICE_X23Y41.CLK     Tdick                 0.004   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (0.924ns logic, 4.540ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_13 (FF)
  Destination:          Inst_CRU/wait_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.147 - 0.183)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_13 to Inst_CRU/wait_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.AQ      Tcko                  0.450   Inst_CRU/wait_counter<12>
                                                       Inst_CRU/wait_counter_13
    SLICE_X23Y39.C2      net (fanout=4)        1.132   Inst_CRU/wait_counter<13>
    SLICE_X23Y39.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut35038_3900
    SLICE_X22Y41.D2      net (fanout=1)        0.970   lut35038_3900
    SLICE_X22Y41.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut35039_3901
    SLICE_X22Y41.C6      net (fanout=2)        0.166   lut35039_3901
    SLICE_X22Y41.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut35040_3902
    SLICE_X22Y42.A1      net (fanout=2)        0.910   lut35040_3902
    SLICE_X22Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35172_3923
    SLICE_X23Y41.A1      net (fanout=8)        0.872   lut35172_3923
    SLICE_X23Y41.A       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut35285_3966
    SLICE_X23Y41.CX      net (fanout=1)        0.445   ][30433_3967
    SLICE_X23Y41.CLK     Tdick                 0.004   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (0.924ns logic, 4.495ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_5 (SLICE_X23Y42.CX), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_11 (FF)
  Destination:          Inst_CRU/wait_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.858ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.145 - 0.142)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_11 to Inst_CRU/wait_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y46.DQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_11
    SLICE_X23Y42.D1      net (fanout=2)        1.145   Inst_CRU/wait_counter<11>
    SLICE_X23Y42.D       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut34954_3885
    SLICE_X22Y41.B1      net (fanout=2)        0.873   lut34954_3885
    SLICE_X22Y41.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut34955_3886
    SLICE_X22Y38.B4      net (fanout=2)        0.679   lut34955_3886
    SLICE_X22Y38.B       Tilo                  0.094   Inst_CRU/wait_counter2<4>
                                                       lut35171_3922
    SLICE_X22Y42.A3      net (fanout=4)        0.923   lut35171_3922
    SLICE_X22Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35172_3923
    SLICE_X23Y42.A1      net (fanout=8)        0.869   lut35172_3923
    SLICE_X23Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut35253_3954
    SLICE_X23Y42.CX      net (fanout=1)        0.445   ][30413_3955
    SLICE_X23Y42.CLK     Tdick                 0.004   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      5.858ns (0.924ns logic, 4.934ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_0 (FF)
  Destination:          Inst_CRU/wait_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.461ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.145 - 0.158)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_0 to Inst_CRU/wait_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_0
    SLICE_X23Y42.D2      net (fanout=2)        0.748   Inst_CRU/wait_counter<0>
    SLICE_X23Y42.D       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut34954_3885
    SLICE_X22Y41.B1      net (fanout=2)        0.873   lut34954_3885
    SLICE_X22Y41.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut34955_3886
    SLICE_X22Y38.B4      net (fanout=2)        0.679   lut34955_3886
    SLICE_X22Y38.B       Tilo                  0.094   Inst_CRU/wait_counter2<4>
                                                       lut35171_3922
    SLICE_X22Y42.A3      net (fanout=4)        0.923   lut35171_3922
    SLICE_X22Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35172_3923
    SLICE_X23Y42.A1      net (fanout=8)        0.869   lut35172_3923
    SLICE_X23Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut35253_3954
    SLICE_X23Y42.CX      net (fanout=1)        0.445   ][30413_3955
    SLICE_X23Y42.CLK     Tdick                 0.004   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      5.461ns (0.924ns logic, 4.537ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_13 (FF)
  Destination:          Inst_CRU/wait_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.416ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.145 - 0.183)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_13 to Inst_CRU/wait_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.AQ      Tcko                  0.450   Inst_CRU/wait_counter<12>
                                                       Inst_CRU/wait_counter_13
    SLICE_X23Y39.C2      net (fanout=4)        1.132   Inst_CRU/wait_counter<13>
    SLICE_X23Y39.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       lut35038_3900
    SLICE_X22Y41.D2      net (fanout=1)        0.970   lut35038_3900
    SLICE_X22Y41.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut35039_3901
    SLICE_X22Y41.C6      net (fanout=2)        0.166   lut35039_3901
    SLICE_X22Y41.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E
                                                       lut35040_3902
    SLICE_X22Y42.A1      net (fanout=2)        0.910   lut35040_3902
    SLICE_X22Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<12>
                                                       lut35172_3923
    SLICE_X23Y42.A1      net (fanout=8)        0.869   lut35172_3923
    SLICE_X23Y42.A       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut35253_3954
    SLICE_X23Y42.CX      net (fanout=1)        0.445   ][30413_3955
    SLICE_X23Y42.CLK     Tdick                 0.004   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (0.924ns logic, 4.492ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter2_2 (SLICE_X22Y40.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/state_FSM_FFd1 (FF)
  Destination:          Inst_CRU/wait_counter2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.558 - 0.490)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/state_FSM_FFd1 to Inst_CRU/wait_counter2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.AQ      Tcko                  0.414   Inst_CRU/state_FSM_FFd5
                                                       Inst_CRU/state_FSM_FFd1
    SLICE_X22Y40.B6      net (fanout=12)       0.293   Inst_CRU/state_FSM_FFd1
    SLICE_X22Y40.CLK     Tah         (-Th)     0.196   Inst_CRU/wait_counter2<1>
                                                       lut35316_3983
                                                       Inst_CRU/wait_counter2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.218ns logic, 0.293ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/rst_counter_4 (SLICE_X23Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/state_FSM_FFd1 (FF)
  Destination:          Inst_CRU/rst_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.531 - 0.490)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/state_FSM_FFd1 to Inst_CRU/rst_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.AQ      Tcko                  0.414   Inst_CRU/state_FSM_FFd5
                                                       Inst_CRU/state_FSM_FFd1
    SLICE_X23Y40.A6      net (fanout=12)       0.277   Inst_CRU/state_FSM_FFd1
    SLICE_X23Y40.CLK     Tah         (-Th)     0.197   Inst_CRU/state_FSM_FFd2
                                                       lut35333_3993
                                                       Inst_CRU/rst_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.217ns logic, 0.277ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/state_FSM_FFd2 (SLICE_X23Y40.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/rst_counter_4 (FF)
  Destination:          Inst_CRU/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/rst_counter_4 to Inst_CRU/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.AQ      Tcko                  0.414   Inst_CRU/state_FSM_FFd2
                                                       Inst_CRU/rst_counter_4
    SLICE_X23Y40.B6      net (fanout=3)        0.274   Inst_CRU/rst_counter<4>
    SLICE_X23Y40.CLK     Tah         (-Th)     0.196   Inst_CRU/state_FSM_FFd2
                                                       lut35042_3904
                                                       Inst_CRU/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.218ns logic, 0.274ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;

 5 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.448ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 0)
  Clock Path Skew:      3.202ns (4.856 - 1.654)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.BQ      Tcko                  0.450   Inst_CRU/rst_counter<1>
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        5.037   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.702ns logic, 5.037ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 0)
  Clock Path Skew:      3.202ns (4.856 - 1.654)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.BQ      Tcko                  0.450   Inst_CRU/rst_counter<1>
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        5.037   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.702ns logic, 5.037ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1_1 (OLOGIC_X0Y228.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (1.378 - 1.158)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y68.DQ      Tcko                  0.450   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X0Y228.D1     net (fanout=3)        2.876   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X0Y228.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d_1_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.760ns (0.884ns logic, 2.876ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.098ns (0.536 - 0.438)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y68.DQ      Tcko                  0.450   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        0.970   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (0.884ns logic, 0.970ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (SLICE_X35Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.442 - 0.407)
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y68.DQ      Tcko                  0.414   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    SLICE_X35Y68.DX      net (fanout=3)        0.299   Inst_CRU/fe_rst_sync/d<0>
    SLICE_X35Y68.CLK     Tckdi       (-Th)     0.219   Inst_CRU/fe_rst_sync/d_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.195ns logic, 0.299ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.519ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.577 - 0.407)
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y68.DQ      Tcko                  0.414   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        0.893   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Tockd       (-Th)    -0.212   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      1.519ns (0.626ns logic, 0.893ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.385ns (Levels of Logic = 0)
  Clock Path Skew:      3.684ns (5.222 - 1.538)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.BQ      Tcko                  0.414   Inst_CRU/rst_counter<1>
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.634   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      5.385ns (0.751ns logic, 4.634ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      6.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.385ns (Levels of Logic = 0)
  Clock Path Skew:      3.684ns (5.222 - 1.538)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.BQ      Tcko                  0.414   Inst_CRU/rst_counter<1>
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.634   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      5.385ns (0.751ns logic, 4.634ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/mclk_o_ddr/SR
  Logical resource: Inst_CRU/MCLK_ODDR_OUT/SR
  Location pin: OLOGIC_X2Y43.SR
  Clock network: Inst_CRU/enable_diff_out_b
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d<1>/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1/SR
  Location pin: OLOGIC_X2Y136.SR
  Clock network: ][IN_virtPIBox_5976_11214
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d_1_1_1/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1_1_1/SR
  Location pin: OLOGIC_X0Y228.SR
  Clock network: ][IN_virtPIBox_5976_11214
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;

 1594 paths analyzed, 272 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.599ns.
--------------------------------------------------------------------------------

Paths for end point trigled (OLOGIC_X1Y170.OCE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_rand_trigger/trigger_out_0 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (1.205 - 1.189)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_rand_trigger/trigger_out_0 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y42.BQ      Tcko                  0.471   Inst_rand_trigger/counter<5>
                                                       Inst_rand_trigger/trigger_out_0
    SLICE_X41Y47.A1      net (fanout=1)        1.213   Inst_rand_trigger/trigger_out<0>
    SLICE_X41Y47.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut6121_1
    SLICE_X40Y47.B3      net (fanout=1)        0.586   ][33949_5907
    SLICE_X40Y47.B       Tilo                  0.094   trigled1
                                                       lut6122_2
    SLICE_X40Y47.A5      net (fanout=6)        0.257   ][50717_5
    SLICE_X40Y47.A       Tilo                  0.094   trigled1
                                                       lut6123_3
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.498   lut6123_3
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (0.976ns logic, 4.554ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               en_rand_trig_1 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.254ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (1.205 - 1.167)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: en_rand_trig_1 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y51.CQ      Tcko                  0.471   en_rand_trig_1
                                                       en_rand_trig_1
    SLICE_X41Y47.A2      net (fanout=1)        0.937   en_rand_trig_1
    SLICE_X41Y47.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut6121_1
    SLICE_X40Y47.B3      net (fanout=1)        0.586   ][33949_5907
    SLICE_X40Y47.B       Tilo                  0.094   trigled1
                                                       lut6122_2
    SLICE_X40Y47.A5      net (fanout=6)        0.257   ][50717_5
    SLICE_X40Y47.A       Tilo                  0.094   trigled1
                                                       lut6123_3
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.498   lut6123_3
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      5.254ns (0.976ns logic, 4.278ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/trig_out_s_d_0 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (1.205 - 1.213)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/trig_out_s_d_0 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y47.AQ      Tcko                  0.450   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_0
    SLICE_X41Y47.A4      net (fanout=1)        0.498   sync_trigger_1/trig_out_s_d<0>
    SLICE_X41Y47.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut6121_1
    SLICE_X40Y47.B3      net (fanout=1)        0.586   ][33949_5907
    SLICE_X40Y47.B       Tilo                  0.094   trigled1
                                                       lut6122_2
    SLICE_X40Y47.A5      net (fanout=6)        0.257   ][50717_5
    SLICE_X40Y47.A       Tilo                  0.094   trigled1
                                                       lut6123_3
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.498   lut6123_3
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (0.955ns logic, 3.839ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SwitchDebouncer/counter_10 (SLICE_X26Y52.DX), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/counter_8 (FF)
  Destination:          Inst_SwitchDebouncer/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/counter_8 to Inst_SwitchDebouncer/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.CQ      Tcko                  0.450   Inst_SwitchDebouncer/counter<10>
                                                       Inst_SwitchDebouncer/counter_8
    SLICE_X26Y51.A1      net (fanout=2)        0.884   Inst_SwitchDebouncer/counter<8>
    SLICE_X26Y51.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34161_3767
    SLICE_X26Y51.B1      net (fanout=1)        0.873   lut34161_3767
    SLICE_X26Y51.B       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34162_3768
    SLICE_X25Y51.D2      net (fanout=1)        0.752   lut34162_3768
    SLICE_X25Y51.D       Tilo                  0.094   Inst_SwitchDebouncer/sample
                                                       lut34163_3769
    SLICE_X26Y52.A1      net (fanout=8)        0.947   lut34163_3769
    SLICE_X26Y52.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<10>
                                                       lut34204_3780
    SLICE_X26Y52.DX      net (fanout=1)        0.468   lut34204_3780
    SLICE_X26Y52.CLK     Tdick                 0.002   Inst_SwitchDebouncer/counter<10>
                                                       Inst_SwitchDebouncer/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (0.828ns logic, 3.924ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/counter_14 (FF)
  Destination:          Inst_SwitchDebouncer/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.657ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.150 - 0.166)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/counter_14 to Inst_SwitchDebouncer/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y53.CQ      Tcko                  0.450   Inst_SwitchDebouncer/counter<14>
                                                       Inst_SwitchDebouncer/counter_14
    SLICE_X26Y51.A2      net (fanout=2)        0.789   Inst_SwitchDebouncer/counter<14>
    SLICE_X26Y51.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34161_3767
    SLICE_X26Y51.B1      net (fanout=1)        0.873   lut34161_3767
    SLICE_X26Y51.B       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34162_3768
    SLICE_X25Y51.D2      net (fanout=1)        0.752   lut34162_3768
    SLICE_X25Y51.D       Tilo                  0.094   Inst_SwitchDebouncer/sample
                                                       lut34163_3769
    SLICE_X26Y52.A1      net (fanout=8)        0.947   lut34163_3769
    SLICE_X26Y52.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<10>
                                                       lut34204_3780
    SLICE_X26Y52.DX      net (fanout=1)        0.468   lut34204_3780
    SLICE_X26Y52.CLK     Tdick                 0.002   Inst_SwitchDebouncer/counter<10>
                                                       Inst_SwitchDebouncer/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (0.828ns logic, 3.829ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/counter_3 (FF)
  Destination:          Inst_SwitchDebouncer/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/counter_3 to Inst_SwitchDebouncer/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y51.DQ      Tcko                  0.450   Inst_SwitchDebouncer/counter<3>
                                                       Inst_SwitchDebouncer/counter_3
    SLICE_X26Y51.A3      net (fanout=2)        0.625   Inst_SwitchDebouncer/counter<3>
    SLICE_X26Y51.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34161_3767
    SLICE_X26Y51.B1      net (fanout=1)        0.873   lut34161_3767
    SLICE_X26Y51.B       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34162_3768
    SLICE_X25Y51.D2      net (fanout=1)        0.752   lut34162_3768
    SLICE_X25Y51.D       Tilo                  0.094   Inst_SwitchDebouncer/sample
                                                       lut34163_3769
    SLICE_X26Y52.A1      net (fanout=8)        0.947   lut34163_3769
    SLICE_X26Y52.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<10>
                                                       lut34204_3780
    SLICE_X26Y52.DX      net (fanout=1)        0.468   lut34204_3780
    SLICE_X26Y52.CLK     Tdick                 0.002   Inst_SwitchDebouncer/counter<10>
                                                       Inst_SwitchDebouncer/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (0.828ns logic, 3.665ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SwitchDebouncer/counter_6 (SLICE_X26Y50.DX), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/counter_8 (FF)
  Destination:          Inst_SwitchDebouncer/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.139 - 0.161)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/counter_8 to Inst_SwitchDebouncer/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.CQ      Tcko                  0.450   Inst_SwitchDebouncer/counter<10>
                                                       Inst_SwitchDebouncer/counter_8
    SLICE_X26Y51.A1      net (fanout=2)        0.884   Inst_SwitchDebouncer/counter<8>
    SLICE_X26Y51.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34161_3767
    SLICE_X26Y51.B1      net (fanout=1)        0.873   lut34161_3767
    SLICE_X26Y51.B       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34162_3768
    SLICE_X25Y51.D2      net (fanout=1)        0.752   lut34162_3768
    SLICE_X25Y51.D       Tilo                  0.094   Inst_SwitchDebouncer/sample
                                                       lut34163_3769
    SLICE_X26Y50.A1      net (fanout=8)        0.924   lut34163_3769
    SLICE_X26Y50.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<6>
                                                       lut34236_3788
    SLICE_X26Y50.DX      net (fanout=1)        0.468   lut34236_3788
    SLICE_X26Y50.CLK     Tdick                 0.002   Inst_SwitchDebouncer/counter<6>
                                                       Inst_SwitchDebouncer/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (0.828ns logic, 3.901ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/counter_14 (FF)
  Destination:          Inst_SwitchDebouncer/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.634ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.139 - 0.166)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/counter_14 to Inst_SwitchDebouncer/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y53.CQ      Tcko                  0.450   Inst_SwitchDebouncer/counter<14>
                                                       Inst_SwitchDebouncer/counter_14
    SLICE_X26Y51.A2      net (fanout=2)        0.789   Inst_SwitchDebouncer/counter<14>
    SLICE_X26Y51.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34161_3767
    SLICE_X26Y51.B1      net (fanout=1)        0.873   lut34161_3767
    SLICE_X26Y51.B       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34162_3768
    SLICE_X25Y51.D2      net (fanout=1)        0.752   lut34162_3768
    SLICE_X25Y51.D       Tilo                  0.094   Inst_SwitchDebouncer/sample
                                                       lut34163_3769
    SLICE_X26Y50.A1      net (fanout=8)        0.924   lut34163_3769
    SLICE_X26Y50.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<6>
                                                       lut34236_3788
    SLICE_X26Y50.DX      net (fanout=1)        0.468   lut34236_3788
    SLICE_X26Y50.CLK     Tdick                 0.002   Inst_SwitchDebouncer/counter<6>
                                                       Inst_SwitchDebouncer/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (0.828ns logic, 3.806ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/counter_3 (FF)
  Destination:          Inst_SwitchDebouncer/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.139 - 0.156)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/counter_3 to Inst_SwitchDebouncer/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y51.DQ      Tcko                  0.450   Inst_SwitchDebouncer/counter<3>
                                                       Inst_SwitchDebouncer/counter_3
    SLICE_X26Y51.A3      net (fanout=2)        0.625   Inst_SwitchDebouncer/counter<3>
    SLICE_X26Y51.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34161_3767
    SLICE_X26Y51.B1      net (fanout=1)        0.873   lut34161_3767
    SLICE_X26Y51.B       Tilo                  0.094   Inst_SwitchDebouncer/counter<3>
                                                       lut34162_3768
    SLICE_X25Y51.D2      net (fanout=1)        0.752   lut34162_3768
    SLICE_X25Y51.D       Tilo                  0.094   Inst_SwitchDebouncer/sample
                                                       lut34163_3769
    SLICE_X26Y50.A1      net (fanout=8)        0.924   lut34163_3769
    SLICE_X26Y50.A       Tilo                  0.094   Inst_SwitchDebouncer/counter<6>
                                                       lut34236_3788
    SLICE_X26Y50.DX      net (fanout=1)        0.468   lut34236_3788
    SLICE_X26Y50.CLK     Tdick                 0.002   Inst_SwitchDebouncer/counter<6>
                                                       Inst_SwitchDebouncer/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (0.828ns logic, 3.642ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point en_or_trigger_s (SLICE_X40Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               en_or_trigger_s_buf (FF)
  Destination:          en_or_trigger_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.139 - 0.129)
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: en_or_trigger_s_buf to en_or_trigger_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.DQ      Tcko                  0.414   en_or_trigger_s_buf
                                                       en_or_trigger_s_buf
    SLICE_X40Y53.CX      net (fanout=1)        0.146   en_or_trigger_s_buf
    SLICE_X40Y53.CLK     Tckdi       (-Th)     0.230   en_or_trigger_s
                                                       en_or_trigger_s
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.184ns logic, 0.146ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point trigger_mask_4 (SLICE_X44Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trigger_mask_buf_4 (FF)
  Destination:          trigger_mask_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.144 - 0.135)
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: trigger_mask_buf_4 to trigger_mask_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y45.AQ      Tcko                  0.414   trigger_mask_buf<4>
                                                       trigger_mask_buf_4
    SLICE_X44Y45.AX      net (fanout=1)        0.282   trigger_mask_buf<4>
    SLICE_X44Y45.CLK     Tckdi       (-Th)     0.236   trigger_mask<4>
                                                       trigger_mask_4
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point sync_trigger_1/G3[3].edge_detect_1/s_0 (SLICE_X45Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync_trigger_1/G3[3].edge_detect_1/s_1 (FF)
  Destination:          sync_trigger_1/G3[3].edge_detect_1/s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sync_trigger_1/G3[3].edge_detect_1/s_1 to sync_trigger_1/G3[3].edge_detect_1/s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.BQ      Tcko                  0.414   sync_trigger_1/G3[3].edge_detect_1/s<2>
                                                       sync_trigger_1/G3[3].edge_detect_1/s_1
    SLICE_X45Y38.AX      net (fanout=2)        0.291   sync_trigger_1/G3[3].edge_detect_1/s<1>
    SLICE_X45Y38.CLK     Tckdi       (-Th)     0.229   sync_trigger_1/G3[3].edge_detect_1/s<2>
                                                       sync_trigger_1/G3[3].edge_detect_1/s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.185ns logic, 0.291ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: trigled/SR
  Logical resource: trigled/SR
  Location pin: OLOGIC_X1Y170.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X40Y56.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X40Y56.CLK
  Clock network: mclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_7 (SLICE_X16Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_6 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_6 to EMAC_0/idelayctrl_reset_0_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y62.BQ      Tcko                  0.471   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_6
    SLICE_X16Y62.CX      net (fanout=1)        0.814   EMAC_0/idelayctrl_reset_0_r<6>
    SLICE_X16Y62.CLK     Tdick                -0.005   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_7
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_11 (SLICE_X25Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_10 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.258ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_10 to EMAC_0/idelayctrl_reset_0_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y67.BQ      Tcko                  0.450   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_10
    SLICE_X25Y67.CX      net (fanout=1)        0.804   EMAC_0/idelayctrl_reset_0_r<10>
    SLICE_X25Y67.CLK     Tdick                 0.004   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_11
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.454ns logic, 0.804ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_3 (SLICE_X17Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_2 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_2 to EMAC_0/idelayctrl_reset_0_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.BQ      Tcko                  0.450   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_2
    SLICE_X17Y62.CX      net (fanout=1)        0.797   EMAC_0/idelayctrl_reset_0_r<2>
    SLICE_X17Y62.CLK     Tdick                 0.004   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_3
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.454ns logic, 0.797ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_2 (SLICE_X17Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_1 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_1 to EMAC_0/idelayctrl_reset_0_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.AQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_1
    SLICE_X17Y62.BX      net (fanout=1)        0.282   EMAC_0/idelayctrl_reset_0_r<1>
    SLICE_X17Y62.CLK     Tckdi       (-Th)     0.231   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_10 (SLICE_X25Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_9 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_9 to EMAC_0/idelayctrl_reset_0_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y67.AQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_9
    SLICE_X25Y67.BX      net (fanout=1)        0.282   EMAC_0/idelayctrl_reset_0_r<9>
    SLICE_X25Y67.CLK     Tckdi       (-Th)     0.231   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_6 (SLICE_X16Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_5 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_5 to EMAC_0/idelayctrl_reset_0_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y62.AQ      Tcko                  0.433   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_5
    SLICE_X16Y62.BX      net (fanout=1)        0.285   EMAC_0/idelayctrl_reset_0_r<5>
    SLICE_X16Y62.CLK     Tckdi       (-Th)     0.242   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Logical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<4>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_1/SR
  Location pin: SLICE_X17Y62.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<4>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_1/SR
  Location pin: SLICE_X17Y62.SR
  Clock network: ][50733_11
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FPGA100M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FPGA100M                    |     10.000ns|      5.960ns|      7.448ns|            0|            0|         1451|         1610|
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      7.448ns|          N/A|            0|            0|            5|            0|
| T0_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      5.599ns|          N/A|            0|            0|         1594|            0|
| T1_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| T3_BUF                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock FPGA100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA100M       |    5.960|         |    3.724|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    3.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_1  |    5.949|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GTX_CLK_1      |    9.075|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 99  Score: 51208  (Setup/Max: 51208, Hold: 0)

Constraints cover 50882063 paths, 0 nets, and 45414 connections

Design statistics:
   Minimum period:   9.075ns{1}   (Maximum frequency: 110.193MHz)
   Maximum path delay from/to any node:   4.030ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 17 15:51:00 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 617 MB



