#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Sep  3 10:26:35 2022
# Process ID: 36984
# Current directory: C:/Users/DELL/Desktop/Traffic_signal _controller/Traffic-Light-Controller-using-Verilog-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34820 C:\Users\DELL\Desktop\Traffic_signal _controller\Traffic-Light-Controller-using-Verilog-master\Prashant.xpr
# Log file: C:/Users/DELL/Desktop/Traffic_signal _controller/Traffic-Light-Controller-using-Verilog-master/vivado.log
# Journal file: C:/Users/DELL/Desktop/Traffic_signal _controller/Traffic-Light-Controller-using-Verilog-master\vivado.jou
#-----------------------------------------------------------
start_gexit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  3 10:39:36 2022...
-Light-Controller-using-Verilog-master/Prashant.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/DELL/Desktop/Traffic_signal _controller/Traffic-Light-Controller-using-Verilog-master'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/DELL/Desktop/Traffic_signal _controller/Traffic-Light-Controller-using-Verilog-master/Prashant.srcs/sources_1/new/Traffic_Light_Controller.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/DELL/Desktop/Traffic_signal _controller/Traffic-Light-Controller-using-Verilog-master/Prashant.srcs/constrs_1/new/abd.xdc'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/DELL/Desktop/Traffic_signal _controller/Traffic-Light-Controller-using-Verilog-master/Prashant.srcs/sim_1/new/Traffic_Light_Controller_TB.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/DELL/Desktop/Traffic_signal _controller/Traffic-Light-Controller-using-Verilog-master/Traffic_Light_Controller_TB_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/DELL/Desktop/Traffic_signal _controller/Traffic-Light-Controller-using-Verilog-master/Prashant.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 752.195 ; gain = 34.730
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  3 10:39:29 2022...
signal _controller/Traffic-Light-Controller-using-Verilog-master/Prashant.ip_user_files', nor could it be found using path 'D:/Xilinx_projects/arjun/arjun.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 755.734 ; gain = 32.535
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  3 10:39:33 2022...
