# 0 "arch/arm64/boot/dts/renesas/r8a779f0-spider.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/renesas/r8a779f0-spider.dts"







/dts-v1/;
# 1 "arch/arm64/boot/dts/renesas/r8a779f0-spider-cpu.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/renesas/r8a779f0-spider-cpu.dtsi" 2
# 1 "arch/arm64/boot/dts/renesas/r8a779f0.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a779f0-cpg-mssr.h" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/renesas-cpg-mssr.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a779f0-cpg-mssr.h" 2
# 9 "arch/arm64/boot/dts/renesas/r8a779f0.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/renesas/r8a779f0.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/r8a779f0-sysc.h" 1
# 11 "arch/arm64/boot/dts/renesas/r8a779f0.dtsi" 2

/ {
 compatible = "renesas,r8a779f0";
 #address-cells = <2>;
 #size-cells = <2>;

 cluster01_opp: opp-table-0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-500000000 {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <880000>;
   clock-latency-ns = <500000>;
  };
  opp-800000000 {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <880000>;
   clock-latency-ns = <500000>;
  };
  opp-1000000000 {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <880000>;
   clock-latency-ns = <500000>;
  };
  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <880000>;
   clock-latency-ns = <500000>;
   opp-suspend;
  };
 };

 cluster23_opp: opp-table-1 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-500000000 {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <880000>;
   clock-latency-ns = <500000>;
  };
  opp-800000000 {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <880000>;
   clock-latency-ns = <500000>;
  };
  opp-1000000000 {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <880000>;
   clock-latency-ns = <500000>;
  };
  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <880000>;
   clock-latency-ns = <500000>;
   opp-suspend;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&a55_0>;
    };
    core1 {
     cpu = <&a55_1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&a55_2>;
    };
    core1 {
     cpu = <&a55_3>;
    };
   };

   cluster2 {
    core0 {
     cpu = <&a55_4>;
    };
    core1 {
     cpu = <&a55_5>;
    };
   };

   cluster3 {
    core0 {
     cpu = <&a55_6>;
    };
    core1 {
     cpu = <&a55_7>;
    };
   };
  };

  a55_0: cpu@0 {
   compatible = "arm,cortex-a55";
   reg = <0>;
   device_type = "cpu";
   power-domains = <&sysc 0>;
   next-level-cache = <&L3_CA55_0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 30>;
   operating-points-v2 = <&cluster01_opp>;
  };

  a55_1: cpu@100 {
   compatible = "arm,cortex-a55";
   reg = <0x100>;
   device_type = "cpu";
   power-domains = <&sysc 1>;
   next-level-cache = <&L3_CA55_0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 30>;
   operating-points-v2 = <&cluster01_opp>;
  };

  a55_2: cpu@10000 {
   compatible = "arm,cortex-a55";
   reg = <0x10000>;
   device_type = "cpu";
   power-domains = <&sysc 2>;
   next-level-cache = <&L3_CA55_1>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 30>;
   operating-points-v2 = <&cluster01_opp>;
  };

  a55_3: cpu@10100 {
   compatible = "arm,cortex-a55";
   reg = <0x10100>;
   device_type = "cpu";
   power-domains = <&sysc 3>;
   next-level-cache = <&L3_CA55_1>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 30>;
   operating-points-v2 = <&cluster01_opp>;
  };

  a55_4: cpu@20000 {
   compatible = "arm,cortex-a55";
   reg = <0x20000>;
   device_type = "cpu";
   power-domains = <&sysc 4>;
   next-level-cache = <&L3_CA55_2>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 31>;
   operating-points-v2 = <&cluster23_opp>;
  };

  a55_5: cpu@20100 {
   compatible = "arm,cortex-a55";
   reg = <0x20100>;
   device_type = "cpu";
   power-domains = <&sysc 5>;
   next-level-cache = <&L3_CA55_2>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 31>;
   operating-points-v2 = <&cluster23_opp>;
  };

  a55_6: cpu@30000 {
   compatible = "arm,cortex-a55";
   reg = <0x30000>;
   device_type = "cpu";
   power-domains = <&sysc 6>;
   next-level-cache = <&L3_CA55_3>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 31>;
   operating-points-v2 = <&cluster23_opp>;
  };

  a55_7: cpu@30100 {
   compatible = "arm,cortex-a55";
   reg = <0x30100>;
   device_type = "cpu";
   power-domains = <&sysc 7>;
   next-level-cache = <&L3_CA55_3>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 31>;
   operating-points-v2 = <&cluster23_opp>;
  };

  L3_CA55_0: cache-controller-0 {
   compatible = "cache";
   power-domains = <&sysc 16>;
   cache-unified;
   cache-level = <3>;
  };

  L3_CA55_1: cache-controller-1 {
   compatible = "cache";
   power-domains = <&sysc 17>;
   cache-unified;
   cache-level = <3>;
  };

  L3_CA55_2: cache-controller-2 {
   compatible = "cache";
   power-domains = <&sysc 18>;
   cache-unified;
   cache-level = <3>;
  };

  L3_CA55_3: cache-controller-3 {
   compatible = "cache";
   power-domains = <&sysc 19>;
   cache-unified;
   cache-level = <3>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    local-timer-stop;
    entry-latency-us = <400>;
    exit-latency-us = <500>;
    min-residency-us = <4000>;
   };
  };
 };

 extal_clk: extal {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };

 extalr_clk: extalr {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };

 pmu_a55 {
  compatible = "arm,cortex-a55-pmu";
  interrupts-extended = <&gic 1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0", "arm,psci-0.2";
  method = "smc";
 };


 scif_clk: scif {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };

 soc: soc {
  compatible = "simple-bus";
  interrupt-parent = <&gic>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  rwdt: watchdog@e6020000 {
   compatible = "renesas,r8a779f0-wdt",
         "renesas,rcar-gen4-wdt";
   reg = <0 0xe6020000 0 0x0c>;
   interrupts = <0 515 4>;
   clocks = <&cpg 1 907>;
   power-domains = <&sysc 64>;
   resets = <&cpg 907>;
   status = "disabled";
  };

  pfc: pinctrl@e6050000 {
   compatible = "renesas,pfc-r8a779f0";
   reg = <0 0xe6050000 0 0x16c>, <0 0xe6050800 0 0x16c>,
         <0 0xe6051000 0 0x16c>, <0 0xe6051800 0 0x16c>;
  };

  gpio0: gpio@e6050180 {
   compatible = "renesas,gpio-r8a779f0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6050180 0 0x54>;
   interrupts = <0 822 4>;
   clocks = <&cpg 1 915>;
   power-domains = <&sysc 64>;
   resets = <&cpg 915>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 0 21>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@e6050980 {
   compatible = "renesas,gpio-r8a779f0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6050980 0 0x54>;
   interrupts = <0 823 4>;
   clocks = <&cpg 1 915>;
   power-domains = <&sysc 64>;
   resets = <&cpg 915>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 32 25>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@e6051180 {
   compatible = "renesas,gpio-r8a779f0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6051180 0 0x54>;
   interrupts = <0 824 4>;
   clocks = <&cpg 1 915>;
   power-domains = <&sysc 64>;
   resets = <&cpg 915>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 64 17>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@e6051980 {
   compatible = "renesas,gpio-r8a779f0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6051980 0 0x54>;
   interrupts = <0 825 4>;
   clocks = <&cpg 1 915>;
   power-domains = <&sysc 64>;
   resets = <&cpg 915>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 96 19>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  cmt0: timer@e60f0000 {
   compatible = "renesas,r8a779f0-cmt0",
         "renesas,rcar-gen4-cmt0";
   reg = <0 0xe60f0000 0 0x1004>;
   interrupts = <0 448 4>,
         <0 449 4>;
   clocks = <&cpg 1 910>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 910>;
   status = "disabled";
  };

  cmt1: timer@e6130000 {
   compatible = "renesas,r8a779f0-cmt1",
         "renesas,rcar-gen4-cmt1";
   reg = <0 0xe6130000 0 0x1004>;
   interrupts = <0 450 4>,
         <0 451 4>,
         <0 452 4>,
         <0 453 4>,
         <0 454 4>,
         <0 455 4>,
         <0 456 4>,
         <0 457 4>;
   clocks = <&cpg 1 911>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 911>;
   status = "disabled";
  };

  cmt2: timer@e6140000 {
   compatible = "renesas,r8a779f0-cmt1",
         "renesas,rcar-gen4-cmt1";
   reg = <0 0xe6140000 0 0x1004>;
   interrupts = <0 458 4>,
         <0 459 4>,
         <0 460 4>,
         <0 461 4>,
         <0 462 4>,
         <0 463 4>,
         <0 464 4>,
         <0 465 4>;
   clocks = <&cpg 1 912>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 912>;
   status = "disabled";
  };

  cmt3: timer@e6148000 {
   compatible = "renesas,r8a779f0-cmt1",
         "renesas,rcar-gen4-cmt1";
   reg = <0 0xe6148000 0 0x1004>;
   interrupts = <0 466 4>,
         <0 467 4>,
         <0 468 4>,
         <0 469 4>,
         <0 470 4>,
         <0 471 4>,
         <0 472 4>,
         <0 473 4>;
   clocks = <&cpg 1 913>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 913>;
   status = "disabled";
  };

  cpg: clock-controller@e6150000 {
   compatible = "renesas,r8a779f0-cpg-mssr";
   reg = <0 0xe6150000 0 0x4000>;
   clocks = <&extal_clk>, <&extalr_clk>;
   clock-names = "extal", "extalr";
   #clock-cells = <2>;
   #power-domain-cells = <0>;
   #reset-cells = <1>;
  };

  rst: reset-controller@e6160000 {
   compatible = "renesas,r8a779f0-rst";
   reg = <0 0xe6160000 0 0x4000>;
  };

  sysc: system-controller@e6180000 {
   compatible = "renesas,r8a779f0-sysc";
   reg = <0 0xe6180000 0 0x4000>;
   #power-domain-cells = <1>;
  };

  tsc: thermal@e6198000 {
   compatible = "renesas,r8a779f0-thermal";

   reg = <0 0xe6198000 0 0x200>,
         <0 0xe61a0000 0 0x200>,
         <0 0xe61a8000 0 0x200>;
   clocks = <&cpg 1 919>;
   power-domains = <&sysc 64>;
   resets = <&cpg 919>;
   #thermal-sensor-cells = <1>;
  };

  tmu0: timer@e61e0000 {
   compatible = "renesas,tmu-r8a779f0", "renesas,tmu";
   reg = <0 0xe61e0000 0 0x30>;
   interrupts = <0 474 4>,
         <0 475 4>,
         <0 476 4>;
   clocks = <&cpg 1 713>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 713>;
   status = "disabled";
  };

  tmu1: timer@e6fc0000 {
   compatible = "renesas,tmu-r8a779f0", "renesas,tmu";
   reg = <0 0xe6fc0000 0 0x30>;
   interrupts = <0 477 4>,
         <0 478 4>,
         <0 479 4>;
   clocks = <&cpg 1 714>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 714>;
   status = "disabled";
  };

  tmu2: timer@e6fd0000 {
   compatible = "renesas,tmu-r8a779f0", "renesas,tmu";
   reg = <0 0xe6fd0000 0 0x30>;
   interrupts = <0 481 4>,
         <0 482 4>,
         <0 483 4>;
   clocks = <&cpg 1 715>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 715>;
   status = "disabled";
  };

  tmu3: timer@e6fe0000 {
   compatible = "renesas,tmu-r8a779f0", "renesas,tmu";
   reg = <0 0xe6fe0000 0 0x30>;
   interrupts = <0 485 4>,
         <0 486 4>,
         <0 487 4>;
   clocks = <&cpg 1 716>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 716>;
   status = "disabled";
  };

  tmu4: timer@ffc00000 {
   compatible = "renesas,tmu-r8a779f0", "renesas,tmu";
   reg = <0 0xffc00000 0 0x30>;
   interrupts = <0 489 4>,
         <0 490 4>,
         <0 491 4>;
   clocks = <&cpg 1 717>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 717>;
   status = "disabled";
  };

  eth_serdes: phy@e6444000 {
   compatible = "renesas,r8a779f0-ether-serdes";
   reg = <0 0xe6444000 0 0x2800>;
   clocks = <&cpg 1 1506>;
   power-domains = <&sysc 64>;
   resets = <&cpg 1506>;
   #phy-cells = <1>;
   status = "disabled";
  };

  i2c0: i2c@e6500000 {
   compatible = "renesas,i2c-r8a779f0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe6500000 0 0x40>;
   interrupts = <0 238 4>;
   clocks = <&cpg 1 518>;
   power-domains = <&sysc 64>;
   resets = <&cpg 518>;
   dmas = <&dmac0 0x91>, <&dmac0 0x90>,
          <&dmac1 0x91>, <&dmac1 0x90>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@e6508000 {
   compatible = "renesas,i2c-r8a779f0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe6508000 0 0x40>;
   interrupts = <0 239 4>;
   clocks = <&cpg 1 519>;
   power-domains = <&sysc 64>;
   resets = <&cpg 519>;
   dmas = <&dmac0 0x93>, <&dmac0 0x92>,
          <&dmac1 0x93>, <&dmac1 0x92>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@e6510000 {
   compatible = "renesas,i2c-r8a779f0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe6510000 0 0x40>;
   interrupts = <0 240 4>;
   clocks = <&cpg 1 520>;
   power-domains = <&sysc 64>;
   resets = <&cpg 520>;
   dmas = <&dmac0 0x95>, <&dmac0 0x94>,
          <&dmac1 0x95>, <&dmac1 0x94>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c3: i2c@e66d0000 {
   compatible = "renesas,i2c-r8a779f0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe66d0000 0 0x40>;
   interrupts = <0 241 4>;
   clocks = <&cpg 1 521>;
   power-domains = <&sysc 64>;
   resets = <&cpg 521>;
   dmas = <&dmac0 0x97>, <&dmac0 0x96>,
          <&dmac1 0x97>, <&dmac1 0x96>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@e66d8000 {
   compatible = "renesas,i2c-r8a779f0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe66d8000 0 0x40>;
   interrupts = <0 242 4>;
   clocks = <&cpg 1 522>;
   power-domains = <&sysc 64>;
   resets = <&cpg 522>;
   dmas = <&dmac0 0x99>, <&dmac0 0x98>,
          <&dmac1 0x99>, <&dmac1 0x98>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c5: i2c@e66e0000 {
   compatible = "renesas,i2c-r8a779f0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe66e0000 0 0x40>;
   interrupts = <0 243 4>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 64>;
   resets = <&cpg 523>;
   dmas = <&dmac0 0x9b>, <&dmac0 0x9a>,
          <&dmac1 0x9b>, <&dmac1 0x9a>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  hscif0: serial@e6540000 {
   compatible = "renesas,hscif-r8a779f0",
         "renesas,rcar-gen4-hscif", "renesas,hscif";
   reg = <0 0xe6540000 0 0x60>;
   interrupts = <0 245 4>;
   clocks = <&cpg 1 514>,
     <&cpg 0 41>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x31>, <&dmac0 0x30>,
          <&dmac1 0x31>, <&dmac1 0x30>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 514>;
   status = "disabled";
  };

  hscif1: serial@e6550000 {
   compatible = "renesas,hscif-r8a779f0",
         "renesas,rcar-gen4-hscif", "renesas,hscif";
   reg = <0 0xe6550000 0 0x60>;
   interrupts = <0 246 4>;
   clocks = <&cpg 1 515>,
     <&cpg 0 41>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x33>, <&dmac0 0x32>,
          <&dmac1 0x33>, <&dmac1 0x32>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 515>;
   status = "disabled";
  };

  hscif2: serial@e6560000 {
   compatible = "renesas,hscif-r8a779f0",
         "renesas,rcar-gen4-hscif", "renesas,hscif";
   reg = <0 0xe6560000 0 0x60>;
   interrupts = <0 247 4>;
   clocks = <&cpg 1 516>,
     <&cpg 0 41>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x35>, <&dmac0 0x34>,
          <&dmac1 0x35>, <&dmac1 0x34>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 516>;
   status = "disabled";
  };

  hscif3: serial@e66a0000 {
   compatible = "renesas,hscif-r8a779f0",
         "renesas,rcar-gen4-hscif", "renesas,hscif";
   reg = <0 0xe66a0000 0 0x60>;
   interrupts = <0 248 4>;
   clocks = <&cpg 1 517>,
     <&cpg 0 41>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x37>, <&dmac0 0x36>,
          <&dmac1 0x37>, <&dmac1 0x36>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 517>;
   status = "disabled";
  };

  ufs: ufs@e6860000 {
   compatible = "renesas,r8a779f0-ufs";
   reg = <0 0xe6860000 0 0x100>;
   interrupts = <0 235 4>;
   clocks = <&cpg 1 1514>, <&ufs30_clk>;
   clock-names = "fck", "ref_clk";
   freq-table-hz = <200000000 200000000>, <38400000 38400000>;
   power-domains = <&sysc 64>;
   resets = <&cpg 1514>;
   status = "disabled";
  };

  rswitch: ethernet@e6880000 {
   compatible = "renesas,r8a779f0-ether-switch";
   reg = <0 0xe6880000 0 0x20000>, <0 0xe68c0000 0 0x20000>;
   reg-names = "base", "secure_base";
   interrupts = <0 256 4>,
         <0 257 4>,
         <0 258 4>,
         <0 259 4>,
         <0 260 4>,
         <0 261 4>,
         <0 262 4>,
         <0 263 4>,
         <0 265 4>,
         <0 266 4>,
         <0 267 4>,
         <0 268 4>,
         <0 269 4>,
         <0 270 4>,
         <0 271 4>,
         <0 272 4>,
         <0 273 4>,
         <0 274 4>,
         <0 276 4>,
         <0 277 4>,
         <0 278 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 285 4>,
         <0 286 4>,
         <0 287 4>,
         <0 288 4>,
         <0 289 4>,
         <0 290 4>,
         <0 291 4>,
         <0 292 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>,
         <0 299 4>,
         <0 300 4>,
         <0 301 4>,
         <0 302 4>,
         <0 304 4>,
         <0 305 4>,
         <0 306 4>;
   interrupt-names = "mfwd_error", "race_error",
       "coma_error", "gwca0_error",
       "gwca1_error", "etha0_error",
       "etha1_error", "etha2_error",
       "gptp0_status", "gptp1_status",
       "mfwd_status", "race_status",
       "coma_status", "gwca0_status",
       "gwca1_status", "etha0_status",
       "etha1_status", "etha2_status",
       "rmac0_status", "rmac1_status",
       "rmac2_status",
       "gwca0_rxtx0", "gwca0_rxtx1",
       "gwca0_rxtx2", "gwca0_rxtx3",
       "gwca0_rxtx4", "gwca0_rxtx5",
       "gwca0_rxtx6", "gwca0_rxtx7",
       "gwca1_rxtx0", "gwca1_rxtx1",
       "gwca1_rxtx2", "gwca1_rxtx3",
       "gwca1_rxtx4", "gwca1_rxtx5",
       "gwca1_rxtx6", "gwca1_rxtx7",
       "gwca0_rxts0", "gwca0_rxts1",
       "gwca1_rxts0", "gwca1_rxts1",
       "rmac0_mdio", "rmac1_mdio",
       "rmac2_mdio",
       "rmac0_phy", "rmac1_phy",
       "rmac2_phy";
   clocks = <&cpg 1 1505>;
   power-domains = <&sysc 64>;
   resets = <&cpg 1505>;
   status = "disabled";

   ethernet-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     phys = <&eth_serdes 0>;
    };
    port@1 {
     reg = <1>;
     phys = <&eth_serdes 1>;
    };
    port@2 {
     reg = <2>;
     phys = <&eth_serdes 2>;
    };
   };
  };

  scif0: serial@e6e60000 {
   compatible = "renesas,scif-r8a779f0",
         "renesas,rcar-gen4-scif", "renesas,scif";
   reg = <0 0xe6e60000 0 64>;
   interrupts = <0 249 4>;
   clocks = <&cpg 1 702>,
     <&cpg 0 41>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x51>, <&dmac0 0x50>,
          <&dmac1 0x51>, <&dmac1 0x50>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 702>;
   status = "disabled";
  };

  scif1: serial@e6e68000 {
   compatible = "renesas,scif-r8a779f0",
         "renesas,rcar-gen4-scif", "renesas,scif";
   reg = <0 0xe6e68000 0 64>;
   interrupts = <0 250 4>;
   clocks = <&cpg 1 703>,
     <&cpg 0 41>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x53>, <&dmac0 0x52>,
          <&dmac1 0x53>, <&dmac1 0x52>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 703>;
   status = "disabled";
  };

  scif3: serial@e6c50000 {
   compatible = "renesas,scif-r8a779f0",
         "renesas,rcar-gen4-scif", "renesas,scif";
   reg = <0 0xe6c50000 0 64>;
   interrupts = <0 252 4>;
   clocks = <&cpg 1 704>,
     <&cpg 0 41>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x57>, <&dmac0 0x56>,
          <&dmac1 0x57>, <&dmac1 0x56>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 704>;
   status = "disabled";
  };

  scif4: serial@e6c40000 {
   compatible = "renesas,scif-r8a779f0",
         "renesas,rcar-gen4-scif", "renesas,scif";
   reg = <0 0xe6c40000 0 64>;
   interrupts = <0 253 4>;
   clocks = <&cpg 1 705>,
     <&cpg 0 41>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x59>, <&dmac0 0x58>,
          <&dmac1 0x59>, <&dmac1 0x58>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 705>;
   status = "disabled";
  };

  msiof0: spi@e6e90000 {
   compatible = "renesas,msiof-r8a779f0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6e90000 0 0x0064>;
   interrupts = <0 230 4>;
   clocks = <&cpg 1 618>;
   dmas = <&dmac0 0x41>, <&dmac0 0x40>,
          <&dmac1 0x41>, <&dmac1 0x40>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 618>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof1: spi@e6ea0000 {
   compatible = "renesas,msiof-r8a779f0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6ea0000 0 0x0064>;
   interrupts = <0 231 4>;
   clocks = <&cpg 1 619>;
   dmas = <&dmac0 0x43>, <&dmac0 0x42>,
          <&dmac1 0x43>, <&dmac1 0x42>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 619>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof2: spi@e6c00000 {
   compatible = "renesas,msiof-r8a779f0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6c00000 0 0x0064>;
   interrupts = <0 232 4>;
   clocks = <&cpg 1 620>;
   dmas = <&dmac0 0x45>, <&dmac0 0x44>,
          <&dmac1 0x45>, <&dmac1 0x44>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 620>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof3: spi@e6c10000 {
   compatible = "renesas,msiof-r8a779f0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6c10000 0 0x0064>;
   interrupts = <0 233 4>;
   clocks = <&cpg 1 621>;
   dmas = <&dmac0 0x47>, <&dmac0 0x46>,
          <&dmac1 0x47>, <&dmac1 0x46>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 621>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  dmac0: dma-controller@e7350000 {
   compatible = "renesas,dmac-r8a779f0",
         "renesas,rcar-gen4-dmac";
   reg = <0 0xe7350000 0 0x1000>,
         <0 0xe7300000 0 0x10000>;
   interrupts = <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3", "ch4",
       "ch5", "ch6", "ch7", "ch8", "ch9",
       "ch10", "ch11", "ch12", "ch13",
       "ch14", "ch15";
   clocks = <&cpg 1 709>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 709>;
   #dma-cells = <1>;
   dma-channels = <16>;
   iommus = <&ipmmu_ds0 0>, <&ipmmu_ds0 1>,
     <&ipmmu_ds0 2>, <&ipmmu_ds0 3>,
     <&ipmmu_ds0 4>, <&ipmmu_ds0 5>,
     <&ipmmu_ds0 6>, <&ipmmu_ds0 7>,
     <&ipmmu_ds0 8>, <&ipmmu_ds0 9>,
     <&ipmmu_ds0 10>, <&ipmmu_ds0 11>,
     <&ipmmu_ds0 12>, <&ipmmu_ds0 13>,
     <&ipmmu_ds0 14>, <&ipmmu_ds0 15>;
  };

  dmac1: dma-controller@e7351000 {
   compatible = "renesas,dmac-r8a779f0",
         "renesas,rcar-gen4-dmac";
   reg = <0 0xe7351000 0 0x1000>,
         <0 0xe7310000 0 0x10000>;
   interrupts = <0 119 4>,
         <0 120 4>,
         <0 121 4>,
         <0 122 4>,
         <0 123 4>,
         <0 124 4>,
         <0 125 4>,
         <0 126 4>,
         <0 127 4>,
         <0 147 4>,
         <0 148 4>,
         <0 149 4>,
         <0 150 4>,
         <0 151 4>,
         <0 152 4>,
         <0 153 4>,
         <0 154 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3", "ch4",
       "ch5", "ch6", "ch7", "ch8", "ch9",
       "ch10", "ch11", "ch12", "ch13",
       "ch14", "ch15";
   clocks = <&cpg 1 710>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 710>;
   #dma-cells = <1>;
   dma-channels = <16>;
   iommus = <&ipmmu_ds0 16>, <&ipmmu_ds0 17>,
     <&ipmmu_ds0 18>, <&ipmmu_ds0 19>,
     <&ipmmu_ds0 20>, <&ipmmu_ds0 21>,
     <&ipmmu_ds0 22>, <&ipmmu_ds0 23>,
     <&ipmmu_ds0 24>, <&ipmmu_ds0 25>,
     <&ipmmu_ds0 26>, <&ipmmu_ds0 27>,
     <&ipmmu_ds0 28>, <&ipmmu_ds0 29>,
     <&ipmmu_ds0 30>, <&ipmmu_ds0 31>;
  };

  mmc0: mmc@ee140000 {
   compatible = "renesas,sdhi-r8a779f0",
         "renesas,rcar-gen4-sdhi";
   reg = <0 0xee140000 0 0x2000>;
   interrupts = <0 236 4>;
   clocks = <&cpg 1 706>, <&cpg 0 35>;
   clock-names = "core", "clkh";
   power-domains = <&sysc 64>;
   resets = <&cpg 706>;
   max-frequency = <200000000>;
   iommus = <&ipmmu_ds0 32>;
   status = "disabled";
  };

  ipmmu_rt0: iommu@ee480000 {
   compatible = "renesas,ipmmu-r8a779f0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xee480000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_rt1: iommu@ee4c0000 {
   compatible = "renesas,ipmmu-r8a779f0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xee4c0000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_ds0: iommu@eed00000 {
   compatible = "renesas,ipmmu-r8a779f0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeed00000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_hc: iommu@eed40000 {
   compatible = "renesas,ipmmu-r8a779f0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeed40000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_mm: iommu@eefc0000 {
   compatible = "renesas,ipmmu-r8a779f0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeefc0000 0 0x20000>;
   interrupts = <0 21 4>,
         <0 22 4>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  gic: interrupt-controller@f1000000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   #address-cells = <0>;
   interrupt-controller;
   reg = <0x0 0xf1000000 0 0x20000>,
         <0x0 0xf1060000 0 0x110000>;
   interrupts = <1 9 4>;
  };

  prr: chipid@fff00044 {
   compatible = "renesas,prr";
   reg = <0 0xfff00044 0 4>;
  };
 };

 thermal-zones {
  sensor_thermal_rtcore: sensor1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsc 0>;

   trips {
    sensor1_crit: sensor1-crit {
     temperature = <120000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  sensor_thermal_apcore0: sensor2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsc 1>;

   trips {
    sensor2_crit: sensor2-crit {
     temperature = <120000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  sensor_thermal_apcore4: sensor3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsc 2>;

   trips {
    sensor3_crit: sensor3-crit {
     temperature = <120000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts-extended = <&gic 1 13 8>,
          <&gic 1 14 8>,
          <&gic 1 11 8>,
          <&gic 1 10 8>;
 };

 ufs30_clk: ufs30-clk {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };
};
# 10 "arch/arm64/boot/dts/renesas/r8a779f0-spider-cpu.dtsi" 2

/ {
 model = "Renesas Spider CPU board";
 compatible = "renesas,spider-cpu", "renesas,r8a779f0";

 aliases {
  serial0 = &hscif0;
  serial1 = &scif0;
 };

 chosen {
  bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
  stdout-path = "serial0:1843200n8";
 };

 memory@48000000 {
  device_type = "memory";

  reg = <0x0 0x48000000 0x0 0x78000000>;
 };

 memory@480000000 {
  device_type = "memory";
  reg = <0x4 0x80000000 0x0 0x80000000>;
 };

 rc21012_ufs: clk-rc21012-ufs {
  compatible = "fixed-clock";
  clock-frequency = <38400000>;
  #clock-cells = <0>;
 };

 reg_1p8v: regulator-1p8v {
  compatible = "regulator-fixed";
  regulator-name = "fixed-1.8V";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-boot-on;
  regulator-always-on;
 };

 reg_3p3v: regulator-3p3v {
  compatible = "regulator-fixed";
  regulator-name = "fixed-3.3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
 };
};

&extal_clk {
 clock-frequency = <20000000>;
};

&extalr_clk {
 clock-frequency = <32768>;
};

&hscif0 {
 pinctrl-0 = <&hscif0_pins>;
 pinctrl-names = "default";

 uart-has-rtscts;
 status = "okay";
};

&i2c0 {
 pinctrl-0 = <&i2c0_pins>;
 pinctrl-names = "default";

 status = "okay";
 clock-frequency = <400000>;

 gpio_exp_20: gpio@20 {
  compatible = "ti,tca9554";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};

&i2c4 {
 pinctrl-0 = <&i2c4_pins>;
 pinctrl-names = "default";

 status = "okay";
 clock-frequency = <400000>;

 eeprom@50 {
  compatible = "rohm,br24g01", "atmel,24c01";
  label = "cpu-board";
  reg = <0x50>;
  pagesize = <8>;
 };
};





&mmc0 {
 pinctrl-0 = <&mmc_pins>;
 pinctrl-1 = <&mmc_pins>;
 pinctrl-names = "default", "state_uhs";

 vmmc-supply = <&reg_3p3v>;
 vqmmc-supply = <&reg_1p8v>;
 mmc-hs200-1_8v;
 mmc-hs400-1_8v;
 bus-width = <8>;
 no-sd;
 no-sdio;
 non-removable;
 full-pwr-cycle-in-suspend;
 status = "okay";
};

&pfc {
 pinctrl-0 = <&scif_clk_pins>;
 pinctrl-names = "default";

 hscif0_pins: hscif0 {
  groups = "hscif0_data", "hscif0_ctrl";
  function = "hscif0";
 };

 i2c0_pins: i2c0 {
  groups = "i2c0";
  function = "i2c0";
 };

 i2c4_pins: i2c4 {
  groups = "i2c4";
  function = "i2c4";
 };

 mmc_pins: mmc {
  groups = "mmc_data8", "mmc_ctrl", "mmc_ds";
  function = "mmc";
  power-source = <1800>;
 };

 scif0_pins: scif0 {
  groups = "scif0_data", "scif0_ctrl";
  function = "scif0";
 };

 scif_clk_pins: scif_clk {
  groups = "scif_clk";
  function = "scif_clk";
 };
};

&rwdt {
 timeout-sec = <60>;
 status = "okay";
};

&scif0 {
 pinctrl-0 = <&scif0_pins>;
 pinctrl-names = "default";

 uart-has-rtscts;
 status = "okay";
};

&scif_clk {
 clock-frequency = <24000000>;
};

&ufs {
 status = "okay";
};

&ufs30_clk {
 compatible = "gpio-gate-clock";
 clocks = <&rc21012_ufs>;
 enable-gpios = <&gpio_exp_20 4 1>;
 /delete-property/ clock-frequency;
};
# 10 "arch/arm64/boot/dts/renesas/r8a779f0-spider.dts" 2
# 1 "arch/arm64/boot/dts/renesas/r8a779f0-spider-ethernet.dtsi" 1







&eth_serdes {
 status = "okay";
};

&i2c4 {
 eeprom@52 {
  compatible = "rohm,br24g01", "atmel,24c01";
  label = "ethernet-sub-board";
  reg = <0x52>;
  pagesize = <8>;
 };
};

&pfc {
 tsn0_pins: tsn0 {
  groups = "tsn0_mdio_b", "tsn0_link_b";
  function = "tsn0";
  power-source = <1800>;
 };

 tsn1_pins: tsn1 {
  groups = "tsn1_mdio_b", "tsn1_link_b";
  function = "tsn1";
  power-source = <1800>;
 };

 tsn2_pins: tsn2 {
  groups = "tsn2_mdio_b", "tsn2_link_b";
  function = "tsn2";
  power-source = <1800>;
 };
};

&rswitch {
 pinctrl-0 = <&tsn0_pins>, <&tsn1_pins>, <&tsn2_pins>;
 pinctrl-names = "default";
 status = "okay";

 ethernet-ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;
   phy-handle = <&u101>;
   phy-mode = "sgmii";
   phys = <&eth_serdes 0>;

   mdio {
    #address-cells = <1>;
    #size-cells = <0>;

    u101: ethernet-phy@1 {
     reg = <1>;
     compatible = "ethernet-phy-ieee802.3-c45";
     interrupt-parent = <&gpio3>;
     interrupts = <10 8>;
    };
   };
  };
  port@1 {
   reg = <1>;
   phy-handle = <&u201>;
   phy-mode = "sgmii";
   phys = <&eth_serdes 1>;

   mdio {
    #address-cells = <1>;
    #size-cells = <0>;

    u201: ethernet-phy@2 {
     reg = <2>;
     compatible = "ethernet-phy-ieee802.3-c45";
     interrupt-parent = <&gpio3>;
     interrupts = <11 8>;
    };
   };
  };
  port@2 {
   reg = <2>;
   phy-handle = <&u301>;
   phy-mode = "sgmii";
   phys = <&eth_serdes 2>;

   mdio {
    #address-cells = <1>;
    #size-cells = <0>;

    u301: ethernet-phy@3 {
     reg = <3>;
     compatible = "ethernet-phy-ieee802.3-c45";
     interrupt-parent = <&gpio3>;
     interrupts = <9 8>;
    };
   };
  };
 };
};
# 11 "arch/arm64/boot/dts/renesas/r8a779f0-spider.dts" 2

/ {
 model = "Renesas Spider CPU and Breakout boards based on r8a779f0";
 compatible = "renesas,spider-breakout", "renesas,spider-cpu", "renesas,r8a779f0";
};

&i2c4 {
 eeprom@51 {
  compatible = "rohm,br24g01", "atmel,24c01";
  label = "breakout-board";
  reg = <0x51>;
  pagesize = <8>;
 };
};
