EN ddr2_ram_core_infrastructure_top NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd sub01/vhpl175 1471955267
AR ddr2_ram_core_infrastructure arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd sub01/vhpl170 1471955262
AR ddr2_ram_core_data_path_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd sub01/vhpl168 1471955260
AR ddr_s3_dq_iob arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd sub00/vhpl24 1470918183
AR ddr_tap_dly arc_tap_dly C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd sub00/vhpl40 1470918199
EN u_ddr_fifo_0_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd sub00/vhpl82 1471622661
EN ddr_data_read_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd sub00/vhpl49 1470918208
AR toplevel behavioral C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd sub00/vhpl05 1471955290
EN clockdivider NULL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd sub00/vhpl16 1471955279
EN ddr_dqs_delay NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd sub00/vhpl25 1470918184
AR ddr_data_write_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd sub00/vhpl52 1470918211
AR u_ddr_s3_dqs_iob arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd sub00/vhpl77 1471622656
AR ddr_controller_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd sub00/vhpl44 1470918203
EN ddr_clk_dcm NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd sub00/vhpl53 1470918212
EN u_ddr_infrastructure_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd sub00/vhpl96 1471622675
AR ddr_data_read_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd sub00/vhpl48 1470918207
AR ddr2_ram_core_ram8d_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd sub01/vhpl144 1471955236
AR u_ddr_dqs_delay arc_dqs_delay C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd sub00/vhpl81 1471622660
EN ddr2_ram_core_dqs_delay NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd sub01/vhpl133 1471955225
AR ddr_top_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd sub00/vhpl66 1470918225
AR u_ddr_fifo_0_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd sub00/vhpl83 1471622662
AR u_ddr_wr_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd sub00/vhpl87 1471622666
EN u_ddr_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd sub01/vhpl112 1471622691
AR u_ddr_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd sub01/vhpl119 1471622698
EN ddr NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd sub00/vhpl69 1470918169
EN ddr2_ram_core_data_write_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd sub01/vhpl159 1471955251
EN ddr_rd_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd sub00/vhpl33 1470918192
EN u_ddr_cal_ctl NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd sub00/vhpl92 1471622671
EN ddr2_ram_core_wr_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd sub01/vhpl139 1471955231
AR ddr2_ram_core_top_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd sub01/vhpl174 1471955266
EN ddr_ram8d_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd sub00/vhpl35 1470918194
EN ddr2_ram_core_cal_ctl NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd sub01/vhpl145 1471955237
AR ddr_fifo_1_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd sub00/vhpl30 1470918189
AR u_ddr_cal_top arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd sub01/vhpl111 1471622690
EN ddr2_ram_core_infrastructure NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd sub01/vhpl169 1471955261
AR ddr2_ram_core_infrastructure_top arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd sub01/vhpl176 1471955268
AR u_ddr_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd sub01/vhpl113 1471622692
AR u_ddr_infrastructure_top arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd sub01/vhpl123 1471622702
AR ddr_s3_dm_iob arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd sub00/vhpl20 1470918179
AR ddr_cal_ctl arc_cal_ctl C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd sub00/vhpl38 1470918197
AR u_ddr_data_path_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd sub01/vhpl115 1471622694
AR u_ddr arc_mem_interface_top C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd sub01/vhpl125 1471622704
AR ddr_data_path_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd sub00/vhpl46 1470918205
AR alu behavioral C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd sub00/vhpl09 1471955276
AR ddr2_ram_core_s3_dq_iob arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd sub01/vhpl132 1471955224
EN ramunit NULL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd sub00/vhpl71 1471955271
EN u_ddr_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd sub01/vhpl118 1471622697
AR ddr2_ram_core_controller_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd sub01/vhpl152 1471955244
AR clk133m_dcm behavioral C:/Users/riege/gpgit/RISC-Vhdl/clk133m_dcm.vhd sub01/vhpl180 1471955282
AR ddr_dqs_delay arc_dqs_delay C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd sub00/vhpl26 1470918185
EN ddr_s3_dq_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd sub00/vhpl23 1470918182
EN ddr_data_read_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd sub00/vhpl47 1470918206
EN ddr2_ram_core_data_path_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd sub01/vhpl153 1471955245
AR ddr_clk_dcm arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd sub00/vhpl54 1470918213
EN u_ddr_cal_top NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd sub01/vhpl110 1471622689
AR ddr2_ram_core_rd_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd sub01/vhpl142 1471955234
EN ram_unit NULL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd sub00/vhpl10 1465983653
EN ddr2_ram_core_cal_top NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd sub01/vhpl163 1471955255
AR u_ddr_data_write_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd sub01/vhpl107 1471622686
EN ddr2_ram_core_s3_dq_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd sub01/vhpl131 1471955223
EN ddr_s3_dm_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd sub00/vhpl19 1470918178
AR cpu behavioral C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd sub00/vhpl13 1471955288
AR ddr2_ram_core_s3_dqs_iob arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd sub01/vhpl130 1471955222
EN ddr2_ram_core_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd sub01/vhpl165 1471955257
EN ddr_fifo_1_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd sub00/vhpl29 1470918188
EN ddr2_ram_core_s3_dm_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd sub01/vhpl127 1471955219
AR ddr2_ram_core_cal_top arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd sub01/vhpl164 1471955256
AR ddr2_ram_core_tap_dly arc_tap_dly C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd sub01/vhpl148 1471955240
EN u_ddr_rd_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd sub00/vhpl88 1471622667
EN u_ddr_data_path_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd sub01/vhpl114 1471622693
EN ddr_data_write_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd sub00/vhpl51 1470918210
EN cpu NULL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd sub00/vhpl12 1471955287
AR ddr_ram8d_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd sub00/vhpl36 1470918195
EN ddr_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd sub00/vhpl63 1470918222
AR ddr2_ram_core_s3_dm_iob arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd sub01/vhpl128 1471955220
EN ddr_fifo_0_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd sub00/vhpl27 1470918186
AR ddr2_ram_core_dqs_delay arc_dqs_delay C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd sub01/vhpl134 1471955226
EN u_ddr_infrastructure NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd sub01/vhpl116 1471622695
AR ddr_wr_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd sub00/vhpl32 1470918191
AR ddr2_ram_core_fifo_0_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub01/vhpl136 1471955228
EN ddr2_ram_core_infrastructure_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub01/vhpl149 1471955241
EN u_ddr_tap_dly NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd sub00/vhpl94 1471622673
AR u_ddr_infrastructure_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd sub00/vhpl97 1471622676
EN ddr2_ram_core_tap_dly NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd sub01/vhpl147 1471955239
AR ddr_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd sub00/vhpl58 1470918217
AR vga_clk behavioral C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd sub00/vhpl04 1471955286
AR u_ddr_fifo_1_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd sub00/vhpl85 1471622664
EN toplevel NULL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd sub00/vhpl00 1471955289
EN ddr_s3_dqs_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd sub00/vhpl21 1470918180
EN vga NULL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd sub00/vhpl01 1471955283
AR ddr_infrastructure_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd sub00/vhpl42 1470918201
AR ddr2_ram_core_cal_ctl arc_cal_ctl C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd sub01/vhpl146 1471955238
AR ddr2_ram_core_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd sub01/vhpl172 1471955264
EN ddr2_ram_core_data_path_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd sub01/vhpl167 1471955259
AR ddr2_ram_core arc_mem_interface_top C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core.vhd sub01/vhpl178 1471955270
AR ddr2_ram_core_data_write_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd sub01/vhpl160 1471955252
EN ddr2_ram_core_data_read_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd sub01/vhpl157 1471955249
EN ddr_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd sub00/vhpl57 1470918216
AR ddr_data_path_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd sub00/vhpl60 1470918219
EN u_ddr_data_read_controller_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd sub01/vhpl104 1471622683
AR ram_unit behavioral C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd sub00/vhpl11 1465983654
AR u_ddr_data_read_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd sub01/vhpl105 1471622684
EN ddr2_ram_core_rd_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd sub01/vhpl141 1471955233
PH ddr_parameters_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_parameters_0.vhd sub00/vhpl18 1470918177
EN ddr_cal_ctl NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd sub00/vhpl37 1470918196
EN u_ddr_dqs_delay NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd sub00/vhpl80 1471622659
AR ddr_cal_top arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd sub00/vhpl56 1470918215
EN u_ddr NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd sub01/vhpl124 1471622703
EN u_ddr_data_path_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd sub01/vhpl100 1471622679
AR u_ddr_top_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd sub01/vhpl121 1471622700
AR u_ddr_rd_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd sub00/vhpl89 1471622668
EN u_ddr_controller_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd sub00/vhpl98 1471622677
EN u_ddr_top_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd sub01/vhpl120 1471622699
AR ddr2_ram_core_data_path_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd sub01/vhpl154 1471955246
EN ddr_cal_top NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd sub00/vhpl55 1470918214
AR ddr2_ram_core_data_read_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd sub01/vhpl156 1471955248
EN u_ddr_s3_dqs_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd sub00/vhpl76 1471622655
EN ddr2_ram_core_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd sub01/vhpl171 1471955263
EN ddr2_ram_core_top_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd sub01/vhpl173 1471955265
EN ddr_infrastructure NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd sub00/vhpl61 1470918220
EN vga_clk NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd sub00/vhpl03 1471955285
EN u_ddr_s3_dq_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd sub00/vhpl78 1471622657
PH u_ddr_parameters_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd sub00/vhpl73 1471622652
AR u_ddr_tap_dly arc_tap_dly C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd sub00/vhpl95 1471622674
AR vga behaviour C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd sub00/vhpl02 1471955284
AR ddr2_ram_core_fifo_1_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub01/vhpl138 1471955230
AR ddr2_ram_core_data_read_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd sub01/vhpl158 1471955250
EN ddr_data_path_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd sub00/vhpl59 1470918218
AR ddr_infrastructure_top arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd sub00/vhpl68 1470918227
AR u_ddr_data_path_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd sub01/vhpl101 1471622680
EN u_ddr_clk_dcm NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd sub01/vhpl108 1471622687
AR ddr2_ram_core_infrastructure_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub01/vhpl150 1471955242
EN ddr2_ram_core_clk_dcm NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd sub01/vhpl161 1471955253
EN u_ddr_s3_dm_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd sub00/vhpl74 1471622653
AR ram a1 C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd sub00/vhpl15 1471955278
EN u_ddr_infrastructure_top NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd sub01/vhpl122 1471622701
AR leitwerk leitwerk_1 C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v3.vhd sub00/vhpl07 1471955274
EN ddr_tap_dly NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd sub00/vhpl39 1470918198
AR u_ddr_infrastructure arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd sub01/vhpl117 1471622696
EN u_ddr_ram8d_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd sub00/vhpl90 1471622669
AR ddr2_ram_core_wr_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd sub01/vhpl140 1471955232
EN ddr_wr_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd sub00/vhpl31 1470918190
AR ddr_data_read_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd sub00/vhpl50 1470918209
AR u_ddr_data_read_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd sub01/vhpl103 1471622682
EN ddr2_ram_core_ram8d_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd sub01/vhpl143 1471955235
EN ddr2_ram_core_fifo_1_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub01/vhpl137 1471955229
AR u_ddr_s3_dq_iob arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd sub00/vhpl79 1471622658
EN ddr_infrastructure_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd sub00/vhpl41 1470918200
AR ddr_s3_dqs_iob arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd sub00/vhpl22 1470918181
EN ddr_data_path_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd sub00/vhpl45 1470918204
AR ddr_fifo_0_wr_en_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd sub00/vhpl28 1470918187
EN ddr2_ram_core_fifo_0_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub01/vhpl135 1471955227
AR ddr2_ram_core_controller_0 arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd sub01/vhpl166 1471955258
AR ddr_rd_gray_cntr arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd sub00/vhpl34 1470918193
EN u_ddr_data_read_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd sub01/vhpl102 1471622681
EN ram NULL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd sub00/vhpl14 1471955277
AR u_ddr_cal_ctl arc_cal_ctl C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd sub00/vhpl93 1471622672
AR u_ddr_clk_dcm arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd sub01/vhpl109 1471622688
AR clockdivider behavioral C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd sub00/vhpl17 1471955280
EN ddr2_ram_core NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core.vhd sub01/vhpl177 1471955269
EN clk133m_dcm NULL C:/Users/riege/gpgit/RISC-Vhdl/clk133m_dcm.vhd sub01/vhpl179 1471955281
EN leitwerk NULL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v3.vhd sub00/vhpl06 1471955273
EN ddr_controller_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd sub00/vhpl43 1470918202
PH ddr2_ram_core_parameters_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_parameters_0.vhd sub01/vhpl126 1471955218
EN ddr_top_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd sub00/vhpl65 1470918224
EN ddr2_ram_core_controller_iobs_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd sub01/vhpl151 1471955243
EN ddr_infrastructure_top NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd sub00/vhpl67 1470918226
AR ddr arc_mem_interface_top C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd sub00/vhpl70 1470918170
AR u_ddr_controller_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd sub00/vhpl99 1471622678
AR ddr_infrastructure arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd sub00/vhpl62 1470918221
AR ddr_iobs_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd sub00/vhpl64 1470918223
AR u_ddr_s3_dm_iob arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd sub00/vhpl75 1471622654
AR u_ddr_ram8d_0 arc C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd sub00/vhpl91 1471622670
EN u_ddr_data_write_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd sub01/vhpl106 1471622685
EN u_ddr_wr_gray_cntr NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd sub00/vhpl86 1471622665
AR ramunit behavioral C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd sub00/vhpl72 1471955272
EN alu NULL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd sub00/vhpl08 1471955275
EN ddr2_ram_core_s3_dqs_iob NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd sub01/vhpl129 1471955221
EN ddr2_ram_core_data_read_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd sub01/vhpl155 1471955247
EN u_ddr_fifo_1_wr_en_0 NULL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd sub00/vhpl84 1471622663
AR ddr2_ram_core_clk_dcm arc C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd sub01/vhpl162 1471955254
