digraph "CFG for '_Z18rsqrt_kernel_largePfjj' function" {
	label="CFG for '_Z18rsqrt_kernel_largePfjj' function";

	Node0x4c055c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = mul i32 %12, %2\l  %14 = add i32 %13, %4\l  %15 = add i32 %14, %11\l  %16 = icmp ult i32 %15, %1\l  br i1 %16, label %17, label %36\l|{<s0>T|<s1>F}}"];
	Node0x4c055c0:s0 -> Node0x4c06ea0;
	Node0x4c055c0:s1 -> Node0x4c078a0;
	Node0x4c06ea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%17:\l17:                                               \l  %18 = zext i32 %15 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %21 = fcmp contract ogt float %20, 0.000000e+00\l  br i1 %21, label %22, label %34\l|{<s0>T|<s1>F}}"];
	Node0x4c06ea0:s0 -> Node0x4c08e00;
	Node0x4c06ea0:s1 -> Node0x4c08e90;
	Node0x4c08e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%22:\l22:                                               \l  %23 = fpext float %20 to double\l  %24 = tail call double @llvm.amdgcn.rsq.f64(double %23)\l  %25 = fneg double %23\l  %26 = fmul double %24, %25\l  %27 = tail call double @llvm.fma.f64(double %26, double %24, double\l... 1.000000e+00)\l  %28 = fmul double %24, %27\l  %29 = tail call double @llvm.fma.f64(double %27, double 3.750000e-01, double\l... 5.000000e-01)\l  %30 = tail call double @llvm.fma.f64(double %28, double %29, double %24)\l  %31 = tail call i1 @llvm.amdgcn.class.f64(double %24, i32 384)\l  %32 = select i1 %31, double %30, double %24\l  %33 = fptrunc double %32 to float\l  br label %34\l}"];
	Node0x4c08e00 -> Node0x4c08e90;
	Node0x4c08e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%34:\l34:                                               \l  %35 = phi float [ %33, %22 ], [ 0.000000e+00, %17 ]\l  store float %35, float addrspace(1)* %19, align 4, !tbaa !7\l  br label %36\l}"];
	Node0x4c08e90 -> Node0x4c078a0;
	Node0x4c078a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  ret void\l}"];
}
