{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3003, "design__instance__area": 72088.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 65, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.058346062898635864, "power__switching__total": 0.022053033113479614, "power__leakage__total": 1.1073182122345315e-06, "power__total": 0.08040020614862442, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.7517674473496144, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5970110130796489, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5874179087194588, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.926768577001574, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.587418, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.859636, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 65, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -1.1449517213952973, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8702205868883324, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.195627963809837, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.1631160808149126, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -92.35440051896266, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.1631160808149126, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.326488, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 75, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.163116, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 64, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 65, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.575976838082516, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4751295602550804, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26875691322019196, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.090725207692203, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.268757, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.456697, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 65, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.5704683553677453, "clock__skew__worst_setup": 0.47213351231609296, "timing__hold__ws": 0.14795187715959202, "timing__setup__ws": -3.283093001498024, "timing__hold__tns": 0, "timing__setup__tns": -102.05913558698992, "timing__hold__wns": 0, "timing__setup__wns": -3.283093001498024, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265729, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 227, "timing__setup_r2r__ws": -3.283093, "timing__setup_r2r_vio__count": 194, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4235, "design__instance__area__stdcell": 77497.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.490919, "design__instance__utilization__stdcell": 0.490919, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__area__class:tie_cell": 35.1232, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 39.5136, "design__instance__count__class:inverter": 531, "design__instance__area__class:inverter": 4882.12, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 22970.6, "design__instance__count__class:multi_input_combinational_cell": 1030, "design__instance__area__class:multi_input_combinational_cell": 26309.5, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "design__instance__count__class:timing_repair_buffer": 259, "design__instance__area__class:timing_repair_buffer": 7744.67, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 77212.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 111, "design__instance__area__class:clock_buffer": 6058.75, "design__instance__count__class:clock_inverter": 58, "design__instance__area__class:clock_inverter": 952.717, "design__instance__count__setup_buffer": 107, "design__instance__count__hold_buffer": 28, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 705, "design__instance__area__class:antenna_cell": 3095.23, "antenna_diodes_count": 0, "route__net": 2248, "route__net__special": 2, "route__drc_errors__iter:0": 359, "route__wirelength__iter:0": 87010, "route__drc_errors__iter:1": 43, "route__wirelength__iter:1": 85887, "route__drc_errors__iter:2": 25, "route__wirelength__iter:2": 85740, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 85723, "route__drc_errors": 0, "route__wirelength": 85723, "route__vias": 14730, "route__vias__singlecut": 14730, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 625.97, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 78, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 78, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 78, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 65, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.7437372039853899, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5926822533842097, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5828202529998504, "timing__setup__ws__corner:min_tt_025C_5v00": 1.9831905567979569, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.58282, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.908611, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 78, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 65, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -1.1313150736427606, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8629651681949072, "timing__hold__ws__corner:min_ss_125C_4v50": 0.23605140732429694, "timing__setup__ws__corner:min_ss_125C_4v50": -3.063614337820226, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -85.02846312155421, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.063614337820226, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.318363, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 72, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.063614, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 61, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 78, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 65, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.5704683553677453, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.47213351231609296, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2657286688125798, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.128118408397549, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.265729, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.487947, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 78, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 65, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.7614113999257704, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6021895375021691, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5929936709514245, "timing__setup__ws__corner:max_tt_025C_5v00": 1.8585360443352035, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.592994, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.79937, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 78, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 65, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -1.1612234835713078, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8789289544951766, "timing__hold__ws__corner:max_ss_125C_4v50": 0.14795187715959202, "timing__setup__ws__corner:max_ss_125C_4v50": -3.283093001498024, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -102.05913558698992, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.283093001498024, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.336336, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 80, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.283093, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 69, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 78, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 65, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.5825745606375522, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.47869565222218363, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2723503721856262, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.045846439053917, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.27235, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.418831, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 78, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 78, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99863, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0013723, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00139222, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000409073, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00139222, "design_powergrid__voltage__worst": 0.00139222, "design_powergrid__voltage__worst__net:VDD": 4.99863, "design_powergrid__drop__worst": 0.00139222, "design_powergrid__drop__worst__net:VDD": 0.0013723, "design_powergrid__voltage__worst__net:VSS": 0.00139222, "design_powergrid__drop__worst__net:VSS": 0.00139222, "ir__voltage__worst": 5, "ir__drop__avg": 0.000411, "ir__drop__worst": 0.00137, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}