// Seed: 4243347600
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3;
  assign id_3 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wire id_2,
    output tri1 id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri id_12,
    input wor id_13
);
  wire id_15;
  assign id_2 = 1;
  reg id_16;
  always id_16 <= ("");
  xor (id_3, id_7, id_11, id_8, id_10, id_13, id_1, id_4);
  module_0(
      id_15
  );
endmodule
