# Hardware Risk Register

> **Purpose**: Systematic identification, assessment, and mitigation of risks specific to hardware product development

## How to Use This Template

1. **Identify risks** across all categories during project kickoff and continuously throughout development
2. **Assess** each risk using the Impact/Likelihood matrix below
3. **Calculate Risk Score** = Impact Ã— Likelihood (scale 1-25)
4. **Prioritize** mitigation efforts: Critical (15-25) â†’ High (10-14) â†’ Medium (5-9) â†’ Low (1-4)
5. **Review** regularly at sprint planning, phase gates, and team retrospectives
6. **Update status** as risks evolve or are mitigated

---

## Risk Assessment Scale

### Impact (1-5)
| Score | Level | Description |
|-------|-------|-------------|
| 5 | Critical | Project failure, product recall, >50% budget overrun, >3 month delay, safety hazard |
| 4 | High | Major feature cut, 30-50% budget overrun, 1-3 month delay, compliance failure |
| 3 | Medium | Performance degradation, 15-30% budget overrun, 2-4 week delay, requires workaround |
| 2 | Low | Minor inconvenience, <15% budget impact, <2 week delay, cosmetic issues |
| 1 | Minimal | Negligible impact, absorbed within contingency, no delay |

### Likelihood (1-5)
| Score | Level | Probability |
|-------|-------|-------------|
| 5 | Almost Certain | >70% - Expected to occur |
| 4 | Likely | 50-70% - Probably will occur |
| 3 | Possible | 30-50% - Might occur |
| 2 | Unlikely | 10-30% - Probably won't occur |
| 1 | Rare | <10% - Highly unlikely |

### Risk Score Matrix
```
         LIKELIHOOD â†’
IMPACT   1    2    3    4    5
  â†“    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  5    â”‚ 5   10   15   20   25  â”‚
  4    â”‚ 4    8   12   16   20  â”‚
  3    â”‚ 3    6    9   12   15  â”‚
  2    â”‚ 2    4    6    8   10  â”‚
  1    â”‚ 1    2    3    4    5   â”‚
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Critical: 15-25  |  High: 10-14  |  Medium: 5-9  |  Low: 1-4
```

---

## Project Metadata
- **Project Name**: [PROJECT_NAME]
- **Last Updated**: [DATE]
- **Risk Owner**: [PM_NAME]
- **Review Frequency**: [e.g., Weekly at sprint planning + Phase gate reviews]

---

## Risk Categories

## 1. Supply Chain Risks

| ID | Risk Description | Impact | Likelihood | Score | Status | Mitigation Strategy | Owner | Target Date |
|----|------------------|--------|------------|-------|--------|---------------------|-------|-------------|
| SC-001 | **Component Obsolescence**: Key IC (e.g., MCU) announced EOL mid-development | 5 | 3 | 15 | ðŸŸ¡ Active | â€¢ Identify 2nd source alternatives<br>â€¢ Secure 6-month buffer stock<br>â€¢ Design with pin-compatible family | [Name] | [Date] |
| SC-002 | **Extended Lead Time**: Critical motor supplier extends lead time from 8 to 16 weeks | 4 | 4 | 16 | ðŸŸ¡ Active | â€¢ Dual-source qualification<br>â€¢ Early procurement (advance orders)<br>â€¢ Alternative motor specs evaluation | [Name] | [Date] |
| SC-003 | **Price Volatility**: Battery cell price increases >30% due to commodity shortage | 3 | 3 | 9 | ðŸŸ¡ Active | â€¢ Lock-in pricing for 12 months<br>â€¢ Explore alternative chemistries<br>â€¢ Increase BOM contingency to 20% | [Name] | [Date] |
| SC-004 | **Single-Source Dependency**: Custom connector available from only one supplier | 5 | 2 | 10 | ðŸŸ¡ Active | â€¢ Design with standard connector alternative<br>â€¢ Negotiate extended supply agreement<br>â€¢ Maintain 12-month inventory | [Name] | [Date] |
| SC-005 | **Supplier Quality Issues**: PCB manufacturer yield drops to <90%, causing delays | 4 | 2 | 8 | ðŸŸ¢ Mitigated | â€¢ Qualify 2nd PCB fab<br>â€¢ Implement incoming QC checks<br>â€¢ Require supplier SPC data | [Name] | [Date] |
| SC-006 | **Geopolitical Disruption**: Trade restrictions impact component availability from specific regions | 4 | 3 | 12 | ðŸŸ¡ Active | â€¢ Diversify supplier geography<br>â€¢ Monitor trade policy updates<br>â€¢ Maintain strategic inventory | [Name] | [Date] |

---

## 2. Technical Risks - Hardware

| ID | Risk Description | Impact | Likelihood | Score | Status | Mitigation Strategy | Owner | Target Date |
|----|------------------|--------|------------|-------|--------|---------------------|-------|-------------|
| TH-001 | **Thermal Management Failure**: Motor drivers exceed 100Â°C at 40Â°C ambient during continuous operation | 5 | 4 | 20 | ðŸ”´ Critical | â€¢ Thermal simulation (CFD analysis)<br>â€¢ Add heatsinks + forced air cooling<br>â€¢ Derate components to 80% max power<br>â€¢ Thermal chamber testing at EVT | [Name] | [Date] |
| TH-002 | **EMI/EMC Non-Compliance**: Product fails FCC Class B radiated emissions by 8dB | 5 | 3 | 15 | ðŸŸ¡ Active | â€¢ Pre-compliance testing at EVT<br>â€¢ Add shielding, ferrite beads, filters<br>â€¢ PCB layout optimization (ground planes)<br>â€¢ Budget $15K for EMC lab retests | [Name] | [Date] |
| TH-003 | **Mechanical Interference**: Moving parts collide under tolerance stack-up worst case | 4 | 3 | 12 | ðŸŸ¡ Active | â€¢ 3D tolerance analysis (Monte Carlo)<br>â€¢ Prototype testing with extreme tolerances<br>â€¢ Add 2mm clearance margin to design | [Name] | [Date] |
| TH-004 | **Power Budget Exceeded**: Battery life falls short of 8hr target by 25% | 4 | 4 | 16 | ðŸŸ¡ Active | â€¢ Power profiling of all subsystems<br>â€¢ Implement sleep modes<br>â€¢ Increase battery capacity 20%<br>â€¢ Optimize firmware for power efficiency | [Name] | [Date] |
| TH-005 | **Sensor Accuracy Degradation**: Temperature/humidity affect sensor readings >10% | 3 | 3 | 9 | ðŸŸ¡ Active | â€¢ Environmental testing -10Â°C to +50Â°C<br>â€¢ Calibration algorithm development<br>â€¢ Conformal coating for protection | [Name] | [Date] |
| TH-006 | **Vibration Failure**: Solder joints fail under MIL-STD-810G vibration testing | 4 | 2 | 8 | ðŸŸ¢ Mitigated | â€¢ Use strain relief for connectors<br>â€¢ Vibration testing at DVT<br>â€¢ Conformal coating + mechanical securing | [Name] | [Date] |

---

## 3. Technical Risks - Firmware/Software

| ID | Risk Description | Impact | Likelihood | Score | Status | Mitigation Strategy | Owner | Target Date |
|----|------------------|--------|------------|-------|--------|---------------------|-------|-------------|
| TS-001 | **HW/SW Integration Delays**: Firmware team blocked by late hardware availability | 5 | 4 | 20 | ðŸ”´ Critical | â€¢ Provide dev boards 4 weeks before EVT<br>â€¢ Use hardware emulation/simulation<br>â€¢ Parallel firmware development on reference platform | [Name] | [Date] |
| TS-002 | **Real-Time Performance**: Control loop misses 1ms deadline causing instability | 4 | 3 | 12 | ðŸŸ¡ Active | â€¢ RTOS implementation with guaranteed timing<br>â€¢ Code profiling and optimization<br>â€¢ Upgrade to faster MCU if needed | [Name] | [Date] |
| TS-003 | **OTA Update Bricking**: Firmware update fails leaving devices unrecoverable | 5 | 2 | 10 | ðŸŸ¡ Active | â€¢ Dual-bank firmware with automatic rollback<br>â€¢ Bootloader with recovery mode<br>â€¢ Extensive OTA testing protocol | [Name] | [Date] |

---

## 4. Manufacturing & Production Risks

| ID | Risk Description | Impact | Likelihood | Score | Status | Mitigation Strategy | Owner | Target Date |
|----|------------------|--------|------------|-------|--------|---------------------|-------|-------------|
| MF-001 | **Low Manufacturing Yield**: First production run achieves only 75% yield vs 95% target | 5 | 3 | 15 | ðŸŸ¡ Active | â€¢ DFMA review at DVT phase<br>â€¢ Pilot run (100 units) before mass production<br>â€¢ Poka-yoke fixtures for assembly<br>â€¢ Operator training program | [Name] | [Date] |
| MF-002 | **Assembly Complexity**: Manual assembly takes 2x longer than estimated | 3 | 4 | 12 | ðŸŸ¡ Active | â€¢ Time-motion study during pilot<br>â€¢ Simplify assembly steps (DFM)<br>â€¢ Develop assembly jigs/fixtures<br>â€¢ Video training materials | [Name] | [Date] |
| MF-003 | **Test Equipment Unavailable**: Functional test fixtures not ready for PVT | 4 | 3 | 12 | ðŸŸ¡ Active | â€¢ Start fixture design at DVT<br>â€¢ Parallel development with hardware<br>â€¢ Allocate $25K for test equipment budget | [Name] | [Date] |
| MF-004 | **Calibration Requirements**: Product requires per-unit calibration adding 15min/unit | 3 | 3 | 9 | ðŸŸ¡ Active | â€¢ Automated calibration routine<br>â€¢ Golden unit reference standard<br>â€¢ Self-calibration algorithm in firmware | [Name] | [Date] |
| MF-005 | **Supplier Capacity Constraints**: CM can only produce 1K units/month vs 2K target | 4 | 2 | 8 | ðŸŸ¢ Mitigated | â€¢ Qualify 2nd contract manufacturer<br>â€¢ Ramp production gradually<br>â€¢ Front-load manufacturing to build inventory | [Name] | [Date] |

---

## 5. Compliance & Regulatory Risks

| ID | Risk Description | Impact | Likelihood | Score | Status | Mitigation Strategy | Owner | Target Date |
|----|------------------|--------|------------|-------|--------|---------------------|-------|-------------|
| CR-001 | **CE Certification Delay**: EMC testing failures require 2 design iterations | 5 | 3 | 15 | ðŸŸ¡ Active | â€¢ Pre-compliance testing at EVT/DVT<br>â€¢ Design margin (meet limits by 6dB)<br>â€¢ Engage test lab early for consultation<br>â€¢ Budget 8 weeks for certification | [Name] | [Date] |
| CR-002 | **Safety Standard Non-Compliance**: Product fails UL 60950-1 flammability tests | 5 | 2 | 10 | ðŸŸ¡ Active | â€¢ Use UL-rated enclosure materials (V-0 rating)<br>â€¢ Safety review at DVT phase<br>â€¢ Pre-test with safety consultant | [Name] | [Date] |
| CR-003 | **RoHS/REACH Violations**: Supplier substitutes non-compliant component without notice | 4 | 2 | 8 | ðŸŸ¢ Mitigated | â€¢ Require compliance certificates in POs<br>â€¢ Incoming material inspection<br>â€¢ Supplier audits and agreements | [Name] | [Date] |
| CR-004 | **Patent Infringement**: Competitor claims IP violation on key mechanism | 4 | 2 | 8 | ðŸŸ¡ Active | â€¢ Patent clearance search<br>â€¢ Legal review of design<br>â€¢ Design-around alternatives ready | [Name] | [Date] |
| CR-005 | **Export Control**: Product components subject to ITAR/EAR restrictions | 3 | 2 | 6 | ðŸŸ¢ Mitigated | â€¢ Trade compliance review<br>â€¢ Source alternative non-restricted components<br>â€¢ Export license application | [Name] | [Date] |

---

## 6. Market & Business Risks

| ID | Risk Description | Impact | Likelihood | Score | Status | Mitigation Strategy | Owner | Target Date |
|----|------------------|--------|------------|-------|--------|---------------------|-------|-------------|
| MB-001 | **Competitor Launches First**: Rival product launches 3 months before ours | 4 | 3 | 12 | ðŸŸ¡ Active | â€¢ Accelerate timeline where possible<br>â€¢ Differentiate on features/quality<br>â€¢ Monitor competitor developments | [Name] | [Date] |
| MB-002 | **Price Point Uncompetitive**: Final BOM cost exceeds target by 25% | 4 | 3 | 12 | ðŸŸ¡ Active | â€¢ Value engineering exercises<br>â€¢ Volume discounts negotiation<br>â€¢ Feature prioritization (MVP approach) | [Name] | [Date] |
| MB-003 | **Market Demand Lower Than Forecast**: Pre-orders 40% below projections | 3 | 3 | 9 | ðŸŸ¡ Active | â€¢ Flexible manufacturing contracts<br>â€¢ Phased production ramp<br>â€¢ Just-in-time component ordering | [Name] | [Date] |

---

## 7. Project Management Risks

| ID | Risk Description | Impact | Likelihood | Score | Status | Mitigation Strategy | Owner | Target Date |
|----|------------------|--------|------------|-------|--------|---------------------|-------|-------------|
| PM-001 | **Key Personnel Turnover**: Lead hardware engineer leaves during DVT phase | 5 | 2 | 10 | ðŸŸ¡ Active | â€¢ Cross-training team members<br>â€¢ Document design decisions thoroughly<br>â€¢ Competitive retention packages | [Name] | [Date] |
| PM-002 | **Scope Creep**: Marketing requests 3 additional features mid-development | 4 | 4 | 16 | ðŸŸ¡ Active | â€¢ Formal change control process<br>â€¢ Impact assessment for all changes<br>â€¢ Phase 2 feature parking lot | [Name] | [Date] |
| PM-003 | **Communication Breakdown**: HW/SW teams misaligned on interface specs | 4 | 3 | 12 | ðŸŸ¡ Active | â€¢ Weekly integration meetings<br>â€¢ Shared interface control document<br>â€¢ Co-location or daily standups | [Name] | [Date] |

---

## Risk Summary Dashboard

### By Priority
- ðŸ”´ **Critical (15-25)**: [COUNT] risks
- ðŸŸ  **High (10-14)**: [COUNT] risks  
- ðŸŸ¡ **Medium (5-9)**: [COUNT] risks
- ðŸŸ¢ **Low (1-4)**: [COUNT] risks

### By Status
- ðŸ”´ **Active - Critical Attention**: [COUNT]
- ðŸŸ¡ **Active - Monitoring**: [COUNT]
- ðŸŸ¢ **Mitigated**: [COUNT]
- ðŸ”µ **Occurred - Managing**: [COUNT]
- âšª **Closed**: [COUNT]

### Top 5 Risks (by Risk Score)
1. [Risk ID]: [Description] - Score: [XX]
2. [Risk ID]: [Description] - Score: [XX]
3. [Risk ID]: [Description] - Score: [XX]
4. [Risk ID]: [Description] - Score: [XX]
5. [Risk ID]: [Description] - Score: [XX]

---

## Best Practices for Hardware Risk Management

### 1. Continuous Risk Identification
- Conduct risk brainstorming at project kickoff with full cross-functional team
- Add new risks as they emerge during sprints, design reviews, and testing
- Leverage FMEA (Failure Mode and Effect Analysis) for systematic analysis
- Learn from past projects - review lessons learned from similar products

### 2. Prioritize Ruthlessly
- Focus mitigation efforts on Critical (15-25) and High (10-14) risks first
- Don't over-invest in Low (1-4) risks - accept or monitor them
- Re-calculate risk scores after mitigation actions (residual risk)

### 3. Mitigation Strategies
| Strategy | When to Use | Example |
|----------|-------------|---------|
| **Avoid** | Eliminate the risk entirely | Change design to remove single-source component |
| **Reduce** | Lower probability or impact | Pre-compliance testing, dual sourcing |
| **Transfer** | Shift risk to another party | Insurance, supplier guarantees, outsourcing |
| **Accept** | Risk score acceptable | Monitor low-probability risks with contingency plan |

### 4. Phase-Specific Focus
- **Concept Phase**: Technical feasibility, market risks
- **EVT Phase**: Component availability, thermal/power, HW/SW integration
- **DVT Phase**: Compliance, manufacturing yield, cost targets
- **PVT Phase**: Supplier capacity, test coverage, production ramp

### 5. Review Cadence
- **Weekly**: Review critical (15-25) risks at sprint planning
- **Bi-weekly**: Update full risk register with team
- **Phase Gates**: Comprehensive risk review with stakeholders before gate approval
- **Post-Mortem**: Convert occurred risks into lessons learned

---

## Risk Response Status Definitions

| Status | Icon | Description | Action Required |
|--------|------|-------------|-----------------|
| Active - Critical | ðŸ”´ | High priority risk requiring immediate action | Daily monitoring, escalate if needed |
| Active - Monitoring | ðŸŸ¡ | Risk identified, mitigation plan in place | Regular updates, execute mitigation |
| Mitigated | ðŸŸ¢ | Mitigation actions completed, residual risk acceptable | Monitor for re-emergence |
| Occurred | ðŸ”µ | Risk event happened, executing response plan | Active management, lessons learned |
| Closed | âšª | Risk no longer applicable or fully resolved | Archive for future reference |

---

## Notes & Lessons Learned

### Key Insights from Risk Reviews
[Add observations, patterns, or lessons learned as risks are managed]

### Risk Triggers & Early Warning Signs
[Document leading indicators that predict risk occurrence]

### Recommended Process Improvements
[Capture ideas to improve risk management for future projects]

---

**Document Version**: 1.0  
**Template Version**: hardware-pm-starter-kit v1.0  
**Last Review Date**: [DATE]  
**Next Review Date**: [DATE]
