initSidebarItems({"enum":[["TIM2EN_A","CPU2 TIM2 timer clock enable"]],"struct":[["C2APB1ENR1_SPEC","CPU2 APB1 peripheral clock enable register 1 [dual core device only]"],["DAC1EN_W","Field `DAC1EN` writer - CPU2 DAC1 clock enable"],["I2C1EN_W","Field `I2C1EN` writer - CPU2 I2C1 clocks enable"],["I2C2EN_W","Field `I2C2EN` writer - CPU2 I2C2 clocks enable"],["I2C3EN_W","Field `I2C3EN` writer - CPU2 I2C3 clocks enable"],["LPTIM1EN_W","Field `LPTIM1EN` writer - CPU2 Low power timer 1 clocks enable"],["R","Register `C2APB1ENR1` reader"],["RTCAPBEN_W","Field `RTCAPBEN` writer - CPU2 RTC APB clock enable"],["SPI2S2EN_W","Field `SPI2S2EN` writer - CPU2 SPI2S2 clock enable"],["TIM2EN_R","Field `TIM2EN` reader - CPU2 TIM2 timer clock enable"],["TIM2EN_W","Field `TIM2EN` writer - CPU2 TIM2 timer clock enable"],["USART2EN_W","Field `USART2EN` writer - CPU2 USART2 clock enable"],["W","Register `C2APB1ENR1` writer"]],"type":[["DAC1EN_A","CPU2 DAC1 clock enable"],["DAC1EN_R","Field `DAC1EN` reader - CPU2 DAC1 clock enable"],["I2C1EN_A","CPU2 I2C1 clocks enable"],["I2C1EN_R","Field `I2C1EN` reader - CPU2 I2C1 clocks enable"],["I2C2EN_A","CPU2 I2C2 clocks enable"],["I2C2EN_R","Field `I2C2EN` reader - CPU2 I2C2 clocks enable"],["I2C3EN_A","CPU2 I2C3 clocks enable"],["I2C3EN_R","Field `I2C3EN` reader - CPU2 I2C3 clocks enable"],["LPTIM1EN_A","CPU2 Low power timer 1 clocks enable"],["LPTIM1EN_R","Field `LPTIM1EN` reader - CPU2 Low power timer 1 clocks enable"],["RTCAPBEN_A","CPU2 RTC APB clock enable"],["RTCAPBEN_R","Field `RTCAPBEN` reader - CPU2 RTC APB clock enable"],["SPI2S2EN_A","CPU2 SPI2S2 clock enable"],["SPI2S2EN_R","Field `SPI2S2EN` reader - CPU2 SPI2S2 clock enable"],["USART2EN_A","CPU2 USART2 clock enable"],["USART2EN_R","Field `USART2EN` reader - CPU2 USART2 clock enable"]]});