Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/3120101980/multi/muti_cpu/test_isim_beh.exe -prj E:/3120101980/multi/muti_cpu/test_beh.prj work.test work.glbl 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/ipcore_dir/mcmem.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/regfile.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/mux4x32.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/mux2x5.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/mux2x32.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/mccu.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/dffe32.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/dff32.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/alu.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/mccpu.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/mccomp.v\" into library work
Analyzing Verilog file \"E:/3120101980/multi/muti_cpu/test.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94620 KB
Fuse CPU Usage: 342 ms
Compiling module mccu
Compiling module dffe32
Compiling module dff32
Compiling module mux2x5
Compiling module mux2x32
Compiling module mux4x32
Compiling module regfile
Compiling module alu
Compiling module mccpu
Compiling module DIST_MEM_GEN_V5_1(C_FAMILY="spar...
Compiling module mcmem
Compiling module mccomp
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable E:/3120101980/multi/muti_cpu/test_isim_beh.exe
Fuse Memory Usage: 99208 KB
Fuse CPU Usage: 545 ms
