// Seed: 169081696
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1 = 1;
  logic id_2;
  assign id_2 = id_2 ? 1 : (1'h0);
  always @(negedge "") begin
    id_1 <= 1;
  end
  logic id_3 = id_2 > 1;
  assign id_2 = id_0;
endmodule
