===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.7607 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.1951 ( 19.7%)    0.1951 ( 25.6%)  FIR Parser
    0.6081 ( 61.3%)    0.3767 ( 49.5%)  'firrtl.circuit' Pipeline
    0.1023 ( 10.3%)    0.0530 (  7.0%)    'firrtl.module' Pipeline
    0.1023 ( 10.3%)    0.0530 (  7.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0100 (  1.0%)    0.0100 (  1.3%)    InferWidths
    0.0711 (  7.2%)    0.0711 (  9.3%)    LowerFIRRTLTypes
    0.3878 ( 39.1%)    0.2057 ( 27.0%)    'firrtl.module' Pipeline
    0.0594 (  6.0%)    0.0337 (  4.4%)      ExpandWhens
    0.3284 ( 33.1%)    0.1721 ( 22.6%)      Canonicalizer
    0.0154 (  1.6%)    0.0154 (  2.0%)    Inliner
    0.0212 (  2.1%)    0.0212 (  2.8%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0598 (  6.0%)    0.0598 (  7.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0740 (  7.5%)    0.0740 (  9.7%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWCleanup
    0.0356 (  3.6%)    0.0356 (  4.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0375 (  3.8%)    0.0375 (  4.9%)    Canonicalizer
    0.0043 (  0.4%)    0.0043 (  0.6%)  HWLegalizeNames
    0.0102 (  1.0%)    0.0102 (  1.3%)  'hw.module' Pipeline
    0.0102 (  1.0%)    0.0102 (  1.3%)    PrettifyVerilog
    0.0396 (  4.0%)    0.0396 (  5.2%)  Output
    0.0008 (  0.1%)    0.0008 (  0.1%)  Rest
    0.9920 (100.0%)    0.7607 (100.0%)  Total

{
  totalTime: 0.769,
  maxMemory: 68804608
}
