Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto c107cb85624e4740b1d1e40109196f22 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rpadder_behav xil_defaultlib.tb_rpadder xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/adder/adder.srcs/sources_1/new/rpsub.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fadder
Compiling module xil_defaultlib.rpsub
Compiling module xil_defaultlib.tb_rpadder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rpadder_behav
