#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026644ed9c60 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0000026644ed9730 .param/l "CLK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v0000026644ed7db0_0 .var "clk", 0 0;
v0000026644e9b9b0_0 .net "data_out", 7 0, L_0000026644ee94b0;  1 drivers
v0000026644e9b390_0 .var "reset", 0 0;
S_0000026644ee6450 .scope module, "lfsr" "lfsr" 2 12, 3 1 0, S_0000026644ed9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "data";
L_0000026644ee94b0 .functor BUFZ 8, v0000026644ed86f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026644e96d40_0 .net "clk", 0 0, v0000026644ed7db0_0;  1 drivers
v0000026644e968c0_0 .net "data", 7 0, L_0000026644ee94b0;  alias, 1 drivers
v0000026644eda430_0 .net "reset", 0 0, v0000026644e9b390_0;  1 drivers
v0000026644ed86f0_0 .var "state", 7 0;
E_0000026644ed9370/0 .event negedge, v0000026644eda430_0;
E_0000026644ed9370/1 .event posedge, v0000026644e96d40_0;
E_0000026644ed9370 .event/or E_0000026644ed9370/0, E_0000026644ed9370/1;
    .scope S_0000026644ee6450;
T_0 ;
    %wait E_0000026644ed9370;
    %load/vec4 v0000026644eda430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 138, 0, 8;
    %assign/vec4 v0000026644ed86f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026644ed86f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000026644ed86f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000026644ed86f0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000026644ed86f0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000026644ed86f0_0;
    %parti/s 1, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026644ed86f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026644ed9c60;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0000026644ed7db0_0;
    %inv;
    %store/vec4 v0000026644ed7db0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026644ed9c60;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026644e9b390_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026644e9b390_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000026644ed9c60;
T_3 ;
    %delay 10, 0;
    %vpi_call 2 33 "$display", "Case 1: Initial state" {0 0 0};
    %vpi_call 2 34 "$display", "Expected output: 10001010" {0 0 0};
    %vpi_call 2 35 "$display", "Actual output: %b", v0000026644e9b9b0_0 {0 0 0};
    %load/vec4 v0000026644e9b9b0_0;
    %cmpi/e 138, 0, 8;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 37 "$display", "Test Passed" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 39 "$display", "Test Failed" {0 0 0};
T_3.1 ;
    %delay 10, 0;
    %vpi_call 2 43 "$display", "Case 2: Clock edge" {0 0 0};
    %vpi_call 2 44 "$display", "Expected output: 01000101" {0 0 0};
    %vpi_call 2 45 "$display", "Actual output: %b", v0000026644e9b9b0_0 {0 0 0};
    %load/vec4 v0000026644e9b9b0_0;
    %cmpi/e 69, 0, 8;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 47 "$display", "Test Passed" {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 49 "$display", "Test Failed" {0 0 0};
T_3.3 ;
    %delay 10, 0;
    %vpi_call 2 53 "$display", "Case 3: Active-low reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026644e9b390_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026644e9b390_0, 0, 1;
    %vpi_call 2 57 "$display", "Expected output: 10001010" {0 0 0};
    %vpi_call 2 58 "$display", "Actual output: %b", v0000026644e9b9b0_0 {0 0 0};
    %load/vec4 v0000026644e9b9b0_0;
    %cmpi/e 138, 0, 8;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 60 "$display", "Test Passed" {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 62 "$display", "Test Failed" {0 0 0};
T_3.5 ;
    %delay 10, 0;
    %vpi_call 2 66 "$display", "Case 4: Continuous generation" {0 0 0};
    %vpi_call 2 67 "$display", "Expected output: 01000101" {0 0 0};
    %vpi_call 2 68 "$display", "Actual output: %b", v0000026644e9b9b0_0 {0 0 0};
    %load/vec4 v0000026644e9b9b0_0;
    %cmpi/e 69, 0, 8;
    %jmp/0xz  T_3.6, 6;
    %vpi_call 2 70 "$display", "Test Passed" {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 72 "$display", "Test Failed" {0 0 0};
T_3.7 ;
    %delay 10, 0;
    %vpi_call 2 76 "$display", "Case 5: Output verification" {0 0 0};
    %vpi_call 2 77 "$display", "Expected output: 01000101" {0 0 0};
    %vpi_call 2 78 "$display", "Actual output: %b", v0000026644e9b9b0_0 {0 0 0};
    %load/vec4 v0000026644e9b9b0_0;
    %cmpi/e 69, 0, 8;
    %jmp/0xz  T_3.8, 6;
    %vpi_call 2 80 "$display", "Test Passed" {0 0 0};
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 82 "$display", "Test Failed" {0 0 0};
T_3.9 ;
    %delay 10, 0;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "lfsr.v";
