(define-fun assumption.0 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger))))
(define-fun assumption.1 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.2 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvnot (bvand RTL.rvfi_valid (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))
(define-fun assumption.3 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvnot (bvand RTL.rvfi_valid (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))
(define-fun assumption.4 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvnot (bvand RTL.rvfi_valid (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))
(define-fun assumption.5 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvnot (bvand RTL.rvfi_valid (bvand RTL.latched_compr (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))
(define-fun assumption.6 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand RTL.trap (bvand RTL.rvfi_valid (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))
(define-fun assumption.7 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand RTL.trap (bvand RTL.rvfi_valid (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))
(define-fun assumption.8 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand RTL.trap (bvand RTL.rvfi_valid (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))
(define-fun assumption.9 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.10 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.instr_sub (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))
(define-fun assumption.11 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.12 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))
(define-fun assumption.13 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_sub) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))
(define-fun assumption.14 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand RTL.instr_xori (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.15 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))
(define-fun assumption.16 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.17 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (bvnot (bvand RTL.is_compare (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))
(define-fun assumption.18 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand RTL.instr_xori (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.19 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.instr_sub (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))
(define-fun assumption.20 ((RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.latched_compr (bvand RTL.latched_branch (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))) (bvnot (bvand RTL.instr_jal RTL.compressed_instr))))
(define-fun assumption.21 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.22 ((RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.latched_compr (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))) (bvnot (bvand RTL.instr_jal RTL.compressed_instr))))
(define-fun assumption.23 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.24 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_compr (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))) (bvand (bvnot (bvand RTL.latched_compr (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn RTL.instr_jalr))))))))) (bvand (bvnot (bvand RTL.latched_compr (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.latched_compr (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_compr (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.mem_do_rdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_compr (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn RTL.instr_jalr))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lui RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_jalr RTL.instr_lui)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_reg)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.latched_compr (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.instr_jal RTL.compressed_instr)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))))))))))))))))))))))))))
(define-fun assumption.25 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.26 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.instr_sub (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))
(define-fun assumption.27 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.28 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_sub) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))
(define-fun assumption.29 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand RTL.instr_xori (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.30 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.31 ((RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid RTL.instr_jal)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_jal))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_jal)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_jal)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jal)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))
(define-fun assumption.32 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.33 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.34 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))
(define-fun assumption.35 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))
(define-fun assumption.36 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))
(define-fun assumption.37 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))
(define-fun assumption.38 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.39 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.40 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.41 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))
(define-fun assumption.42 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))
(define-fun assumption.43 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))
(define-fun assumption.44 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))
(define-fun assumption.45 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))
(define-fun assumption.46 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))
(define-fun assumption.47 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))
(define-fun assumption.48 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot ((_ extract 7 7) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_rdcycleh)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_rdcycleh)) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_imm)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.trap (bvnot ((_ extract 7 7) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)))))))))))))))))))))))))))))))
(define-fun assumption.49 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger)))))))
(define-fun assumption.50 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_setq (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_srai (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.51 ((RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 4 4) RTL.cpu_state) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)))))))))))))))))))))))
(define-fun assumption.52 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))
(define-fun assumption.53 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.54 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) RTL.mem_do_wdata)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize))))))))))) (_ bv1 1))))
(define-fun assumption.55 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))) (_ bv1 1)))))) (= (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (_ bv1 1))))
(define-fun assumption.56 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.57 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))
(define-fun assumption.58 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))
(define-fun assumption.59 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 6 6) RTL.cpu_state))))))))
(define-fun assumption.60 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.61 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))
(define-fun assumption.62 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.63 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.64 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.65 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))
(define-fun assumption.66 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.67 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.68 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvnot ((_ extract 6 6) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) ((_ extract 7 7) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 5 5) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jalr (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.instr_jalr))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 5 5) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_jal))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_jal))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.instr_jal)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_jal (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 5 5) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.mem_do_wdata)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.mem_do_wdata)) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvnot ((_ extract 7 7) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_jal (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 5 5) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot ((_ extract 7 7) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.instr_jal)))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.latched_store) ((_ extract 3 3) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap (bvnot ((_ extract 7 7) RTL.cpu_state)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.69 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.70 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_store (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))
(define-fun assumption.71 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.72 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))
(define-fun assumption.73 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.74 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_lh RTL.instr_sw)))))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.instr_getq))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.instr_srli)))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.instr_jal))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.75 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))))))
(define-fun assumption.76 ((RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (= (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.instr_jal))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))))))))) (_ bv1 1))))
(define-fun assumption.77 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.78 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))
(define-fun assumption.79 ((RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))))))))
(define-fun assumption.80 ((RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.instr_jalr (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))))))))
(define-fun assumption.81 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.instr_jalr))))))
(define-fun assumption.82 ((RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_jalr))))))
(define-fun assumption.83 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))))))))
(define-fun assumption.84 ((RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.instr_jal))))))
(define-fun assumption.85 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.86 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.87 ((RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid RTL.dbg_valid_insn))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))) (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger)))))))))))))))))))))))))))))))))))
(define-fun assumption.88 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_lb)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_setq (bvand RTL.mem_do_rdata (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 5 5) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_valid) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.instr_lh (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 5 5) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.89 ((RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state)))))))
(define-fun assumption.90 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 1 1) RTL.irq_state) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (_ bv1 1))))
(define-fun assumption.91 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))
(define-fun assumption.92 ((RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))))))))))))) (_ bv1 1))))
(define-fun assumption.93 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 1 1) RTL.irq_state) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_valid) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.94 ((RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (= (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))) (_ bv1 1))))))))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state)))))))) (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state)))))))))))))) (_ bv1 1))))
(define-fun assumption.95 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))
(define-fun assumption.96 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))
(define-fun assumption.97 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.98 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))
(define-fun assumption.99 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))))
(define-fun assumption.100 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bge (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.101 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))
(define-fun assumption.102 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.103 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.104 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.105 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_ori (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.106 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.107 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand RTL.instr_beq (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.108 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_ori (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))
(define-fun assumption.109 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_beq (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.110 ((RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))
(define-fun assumption.111 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.112 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bge (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.113 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))
(define-fun assumption.114 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_beq (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.115 ((RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.is_alu_reg_reg))))))
(define-fun assumption.116 ((RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_ori (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))) (bvnot (bvand RTL.instr_jal (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm)))))
(define-fun assumption.117 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))) (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg))))))
(define-fun assumption.118 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))) (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))
(define-fun assumption.119 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))
(define-fun assumption.120 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_ori (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))
(define-fun assumption.121 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.122 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.123 ((RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))
(define-fun assumption.124 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bge (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bge (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.mem_do_wdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.decoder_pseudo_trigger (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.mem_do_rdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bge (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bge (bvand ((_ extract 4 4) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_bge (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_bge (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.instr_bge (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))
(define-fun assumption.125 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))
(define-fun assumption.126 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))
(define-fun assumption.127 ((RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_bne (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_bne (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_bne (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_bne ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_trigger) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_bne ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bne (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_bne (bvand ((_ extract 4 4) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_bne (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_bne (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))))))))))))))))
(define-fun assumption.128 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.129 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_ori (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))
(define-fun assumption.130 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.131 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.132 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))
(define-fun assumption.133 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_andi (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))))
(define-fun assumption.134 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_and (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))))
(define-fun assumption.135 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bge (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))
(define-fun assumption.136 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_beq (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.137 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))))
(define-fun assumption.138 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))))
(define-fun assumption.139 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))
(define-fun assumption.140 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_and (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.is_alu_reg_reg))))))
(define-fun assumption.141 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_andi (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))) (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm))))))
(define-fun assumption.142 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_xor (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state)))))))
(define-fun assumption.143 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))))
(define-fun assumption.144 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_and (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))
(define-fun assumption.145 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_andi (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))
(define-fun assumption.146 ((RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))))
(define-fun assumption.147 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))
(define-fun assumption.148 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.149 ((RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))
(define-fun assumption.150 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))
(define-fun assumption.151 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_andi (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.instr_jal RTL.is_alu_reg_imm))))))
(define-fun assumption.152 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_and (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg))))))
(define-fun assumption.153 ((RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.instr_jal RTL.is_alu_reg_reg))))))
(define-fun assumption.154 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.is_alu_reg_reg))))))
(define-fun assumption.155 ((RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_ori (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.is_alu_reg_imm))))))
(define-fun assumption.156 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm))))))
(define-fun assumption.157 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (_ bv1 1))))
(define-fun assumption.158 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)))))))))))))))))))))))))))))
(define-fun assumption.159 ((RTL.dbg_next (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.irq_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))))))))) (_ bv1 1))))
(define-fun assumption.160 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.161 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.mem_state))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.162 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))
(define-fun assumption.163 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))
(define-fun assumption.164 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))
(define-fun assumption.165 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))
(define-fun assumption.166 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.167 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))
(define-fun assumption.168 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))
(define-fun assumption.169 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))
(define-fun assumption.170 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))
(define-fun assumption.171 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))
(define-fun assumption.172 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))
(define-fun assumption.173 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.174 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sw)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_lbu)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg)))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))))))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.instr_jalr))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jalr))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.175 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.176 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 6 6) RTL.cpu_state))))))))
(define-fun assumption.177 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.178 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.179 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.180 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))
(define-fun assumption.181 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))))))
(define-fun assumption.182 ((RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.instr_jal)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.instr_jal))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))))))
(define-fun assumption.183 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (= (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))) (_ bv1 1))))))))))))) (= (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_prefetch (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_and RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_beq)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_blt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_lb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))) (bvand (bvnot (bvand RTL.instr_sltu RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_and RTL.instr_sw)) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.184 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_sll (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.185 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.186 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_srl (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.187 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_slli (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.188 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))))
(define-fun assumption.189 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.190 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.191 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))
(define-fun assumption.192 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))
(define-fun assumption.193 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.194 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.195 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_srl (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))
(define-fun assumption.196 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_srl (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))
(define-fun assumption.197 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.198 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.199 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))
(define-fun assumption.200 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))
(define-fun assumption.201 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_slli (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.202 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_slli (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.203 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_sll (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.204 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_sll (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))
(define-fun assumption.205 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))))))
(define-fun assumption.206 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.207 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.208 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.209 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.210 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bgeu (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.211 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_beq (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.212 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_blt (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.213 ((RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))))))))
(define-fun assumption.214 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state)))))))))
(define-fun assumption.215 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.216 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvnot (bvand RTL.instr_or RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))
(define-fun assumption.217 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.218 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.219 ((RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.cpu_state (_ bv4 8)) (= RTL.dbg_next (_ bv1 1))))))))))))))))
(define-fun assumption.220 ((RTL.dbg_next (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sh)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lb)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lbu)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lbu)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.221 ((RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 6 6) RTL.cpu_state)))))))
(define-fun assumption.222 ((RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))) (bvnot (bvand RTL.mem_do_wdata (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 6 6) RTL.cpu_state))))))
(define-fun assumption.223 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))
(define-fun assumption.224 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))
(define-fun assumption.225 ((RTL.instr_sra (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_slti_blt_slt (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.is_sb_sh_sw ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_blt (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_blt (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.instr_blt (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_blt (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_rinst) RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.instr_slt)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand RTL.instr_slt (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.instr_slt ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_slt RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata (bvand RTL.instr_slt RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.instr_slt)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_slt (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_slt (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata (bvand RTL.instr_slt (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.instr_slt)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata RTL.instr_slt)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_slt (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_slt))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_slt RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_sltu (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_blt)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_blt)) (bvand (bvnot (bvand RTL.instr_blt RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_blt RTL.instr_lw)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_slti))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.instr_slti)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_slt RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.226 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.227 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.228 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.229 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.230 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.231 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.232 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.233 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.dbg_valid_insn) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.dbg_valid_insn) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.dbg_valid_insn) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.dbg_valid_insn) ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.dbg_valid_insn) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.dbg_valid_insn) ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state)))))))))))))))))))))))))))
(define-fun assumption.234 ((RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_valid) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_valid) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))))))))
(define-fun assumption.235 ((RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.mem_do_rdata)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_pseudo_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 4 4) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 7 7) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.236 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.cpu_state (_ bv4 8)) (= RTL.dbg_next (_ bv1 1)))))))))))))))))
(define-fun assumption.237 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state)))))) (_ bv1 1))))
(define-fun assumption.238 ((RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state)))))))
(define-fun assumption.239 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.240 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 4 4) RTL.cpu_state)))))))))) (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)))))))
(define-fun assumption.241 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_sll (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.instr_sll RTL.instr_sb))))))
(define-fun assumption.242 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sub (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.243 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))
(define-fun assumption.244 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))
(define-fun assumption.245 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))))
(define-fun assumption.246 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_add (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.247 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sub (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand RTL.compressed_instr (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.decoder_trigger_q) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand RTL.mem_valid (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger_q) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_sub (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger_q) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sub (bvand RTL.mem_valid (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.latched_store) (bvand RTL.instr_sub (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand RTL.decoder_trigger (bvand RTL.compressed_instr (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode)))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode))))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sub (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode))))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub (bvnot RTL.instr_jal))))))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sub (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata RTL.instr_sub))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.reg_op1))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.instr_sub (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger_q) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sub (bvand RTL.mem_valid (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) ((_ extract 1 1) RTL.cached_insn_opcode)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.instr_sub))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_alu_reg_reg ((_ extract 30 30) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid RTL.instr_sub))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) ((_ extract 4 4) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.mem_do_wdata (bvand RTL.instr_sub RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sub ((_ extract 1 1) RTL.mem_wordsize))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.instr_sb RTL.is_alu_reg_reg)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.instr_sub (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sub (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.instr_sub (bvand RTL.instr_sb RTL.is_alu_reg_reg))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand (bvnot RTL.decoder_trigger) RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub RTL.instr_sb)))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand (bvnot RTL.decoder_trigger) RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub RTL.instr_sb)))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand (bvnot RTL.decoder_trigger) RTL.instr_sb))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.instr_sub (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_op1) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) RTL.compressed_instr))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sub (bvand RTL.compressed_instr ((_ extract 1 1) RTL.mem_wordsize))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.compressed_instr ((_ extract 1 1) RTL.mem_wordsize)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.latched_store) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.mem_do_wdata (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 30 30) RTL.mem_rdata_q) ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_lhu)))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_srl RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_srli (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_add RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lh RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sltu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sra RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_and RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slt RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_or RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_sll (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_ori RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sltiu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_slli (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_andi RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_srai RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_bltu (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slti RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_addi RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid RTL.mem_do_rdata))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.decoder_trigger ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.decoder_trigger ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sb RTL.is_alu_reg_reg))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.latched_store RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid RTL.mem_do_rdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid RTL.mem_do_rdata)))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 6 6) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.reg_pc))))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lbu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_and RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_or RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_srai RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sra RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_srli (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_srl RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_sll (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_slli (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sb RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_ori RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_bltu (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_andi RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_slt RTL.is_alu_reg_reg))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sltu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sltiu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_slti RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sh RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_addi RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lb)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sub RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sub RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_rdata (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_rdata (bvand RTL.instr_sub RTL.instr_sra))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.latched_store RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_store RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lhu) RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.instr_lbu) (bvand RTL.instr_lui (bvand (bvnot RTL.instr_lhu) RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lhu) RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_jal (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lhu) RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.instr_sub (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.latched_store (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_xori)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand RTL.latched_store ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_ori)) (bvand (bvnot (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.latched_stalu))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_andi)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_sub RTL.instr_and))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store RTL.mem_valid))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_lhu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_jalr (bvand RTL.instr_lhu (bvnot RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_sub (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lb)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.compressed_instr ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.248 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.249 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.250 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.251 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.252 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.253 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.254 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_rdinstr (bvand RTL.mem_do_rdata (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jalr (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand RTL.instr_slt ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.instr_rdinstrh ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand RTL.instr_sltu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand RTL.instr_sltiu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) (bvand RTL.mem_do_rdata (bvand RTL.instr_xor (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_slt (bvnot RTL.is_slti_blt_slt)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_slti (bvnot RTL.is_slti_blt_slt)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_blt (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.is_slti_blt_slt)))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_jal)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lui)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_beq (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) (bvand RTL.mem_do_rdata (bvand RTL.is_compare (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvnot RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand RTL.instr_lui (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lbu (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lhu (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_rdcycle RTL.instr_sh))))))) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_rdinstrh)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_rdinstrh)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_rdinstrh)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_rdinstrh)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.latched_is_lh (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvnot ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.is_slli_srli_srai))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_rdcycleh)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_store) (bvand RTL.mem_valid (bvnot RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) (bvand RTL.mem_valid RTL.is_slli_srli_srai)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_rdinstrh RTL.instr_sh)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_sw)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_add RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_sll (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.instr_srl (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_reg)) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_beq RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_blt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sh RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lb RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 30 30) RTL.decoded_imm) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_jal) RTL.instr_slt))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg)))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_valid (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_rdcycleh RTL.instr_sh))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))))) (bvand (bvnot (bvand RTL.instr_addi (bvand RTL.compressed_instr (bvand RTL.instr_rdinstrh (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_valid RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.255 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_bne (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata (bvand RTL.instr_bne RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_bne)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bne RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.instr_bne RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_bne RTL.is_sb_sh_sw)))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid RTL.mem_do_rinst)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.is_sb_sh_sw)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_bne RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_bne RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_bne ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_bne RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_bne RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.instr_sh (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_bne ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.instr_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_bne ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid RTL.dbg_valid_insn))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_bne RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bne (bvand RTL.mem_valid RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid RTL.instr_bne))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid RTL.instr_bne))))))) (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid RTL.instr_bne))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.256 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sltu (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn RTL.instr_sltu)))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.mem_do_wdata (bvand RTL.instr_sltu (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.instr_jalr (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg)))))))))
(define-fun assumption.257 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_slt (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_slt (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_slt (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jalr RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))))
(define-fun assumption.258 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.259 ((RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_rd (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_retirq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (and (= (bvnot RTL.latched_compr) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= (_ bv51 8) ((_ extract 7 0) RTL.cached_insn_opcode))))))))))) (= RTL.latched_rd (_ bv9 5))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_timer)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_lbu))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.mem_do_rdata))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_getq (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 7 7) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.trap (bvnot ((_ extract 7 7) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lbu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.latched_branch (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_sh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger_q (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.260 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.261 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_valid) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvnot (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state))))))) (_ bv1 1))))
(define-fun assumption.262 ((RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize))))))) (_ bv1 1))))
(define-fun assumption.263 ((RTL.trap (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.instr_sltu)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata (bvand RTL.instr_sltu (bvand RTL.decoder_trigger (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bltu (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sltu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_compare) RTL.instr_sltu))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bltu (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.instr_bltu)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand RTL.instr_bltu ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.instr_bltu ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.trap (bvnot ((_ extract 7 7) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_lh)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sltiu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.instr_sltiu)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sltu)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sltu)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvnot RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state)))) (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.264 ((RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.reg_op2 (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_getq (bvand RTL.latched_branch (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))))) (bvand (bvnot (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.latched_is_lb ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvnot (bvand ((_ extract 1 1) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state)))))))))))))))) (_ bv1 1))))
(define-fun assumption.265 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_maskirq (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.instr_retirq) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_lh)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_timer) (bvnot ((_ extract 4 4) RTL.cpu_state))))))))))))))))))))))))))))))))))))))
(define-fun assumption.266 ((RTL.trap (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bge (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bge (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bge (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_bge)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_valid) (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lb)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lhu)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_bge)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_bge)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_bge)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_bge)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_bge)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bge (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bge (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.is_beq_bne_blt_bge_bltu_bgeu))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.mem_valid (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bge (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.mem_state)))))))))))) (bvnot (bvand RTL.instr_bge (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.267 ((RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand RTL.is_alu_reg_imm (bvand RTL.latched_stalu RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand RTL.latched_stalu RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.reg_op2))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.instr_jalr) (bvand RTL.latched_branch (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst (bvand RTL.latched_stalu RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_compare) RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.268 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.269 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_srl (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_valid (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot RTL.latched_store) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bgeu RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_lbu)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_addi)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_slli (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sll RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_lhu)))))))))) (bvand (bvnot (bvand RTL.instr_slti (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_add)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sub RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_slt (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_xor RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_or RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand RTL.instr_srl (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.instr_sra (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.instr_and (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bge RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_lb (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_lw)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_beq RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand RTL.instr_bltu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.instr_blt (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sb (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_sb)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn RTL.instr_jal)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_jal)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn RTL.instr_jal))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn RTL.instr_jal))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.decoded_imm_j)) (bvand RTL.instr_jal ((_ extract 1 1) RTL.decoded_imm)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal RTL.instr_lw)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn RTL.instr_jal)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn RTL.instr_jal))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn RTL.instr_jal))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal RTL.instr_lb)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal RTL.instr_lbu)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal RTL.instr_lb)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal RTL.instr_lbu)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.latched_is_lb (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand RTL.latched_is_lb (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger_q)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_xor (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_valid) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvand RTL.instr_sw (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_sb)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_bne ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_add ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_add RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sll ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_beq ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_lh ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sub ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_slli (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_addi ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_addi RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_lhu ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sw (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sw RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_slti (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sll RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_beq RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lh RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_slt (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_slli RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lhu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_bgeu ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_bltu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_bltu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_bge ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_bge RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_blt (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_blt RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_srl (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_srl RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sltu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_or ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_or RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sra (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_xor ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_xor RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_and (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_and RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sb ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_sb RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvand RTL.instr_sh (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sh (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.instr_lb) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.instr_lbu) (bvnot RTL.instr_lw)))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_xori RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_lb (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_lb RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_ori (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_lw))))) (bvand (bvnot (bvand RTL.instr_lw RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_xori RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sra RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_bne RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_slti RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sltiu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_sltiu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sh (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.instr_lh) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.instr_sh RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_srli RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_sub RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_slt RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn RTL.instr_lbu))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_andi (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.compressed_instr RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_andi (bvand RTL.compressed_instr RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_srai (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_srai (bvand RTL.compressed_instr RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_srli RTL.compressed_instr))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_slti)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_lb RTL.is_lbu_lhu_lw))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))))) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_slt)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_valid) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.reg_op2))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.decoder_trigger_q (bvand RTL.instr_xori RTL.instr_jal)))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_compare) RTL.instr_jal))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand RTL.compressed_instr (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid RTL.compressed_instr)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_jal (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.latched_store (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.270 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))
(define-fun assumption.271 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))))
(define-fun assumption.272 ((RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (= ((_ extract 4 4) RTL.reg_next_pc) (_ bv1 1)) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc)))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.instr_sra (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_store RTL.mem_do_rinst))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot RTL.decoder_trigger_q) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot RTL.decoder_trigger_q)))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_jal RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvand RTL.decoder_trigger RTL.instr_jal) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_lh RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_add RTL.instr_lh)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_andi RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sltu)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sb (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.is_sb_sh_sw (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.trap (bvand RTL.instr_sb (bvand (bvnot RTL.decoder_trigger) RTL.instr_jalr))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_xori (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jal RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_compare) (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_branch) RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_jal RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot RTL.decoder_trigger_q) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvnot RTL.decoder_trigger_q)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_addi (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lb) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lb) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_slli (bvand (bvnot RTL.instr_lh) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_srai (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_slt (bvand (bvnot RTL.instr_lw) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw (bvnot RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.mem_do_wdata)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.273 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_stalu) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_bgeu RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid RTL.instr_bgeu))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid RTL.instr_bgeu))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid RTL.instr_bgeu))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_bgeu ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata RTL.instr_bgeu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_bgeu (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bgeu ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid RTL.instr_bgeu))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.instr_bgeu ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata (bvand RTL.instr_bgeu ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid RTL.instr_bgeu))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state))))))))))))))))))))))))))))))))
(define-fun assumption.274 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.275 ((RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.decoded_imm_j)))) (_ bv1 1))))
(define-fun assumption.276 ((RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.decoded_imm_j)))) (_ bv1 1))))
(define-fun assumption.277 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.278 ((RTL.reg_next_pc (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 6 6) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) ((_ extract 0 0) RTL.reg_next_pc))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.decoded_imm_j)))))))))))))) (_ bv1 1))))
(define-fun assumption.279 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.280 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.281 ((RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.282 ((RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= ((_ extract 0 0) RTL.reg_next_pc) (_ bv1 1))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.283 ((RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 4 4) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_jalr (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state)))))))))))))))) (_ bv1 1))))
(define-fun assumption.284 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_stalu) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_beq (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_beq RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_beq)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_beq))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_beq RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_beq RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_beq)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_beq (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand RTL.instr_beq RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.instr_beq (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_beq))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_beq)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.instr_beq (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.instr_beq RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_lh)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.is_beq_bne_blt_bge_bltu_bgeu))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.285 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_and (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))) (bvnot (bvand RTL.instr_sub RTL.instr_and))))
(define-fun assumption.286 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sub (bvand RTL.instr_slt (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))) (bvnot (bvand RTL.instr_sub RTL.instr_slt))))
(define-fun assumption.287 ((RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 3) ((_ extract 2 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 3 3) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 5 5) RTL.cpu_state)))))))))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_lui (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.instr_lui) RTL.instr_waitirq)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.288 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg RTL.is_alu_reg_imm))))))
(define-fun assumption.289 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_ori (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm)))) (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm)))))))
