Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sun Oct 30 16:40:31 2016
| Host         : DESKTOP-U392PMO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file preprocessing_top_control_sets_placed.rpt
| Design       : preprocessing_top
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------+-------------------------+------------------+----------------+
|             Clock Signal            | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------+-------------------------+------------------+----------------+
|  clk_IBUF                           |               |                         |                1 |              1 |
|  pll_inst/inst/clk_out3             |               |                         |                1 |              1 |
|  pll_inst/inst/clk_out1             |               |                         |                3 |              3 |
|  pll_inst/inst/clk_out1             |               | inst/counter[5]_i_2_n_0 |                2 |              6 |
|  pll_inst/inst/clk_out3_pll1_en_clk |               |                         |                1 |              8 |
|  pll_inst/inst/clk_out1_pll1_en_clk |               |                         |                1 |              8 |
+-------------------------------------+---------------+-------------------------+------------------+----------------+


