================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Jan 12 12:44:56 CET 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         scalv-max-sharing
    * Solution:        zcu104 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu7ev-ffvc1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1846
FF:               2764
DSP:              2
BRAM:             36
URAM:             0
SRL:              269


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 4.669       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+--------+---------+-------------+-------------------------------------------+
| Name                                                       | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl   | Latency | Variable    | Source                                    |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+--------+---------+-------------+-------------------------------------------+
| inst                                                       | 1846 | 2764 | 2   | 36   |      |     |        |        |         |             |                                           |
|   (inst)                                                   | 1    | 262  |     |      |      |     |        |        |         |             |                                           |
|   control_s_axi_U                                          | 201  | 312  |     |      |      |     |        |        |         |             |                                           |
|   data_m_axi_U                                             | 1240 | 1752 |     | 4    |      |     |        |        |         |             |                                           |
|   grp_compute_fu_208                                       | 85   | 76   | 2   |      |      |     |        |        |         |             |                                           |
|     (grp_compute_fu_208)                                   | 1    | 20   |     |      |      |     |        |        |         |             |                                           |
|     grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32            | 84   | 56   | 2   |      |      |     |        |        |         |             |                                           |
|       (grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32)        | 5    | 22   |     |      |      |     |        |        |         |             |                                           |
|       flow_control_loop_pipe_sequential_init_U             | 19   | 2    |     |      |      |     |        |        |         |             |                                           |
|       hmul_16ns_16ns_16_2_max_dsp_1_U37                    | 52   | 32   | 2   |      |      |     |        |        |         |             |                                           |
|         bind_op hmul                                       |      |      |     |      |      |     |        | maxdsp | 1       | val1        | scalv-max-sharing/src/correlation.cpp:137 |
|       mux_21_16_1_1_U38                                    | 8    |      |     |      |      |     |        |        |         |             |                                           |
|   grp_recv_data_burst_fu_185                               | 110  | 178  |     |      |      |     |        |        |         |             |                                           |
|     (grp_recv_data_burst_fu_185)                           | 33   | 10   |     |      |      |     |        |        |         |             |                                           |
|     grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87     | 77   | 168  |     |      |      |     |        |        |         |             |                                           |
|       (grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87) | 45   | 166  |     |      |      |     |        |        |         |             |                                           |
|       flow_control_loop_pipe_sequential_init_U             | 32   | 2    |     |      |      |     |        |        |         |             |                                           |
|   grp_send_data_burst_fu_215                               | 208  | 184  |     |      |      |     |        |        |         |             |                                           |
|     (grp_send_data_burst_fu_215)                           | 6    | 9    |     |      |      |     |        |        |         |             |                                           |
|     grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90     | 202  | 175  |     |      |      |     |        |        |         |             |                                           |
|       (grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90) | 195  | 173  |     |      |      |     |        |        |         |             |                                           |
|       flow_control_loop_pipe_sequential_init_U             | 7    | 2    |     |      |      |     |        |        |         |             |                                           |
|   reg_file_10_U                                            |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_10 | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_11_U                                            |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_11 | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_12_U                                            |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_12 | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_13_U                                            |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_13 | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_14_U                                            |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_14 | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_15_U                                            |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_15 | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_1_U                                             |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_1  | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_2_U                                             |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_2  | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_3_U                                             |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_3  | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_4_U                                             |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_4  | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_5_U                                             |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_5  | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_6_U                                             |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_6  | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_7_U                                             |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_7  | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_8_U                                             |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_8  | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_9_U                                             |      |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file_9  | scalv-max-sharing/src/correlation.cpp:154 |
|   reg_file_U                                               | 1    |      |     | 2    |      |     |        |        |         |             |                                           |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram   | 1       | reg_file    | scalv-max-sharing/src/correlation.cpp:154 |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+--------+---------+-------------+-------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.80%  | OK     |
| FD                                                        | 50%       | 0.60%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.26%  | OK     |
| CARRY8                                                    | 25%       | 0.36%  | OK     |
| MUXF7                                                     | 15%       | 0.06%  | OK     |
| DSP                                                       | 80%       | 0.12%  | OK     |
| RAMB/FIFO                                                 | 80%       | 5.77%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.94%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4320      | 93     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                      | ENDPOINT PIN                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                     |                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.331 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_5_U/ram_reg_bram_0/DINBDIN[14] |           14 |          2 |          4.375 |          3.189 |        1.186 |
| Path2 | 5.363 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_4_U/ram_reg_bram_0/DINBDIN[14] |           14 |          2 |          4.343 |          3.157 |        1.186 |
| Path3 | 5.427 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_5_U/ram_reg_bram_0/DINBDIN[9]  |           13 |          2 |          4.305 |          3.093 |        1.212 |
| Path4 | 5.447 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_5_U/ram_reg_bram_0/DINBDIN[11] |           14 |          2 |          4.263 |          3.128 |        1.135 |
| Path5 | 5.459 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]/C | reg_file_4_U/ram_reg_bram_0/DINBDIN[9]  |           13 |          2 |          4.273 |          3.061 |        1.212 |
+-------+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                           | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]                                                     | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0                                                                         | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                           | CLB.CARRY.CARRY8       |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                                    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                               | CLB.CARRY.CARRY8       |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[14]_INST_0                                                                                         | CLB.LUT.LUT5           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_2__7  | CLB.LUT.LUT3           |
    | reg_file_5_U/ram_reg_bram_0                                                                                                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                           | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]                                                     | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0                                                                         | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                           | CLB.CARRY.CARRY8       |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                                    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                               | CLB.CARRY.CARRY8       |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[14]_INST_0                                                                                         | CLB.LUT.LUT5           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_14__0 | CLB.LUT.LUT3           |
    | reg_file_4_U/ram_reg_bram_0                                                                                                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                           | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]                                                     | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0                                                                         | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                           | CLB.CARRY.CARRY8       |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                                    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[9]_INST_0                                                                                          | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_7__1  | CLB.LUT.LUT3           |
    | reg_file_5_U/ram_reg_bram_0                                                                                                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                           | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]                                                     | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0                                                                         | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                           | CLB.CARRY.CARRY8       |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                                    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                               | CLB.CARRY.CARRY8       |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[11]_INST_0                                                                                         | CLB.LUT.LUT5           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_5__1  | CLB.LUT.LUT3           |
    | reg_file_5_U/ram_reg_bram_0                                                                                                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                           | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[6]                                                     | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0                                                                         | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                           | CLB.CARRY.CARRY8       |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                                    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                                      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[9]_INST_0                                                                                          | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_19__0 | CLB.LUT.LUT3           |
    | reg_file_4_U/ram_reg_bram_0                                                                                                                                           | BLOCKRAM.BRAM.RAMB36E2 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/corr_accel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/corr_accel_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/corr_accel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/corr_accel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/corr_accel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/corr_accel_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


