// Seed: 734141051
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri   id_3,
    inout  wire  id_4,
    input  tri   id_5,
    output tri0  id_6,
    output wand  id_7,
    output wire  id_8,
    input  uwire id_9,
    output tri0  id_10,
    input  tri1  id_11,
    input  tri0  id_12,
    output uwire id_13
);
  assign id_8 = id_5;
endmodule
module module_1 (
    output wand  id_0,
    output uwire id_1,
    input  wand  id_2
);
  tri0 id_4, id_5 = id_2;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_0, id_5, id_4, id_5, id_5, id_5, id_4, id_0
  );
  logic [7:0] id_6;
  always @(*) id_6[1%1] = id_5;
endmodule
