[
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChiselImProc|SqrtWrapper>io__deq_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChiselImProc|SqrtWrapper>io__deq_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChiselImProc|SqrtExtractionUInt>io__q"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChiselImProc|SqrtWrapper>dataReg__data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChiselImProc|SobelConvolution>io__deq_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChiselImProc|SobelConvolution>io__deq_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChiselImProc|SobelConvolution>_T_3896"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChiselImProc|SobelConvolution>_T_3879"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"test_run_dir/axi4.ImProcMain1779919085"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"ChiselImProc"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/axi4.ImProcMain1779919085"
  }
]