module t_flipflop(
    input clk, reset, t,
    output reg q
);
    always @(posedge clk or posedge reset)
        if (reset)
            q <= 0;
        else if (t)
            q <= ~q;
endmodule
