var hierarchy =
[
    [ "nsukit.middleware.virtual_chnl.VirtualChnlMw.ChnlEntry", "classnsukit_1_1middleware_1_1virtual__chnl_1_1_virtual_chnl_mw_1_1_chnl_entry.html", null ],
    [ "nsukit.interface.tcp_interface.TCPChnlUItf.Memory", "classnsukit_1_1interface_1_1tcp__interface_1_1_t_c_p_chnl_u_itf_1_1_memory.html", null ],
    [ "metaclass", null, [
      [ "nsukit.base_kit.NSUKit", "classnsukit_1_1base__kit_1_1_n_s_u_kit.html", null ],
      [ "nsukit.interface.base.UInterface", "classnsukit_1_1interface_1_1base_1_1_u_interface.html", [
        [ "nsukit.interface.base.BaseChnlUItf", "classnsukit_1_1interface_1_1base_1_1_base_chnl_u_itf.html", [
          [ "nsukit.interface.pcie_interface.PCIEChnlUItf", "classnsukit_1_1interface_1_1pcie__interface_1_1_p_c_i_e_chnl_u_itf.html", null ],
          [ "nsukit.interface.tcp_interface.TCPChnlUItf", "classnsukit_1_1interface_1_1tcp__interface_1_1_t_c_p_chnl_u_itf.html", null ]
        ] ],
        [ "nsukit.interface.base.BaseCmdUItf", "classnsukit_1_1interface_1_1base_1_1_base_cmd_u_itf.html", [
          [ "nsukit.interface.pcie_interface.PCIECmdUItf", "classnsukit_1_1interface_1_1pcie__interface_1_1_p_c_i_e_cmd_u_itf.html", null ],
          [ "nsukit.interface.serial_interface.SerialCmdUItf", "classnsukit_1_1interface_1_1serial__interface_1_1_serial_cmd_u_itf.html", null ],
          [ "nsukit.interface.tcp_interface.TCPCmdUItf", "classnsukit_1_1interface_1_1tcp__interface_1_1_t_c_p_cmd_u_itf.html", null ]
        ] ]
      ] ],
      [ "nsukit.middleware.base.UMiddleware", "classnsukit_1_1middleware_1_1base_1_1_u_middleware.html", [
        [ "nsukit.middleware.base.BaseChnlMw", "classnsukit_1_1middleware_1_1base_1_1_base_chnl_mw.html", [
          [ "nsukit.middleware.virtual_chnl.VirtualChnlMw", "classnsukit_1_1middleware_1_1virtual__chnl_1_1_virtual_chnl_mw.html", null ]
        ] ],
        [ "nsukit.middleware.base.BaseRegMw", "classnsukit_1_1middleware_1_1base_1_1_base_reg_mw.html", [
          [ "nsukit.middleware.icd_parser.ICDRegMw", "classnsukit_1_1middleware_1_1icd__parser_1_1_i_c_d_reg_mw.html", null ]
        ] ]
      ] ]
    ] ],
    [ "object", null, [
      [ "nsukit.tools.xdma.xdma.Xdma", "classnsukit_1_1tools_1_1xdma_1_1xdma_1_1_xdma.html", null ],
      [ "nsukit.tools.xdma.xdma_sim.Xdma", "classnsukit_1_1tools_1_1xdma_1_1xdma__sim_1_1_xdma.html", null ]
    ] ],
    [ "nsukit.interface.base.RegOperationMixin", "classnsukit_1_1interface_1_1base_1_1_reg_operation_mixin.html", [
      [ "nsukit.interface.pcie_interface.PCIEChnlUItf", "classnsukit_1_1interface_1_1pcie__interface_1_1_p_c_i_e_chnl_u_itf.html", null ]
    ] ],
    [ "str", null, [
      [ "nsukit.middleware.virtual_chnl.VirtualChnlMw.StreamMode", "classnsukit_1_1middleware_1_1virtual__chnl_1_1_virtual_chnl_mw_1_1_stream_mode.html", null ]
    ] ],
    [ "type", null, [
      [ "nsukit.base_kit.KitMeta", "classnsukit_1_1base__kit_1_1_kit_meta.html", [
        [ "nsukit.base_kit.NSUKit", "classnsukit_1_1base__kit_1_1_n_s_u_kit.html", null ]
      ] ],
      [ "nsukit.interface.base.UInterfaceMeta", "classnsukit_1_1interface_1_1base_1_1_u_interface_meta.html", [
        [ "nsukit.interface.base.UInterface", "classnsukit_1_1interface_1_1base_1_1_u_interface.html", null ]
      ] ],
      [ "nsukit.middleware.base.UMiddlewareMeta", "classnsukit_1_1middleware_1_1base_1_1_u_middleware_meta.html", [
        [ "nsukit.middleware.base.UMiddleware", "classnsukit_1_1middleware_1_1base_1_1_u_middleware.html", null ]
      ] ]
    ] ],
    [ "Enum", null, [
      [ "nsukit.middleware.virtual_chnl.VirtualChnlMw.StreamMode", "classnsukit_1_1middleware_1_1virtual__chnl_1_1_virtual_chnl_mw_1_1_stream_mode.html", null ]
    ] ]
];