<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p82" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_82{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t2_82{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_82{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_82{left:138px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5_82{left:165px;bottom:1057px;letter-spacing:-0.16px;}
#t6_82{left:272px;bottom:1057px;}
#t7_82{left:294px;bottom:1057px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t8_82{left:475px;bottom:1057px;}
#t9_82{left:491px;bottom:1057px;letter-spacing:-0.15px;}
#ta_82{left:549px;bottom:1055px;letter-spacing:-0.09px;}
#tb_82{left:570px;bottom:1057px;letter-spacing:-0.05px;}
#tc_82{left:584px;bottom:1057px;letter-spacing:-0.16px;}
#td_82{left:124px;bottom:1023px;letter-spacing:0.12px;}
#te_82{left:178px;bottom:1023px;letter-spacing:0.11px;word-spacing:0.04px;}
#tf_82{left:138px;bottom:987px;letter-spacing:0.11px;word-spacing:0.01px;}
#tg_82{left:138px;bottom:968px;letter-spacing:0.11px;}
#th_82{left:568px;bottom:968px;letter-spacing:0.13px;word-spacing:-0.03px;}
#ti_82{left:740px;bottom:968px;letter-spacing:0.1px;word-spacing:0.03px;}
#tj_82{left:138px;bottom:950px;letter-spacing:0.11px;}
#tk_82{left:138px;bottom:932px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tl_82{left:138px;bottom:913px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tm_82{left:138px;bottom:895px;letter-spacing:0.11px;}
#tn_82{left:138px;bottom:858px;letter-spacing:0.11px;word-spacing:-0.35px;}
#to_82{left:198px;bottom:858px;letter-spacing:0.11px;word-spacing:-0.35px;}
#tp_82{left:138px;bottom:840px;letter-spacing:0.11px;word-spacing:0.02px;}
#tq_82{left:138px;bottom:592px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tr_82{left:138px;bottom:573px;letter-spacing:0.11px;}
#ts_82{left:138px;bottom:537px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tt_82{left:432px;bottom:534px;letter-spacing:0.18px;}
#tu_82{left:451px;bottom:537px;letter-spacing:0.11px;word-spacing:0.01px;}
#tv_82{left:165px;bottom:502px;letter-spacing:-0.18px;}
#tw_82{left:220px;bottom:502px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tx_82{left:165px;bottom:485px;letter-spacing:-0.15px;}
#ty_82{left:220px;bottom:485px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tz_82{left:467px;bottom:485px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t10_82{left:165px;bottom:468px;letter-spacing:-0.18px;}
#t11_82{left:220px;bottom:468px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t12_82{left:467px;bottom:468px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t13_82{left:165px;bottom:451px;letter-spacing:-0.15px;}
#t14_82{left:468px;bottom:451px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t15_82{left:165px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t16_82{left:138px;bottom:398px;letter-spacing:0.09px;word-spacing:0.01px;}
#t17_82{left:165px;bottom:366px;letter-spacing:-0.15px;}
#t18_82{left:468px;bottom:366px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t19_82{left:165px;bottom:349px;letter-spacing:-0.15px;}
#t1a_82{left:468px;bottom:349px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1b_82{left:165px;bottom:332px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1c_82{left:83px;bottom:286px;letter-spacing:0.19px;word-spacing:4.82px;}
#t1d_82{left:138px;bottom:243px;letter-spacing:0.11px;word-spacing:-0.36px;}
#t1e_82{left:138px;bottom:225px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1f_82{left:138px;bottom:207px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1g_82{left:137px;bottom:188px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1h_82{left:137px;bottom:170px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1i_82{left:137px;bottom:152px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1j_82{left:265px;bottom:806px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1k_82{left:262px;bottom:761px;letter-spacing:-0.12px;}
#t1l_82{left:402px;bottom:761px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1m_82{left:563px;bottom:778px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1n_82{left:604px;bottom:761px;letter-spacing:-0.14px;}
#t1o_82{left:287px;bottom:733px;letter-spacing:-0.18px;}
#t1p_82{left:454px;bottom:733px;letter-spacing:-0.17px;}
#t1q_82{left:567px;bottom:733px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1r_82{left:288px;bottom:709px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1s_82{left:454px;bottom:709px;letter-spacing:-0.16px;}
#t1t_82{left:626px;bottom:709px;letter-spacing:-0.09px;}
#t1u_82{left:287px;bottom:684px;letter-spacing:-0.17px;}
#t1v_82{left:454px;bottom:684px;letter-spacing:-0.12px;}
#t1w_82{left:618px;bottom:684px;letter-spacing:-0.19px;}
#t1x_82{left:630px;bottom:682px;letter-spacing:5.5px;}
#t1y_82{left:287px;bottom:657px;letter-spacing:-0.18px;}
#t1z_82{left:427px;bottom:657px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t20_82{left:626px;bottom:657px;letter-spacing:-0.11px;}
#t21_82{left:287px;bottom:633px;letter-spacing:-0.17px;}
#t22_82{left:425px;bottom:633px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t23_82{left:598px;bottom:633px;letter-spacing:-0.11px;word-spacing:-0.05px;}

.s1_82{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_82{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_82{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_82{font-size:14px;font-family:Courier_mw;color:#000;}
.s5_82{font-size:14px;font-family:SymbolMT_mx;color:#000;}
.s6_82{font-size:11px;font-family:Courier_mw;color:#000;}
.s7_82{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s8_82{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s9_82{font-size:12px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.sa_82{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.sb_82{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.sc_82{font-size:11px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts82" type="text/css" >

@font-face {
	font-family: Courier_mw;
	src: url("fonts/Courier_mw.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_mx;
	src: url("fonts/SymbolMT_mx.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg82Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg82" style="-webkit-user-select: none;"><object width="935" height="1210" data="82/82.svg" type="image/svg+xml" id="pdf82" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_82" class="t s1_82">Interrupts and Exceptions </span>
<span id="t2_82" class="t s2_82">82 </span><span id="t3_82" class="t s2_82">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t4_82" class="t s3_82">The general equation for the exception vector offset for a vectored interrupt is: </span>
<span id="t5_82" class="t s4_82">vectorOffset </span><span id="t6_82" class="t s5_82"> </span><span id="t7_82" class="t s4_82">0x200 + (vectorNumber </span><span id="t8_82" class="t s5_82"> </span><span id="t9_82" class="t s4_82">(IntCtl </span>
<span id="ta_82" class="t s6_82">VS </span>
<span id="tb_82" class="t s5_82"> </span><span id="tc_82" class="t s4_82">0b00000)) </span>
<span id="td_82" class="t s7_82">6.1.2.1 </span><span id="te_82" class="t s7_82">Software Hazards and the Interrupt System </span>
<span id="tf_82" class="t s3_82">Software writes to certain coprocessor 0 register fields may change the conditions under which an interrupt is taken. </span>
<span id="tg_82" class="t s3_82">This creates a coprocessor 0 (CP0) hazard, as described in the chapter </span><span id="th_82" class="t s8_82">“CP0 Hazards” on page 105</span><span id="ti_82" class="t s3_82">. In Release 1 of </span>
<span id="tj_82" class="t s3_82">the Architecture, there was no architecturally-defined method for bounding the number of instructions which would </span>
<span id="tk_82" class="t s3_82">be executed after the instruction which caused the interrupt state change and before the change to the interrupt state </span>
<span id="tl_82" class="t s3_82">was seen. In Release 2 of the Architecture, the EHB instruction was added, and this instruction can be used by soft- </span>
<span id="tm_82" class="t s3_82">ware to clear the hazard. </span>
<span id="tn_82" class="t s8_82">Table 6.5 </span><span id="to_82" class="t s3_82">lists the CP0 register fields which can cause a change to the interrupt state (either enabling interrupts which </span>
<span id="tp_82" class="t s3_82">were previously disabled or disabling interrupts which were previously enabled). </span>
<span id="tq_82" class="t s3_82">An EHB, executed after one of these fields is modified by the listed instruction, makes the change to the interrupt </span>
<span id="tr_82" class="t s3_82">state visible no later than the instruction following the EHB. </span>
<span id="ts_82" class="t s3_82">In the following example, a change to the Cause </span>
<span id="tt_82" class="t s9_82">IM </span>
<span id="tu_82" class="t s3_82">field is made visible by an EHB: </span>
<span id="tv_82" class="t s4_82">mfc0 </span><span id="tw_82" class="t s4_82">k0, C0_Status </span>
<span id="tx_82" class="t s4_82">ins </span><span id="ty_82" class="t s4_82">k0, zero, S_StatusIM4, 1 </span><span id="tz_82" class="t s4_82">/* Clear bit 4 of the IM field */ </span>
<span id="t10_82" class="t s4_82">mtc0 </span><span id="t11_82" class="t s4_82">k0, C0_Status </span><span id="t12_82" class="t s4_82">/* Re-write the register */ </span>
<span id="t13_82" class="t s4_82">ehb </span><span id="t14_82" class="t s4_82">/* Clear the hazard */ </span>
<span id="t15_82" class="t s4_82">/* Change to the interrupt state is seen no later than this instruction */ </span>
<span id="t16_82" class="t s3_82">Similarly, the effects of an DI instruction are made visible by an EHB: </span>
<span id="t17_82" class="t s4_82">di </span><span id="t18_82" class="t s4_82">/* Disable interrupts */ </span>
<span id="t19_82" class="t s4_82">ehb </span><span id="t1a_82" class="t s4_82">/* Clear the hazard */ </span>
<span id="t1b_82" class="t s4_82">/* Change to the interrupt state is seen no later than this instruction */ </span>
<span id="t1c_82" class="t sa_82">6.2 Exceptions </span>
<span id="t1d_82" class="t s3_82">Normal execution of instructions may be interrupted when an exception occurs. Such events can be generated as a by- </span>
<span id="t1e_82" class="t s3_82">product of instruction execution (e.g., an integer overflow caused by an add instruction or a TLB miss caused by a </span>
<span id="t1f_82" class="t s3_82">load instruction), or by an event not directly related to instruction execution (e.g., an external interrupt). When an </span>
<span id="t1g_82" class="t s3_82">exception occurs, the processor stops processing instructions, saves sufficient state to resume the interrupted instruc- </span>
<span id="t1h_82" class="t s3_82">tion stream, enters Kernel Mode, and starts a software exception handler. The saved state and the address of the soft- </span>
<span id="t1i_82" class="t s3_82">ware exception handler are a function of both the type of exception, and the current state of the processor. </span>
<span id="t1j_82" class="t s7_82">Table 6.5 Interrupt State Changes Made Visible by EHB </span>
<span id="t1k_82" class="t s1_82">Instruction(s) </span><span id="t1l_82" class="t s1_82">CP0 Register Written </span>
<span id="t1m_82" class="t s1_82">CP0 Register Field(s) </span>
<span id="t1n_82" class="t s1_82">Modified </span>
<span id="t1o_82" class="t sb_82">MTC0 </span><span id="t1p_82" class="t sb_82">Status </span><span id="t1q_82" class="t sb_82">IM, IPL, ERL, EXL, IE </span>
<span id="t1r_82" class="t sb_82">EI, DI </span><span id="t1s_82" class="t sb_82">Status </span><span id="t1t_82" class="t sb_82">IE </span>
<span id="t1u_82" class="t sb_82">MTC0 </span><span id="t1v_82" class="t sb_82">Cause </span><span id="t1w_82" class="t sb_82">IP </span>
<span id="t1x_82" class="t sc_82">10 </span>
<span id="t1y_82" class="t sb_82">MTC0 </span><span id="t1z_82" class="t sb_82">PerfCnt Control </span><span id="t20_82" class="t sb_82">IE </span>
<span id="t21_82" class="t sb_82">MTC0 </span><span id="t22_82" class="t sb_82">PerfCnt Counter </span><span id="t23_82" class="t sb_82">Event Count </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
