#include "rv32i.hpp"
#include "rv64i.hpp"
#include "rv128i.hpp"
#include "instr_helpers.hpp"
#include "rvc.hpp"

namespace riscv
{
	INSTRUCTION(NOP,
	[] (auto& /* cpu */, rv32i_instruction /* instr */) RVINSTR_ATTR() {
	},
	[] (char* buffer, size_t len, auto&, rv32i_instruction) -> int {
		return snprintf(buffer, len, "NOP");
	});

	INSTRUCTION(UNIMPLEMENTED,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		// handler
		if (instr.length() == 4)
			cpu.trigger_exception(UNIMPLEMENTED_INSTRUCTION, instr.whole);
		else
			cpu.trigger_exception(UNIMPLEMENTED_INSTRUCTION, instr.half[0]);
	},
	[] (char* buffer, size_t len, auto&, rv32i_instruction instr) -> int {
		// printer
		if (instr.length() == 4) {
			return snprintf(buffer, len, "UNIMPLEMENTED: 4-byte 0x%X (0x%X)",
							instr.opcode(), instr.whole);
		} else {
			return snprintf(buffer, len, "UNIMPLEMENTED: 2-byte %#hx F%#hx (%#hx)",
							rv32c_instruction { instr }.opcode(),
							rv32c_instruction { instr }.funct3(),
							instr.half[0]);
		}
	});

	INSTRUCTION(ILLEGAL,
	[] (auto& cpu, rv32i_instruction /* instr */) RVINSTR_ATTR() {
		cpu.trigger_exception(ILLEGAL_OPCODE);
	}, DECODED_INSTR(UNIMPLEMENTED).printer);

	INSTRUCTION(LOAD_I8,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& reg = cpu.reg(instr.Itype.rd);
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		reg = (RVSIGNTYPE(cpu)) (int8_t) cpu.machine().memory.template read<uint8_t>(addr);
	},
	[] (char* buffer, size_t len, auto& cpu, rv32i_instruction instr) -> int {
		static std::array<const char*, 8> f3 = {"LD.B", "LD.H", "LD.W", "LD.D", "LD.BU", "LD.HU", "LD.WU", "LD.Q"};
		return snprintf(buffer, len, "%s %s, [%s%+ld = 0x%lX]",
						f3[instr.Itype.funct3], RISCV::regname(instr.Itype.rd),
						RISCV::regname(instr.Itype.rs1), (long) instr.Itype.signed_imm(),
						(long) cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm());
	});

	INSTRUCTION(LOAD_I8_DUMMY,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		cpu.machine().memory.template read<uint8_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_I16,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& reg = cpu.reg(instr.Itype.rd);
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		reg = (RVSIGNTYPE(cpu)) (int16_t) cpu.machine().memory.template read<uint16_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_I16_DUMMY,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		cpu.machine().memory.template read<uint16_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_I32,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& reg = cpu.reg(instr.Itype.rd);
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		reg = (RVSIGNTYPE(cpu)) (int32_t) cpu.machine().memory.template read<uint32_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_I32_DUMMY,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		cpu.machine().memory.template read<uint32_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_I64,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& reg = cpu.reg(instr.Itype.rd);
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		reg = (RVSIGNTYPE(cpu)) (int64_t) cpu.machine().memory.template read<uint64_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_I64_DUMMY,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		cpu.machine().memory.template read<uint64_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_U8,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& reg = cpu.reg(instr.Itype.rd);
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		reg = cpu.machine().memory.template read<uint8_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_U16,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& reg = cpu.reg(instr.Itype.rd);
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		reg = cpu.machine().memory.template read<uint16_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_U32,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& reg = cpu.reg(instr.Itype.rd);
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		reg = cpu.machine().memory.template read<uint32_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_U64,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& reg = cpu.reg(instr.Itype.rd);
		const auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		reg = cpu.machine().memory.template read<uint64_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_U128,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& reg = cpu.reg(instr.Itype.rd);
		auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		addr &= ~(__uint128_t)0xF;
		reg = cpu.machine().memory.template read<__uint128_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(LOAD_U128_DUMMY,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto addr = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		addr &= ~(__uint128_t)0xF;
		cpu.machine().memory.template read<__uint128_t>(addr);
	}, DECODED_INSTR(LOAD_I8).printer);

	INSTRUCTION(STORE_I8_IMM,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto& value = cpu.reg(instr.Stype.rs2);
		const auto addr  = cpu.reg(instr.Stype.rs1) + instr.Stype.signed_imm();
		cpu.machine().memory.template write<uint8_t>(addr, value);
	},
	[] (char* buffer, size_t len, auto& cpu, rv32i_instruction instr) -> int {
		static std::array<const char*, 8> f3 = {"ST.B", "ST.H", "ST.W", "ST.D", "ST.Q", "???", "???", "???"};
		return snprintf(buffer, len, "%s %s, [%s%+ld] (0x%lX)",
						f3[instr.Stype.funct3], RISCV::regname(instr.Stype.rs2),
						RISCV::regname(instr.Stype.rs1), (long) instr.Stype.signed_imm(),
						(long) cpu.reg(instr.Stype.rs1) + instr.Stype.signed_imm());
	});

	INSTRUCTION(STORE_I8,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto& addr  = cpu.reg(instr.Stype.rs1);
		const auto& value = cpu.reg(instr.Stype.rs2);
		cpu.machine().memory.template write<uint8_t>(addr, value);
	}, DECODED_INSTR(STORE_I8_IMM).printer);

	INSTRUCTION(STORE_I16_IMM,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto& value = cpu.reg(instr.Stype.rs2);
		const auto addr  = cpu.reg(instr.Stype.rs1) + instr.Stype.signed_imm();
		cpu.machine().memory.template write<uint16_t>(addr, value);
	}, DECODED_INSTR(STORE_I8_IMM).printer);

	INSTRUCTION(STORE_I32_IMM,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto& value = cpu.reg(instr.Stype.rs2);
		const auto addr  = cpu.reg(instr.Stype.rs1) + instr.Stype.signed_imm();
		cpu.machine().memory.template write<uint32_t>(addr, value);
	}, DECODED_INSTR(STORE_I8_IMM).printer);

	INSTRUCTION(STORE_I64_IMM,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto& value = cpu.reg(instr.Stype.rs2);
		const auto addr  = cpu.reg(instr.Stype.rs1) + instr.Stype.signed_imm();
		cpu.machine().memory.template write<uint64_t>(addr, value);
	}, DECODED_INSTR(STORE_I8_IMM).printer);

	INSTRUCTION(STORE_I128_IMM,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		const auto& value = cpu.reg(instr.Stype.rs2);
		auto addr = cpu.reg(instr.Stype.rs1) + instr.Stype.signed_imm();
		addr &= ~(__uint128_t)0xF;
		cpu.machine().memory.template write<__uint128_t>(addr, value);
	}, DECODED_INSTR(STORE_I8_IMM).printer);

#ifdef RISCV_DEBUG
#define VERBOSE_BRANCH() \
	if (UNLIKELY(cpu.machine().verbose_jumps)) { \
		printf(">>> BRANCH jump to 0x%lX\n", (long) cpu.pc() + 4); \
	}
#else
#define VERBOSE_BRANCH() /* */
#endif

	INSTRUCTION(BRANCH_EQ,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		const auto reg1 = cpu.reg(instr.Btype.rs1);
		const auto reg2 = cpu.reg(instr.Btype.rs2);
		if (reg1 == reg2) {
			cpu.aligned_jump(cpu.pc() + instr.Btype.signed_imm() - 4);
			VERBOSE_BRANCH()
		}
	},
	[] (char* buffer, size_t len, auto& cpu, rv32i_instruction instr) -> int {
		// BRANCH compares two registers, BQE = equal taken, BNE = notequal taken
		static std::array<const char*, 8> f3 = {"BEQ", "BNE", "???", "???", "BLT", "BGE", "BLTU", "BGEU"};
		static std::array<const char*, 8> f1z = {"BEQ", "BNE", "???", "???", "BGTZ", "BLEZ", "BLTU", "BGEU"};
		static std::array<const char*, 8> f2z = {"BEQZ", "BNEZ", "???", "???", "BLTZ", "BGEZ", "BLTU", "BGEU"};
		if (instr.Btype.rs1 != 0 && instr.Btype.rs2) {
			return snprintf(buffer, len, "%s %s, %s => PC%+ld (0x%lX)",
							f3[instr.Btype.funct3],
							RISCV::regname(instr.Btype.rs1),
							RISCV::regname(instr.Btype.rs2),
							(long) instr.Btype.signed_imm(),
							(long) cpu.pc() + instr.Btype.signed_imm());
		} else {
			auto& array = (instr.Btype.rs1) ? f2z : f1z;
			auto  reg   = (instr.Btype.rs1) ? instr.Btype.rs1 : instr.Btype.rs2;
			return snprintf(buffer, len, "%s %s => PC%+ld (0x%lX)",
							array[instr.Btype.funct3],
							RISCV::regname(reg),
							(long) instr.Btype.signed_imm(),
							(long) cpu.pc() + instr.Btype.signed_imm());
		}
	});

	INSTRUCTION(BRANCH_NE,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		const auto reg1 = cpu.reg(instr.Btype.rs1);
		const auto reg2 = cpu.reg(instr.Btype.rs2);
		if (reg1 != reg2) {
			cpu.aligned_jump(cpu.pc() + instr.Btype.signed_imm() - 4);
			VERBOSE_BRANCH()
		}
	}, DECODED_INSTR(BRANCH_EQ).printer);

	INSTRUCTION(BRANCH_LT,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		const auto reg1 = cpu.reg(instr.Btype.rs1);
		const auto reg2 = cpu.reg(instr.Btype.rs2);
		if (RVTOSIGNED(reg1) < RVTOSIGNED(reg2)) {
			cpu.aligned_jump(cpu.pc() + instr.Btype.signed_imm() - 4);
			VERBOSE_BRANCH()
		}
	}, DECODED_INSTR(BRANCH_EQ).printer);

	INSTRUCTION(BRANCH_GE,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		const auto reg1 = cpu.reg(instr.Btype.rs1);
		const auto reg2 = cpu.reg(instr.Btype.rs2);
		if (RVTOSIGNED(reg1) >= RVTOSIGNED(reg2)) {
			cpu.aligned_jump(cpu.pc() + instr.Btype.signed_imm() - 4);
			VERBOSE_BRANCH()
		}
	}, DECODED_INSTR(BRANCH_EQ).printer);

	INSTRUCTION(BRANCH_LTU,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		const auto& reg1 = cpu.reg(instr.Btype.rs1);
		const auto& reg2 = cpu.reg(instr.Btype.rs2);
		if (reg1 < reg2) {
			cpu.aligned_jump(cpu.pc() + instr.Btype.signed_imm() - 4);
			VERBOSE_BRANCH()
		}
	}, DECODED_INSTR(BRANCH_EQ).printer);

	INSTRUCTION(BRANCH_GEU,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		const auto& reg1 = cpu.reg(instr.Btype.rs1);
		const auto& reg2 = cpu.reg(instr.Btype.rs2);
		if (reg1 >= reg2) {
			cpu.aligned_jump(cpu.pc() + instr.Btype.signed_imm() - 4);
			VERBOSE_BRANCH()
		}
	}, DECODED_INSTR(BRANCH_EQ).printer);

	INSTRUCTION(JALR,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		// jump to register + immediate
		// NOTE: if rs1 == rd, avoid clobber by storing address first
		const auto address = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		// Link *next* instruction (rd = PC + 4)
		if (LIKELY(instr.Itype.rd != 0)) {
			cpu.reg(instr.Itype.rd) = cpu.pc() + 4;
		}
		cpu.jump(address - 4);
#ifdef RISCV_DEBUG
		if (UNLIKELY(cpu.machine().verbose_jumps)) {
		printf(">>> JMP 0x%lX <-- %s = 0x%lX%+ld\n", (long) address,
				RISCV::regname(instr.Itype.rs1),
				(long) cpu.reg(instr.Itype.rs1), (long) instr.Itype.signed_imm());
		}
#endif
	},
	[] (char* buffer, size_t len, auto& cpu, rv32i_instruction instr) -> int {
		// RISC-V's RET instruction: return to register + immediate
		const char* variant = (instr.Itype.rs1 == REG_RA) ? "RET" : "JMP";
		const auto address = cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
		return snprintf(buffer, len, "%s %s%+ld (0x%lX)", variant,
						RISCV::regname(instr.Itype.rs1),
						(long) instr.Itype.signed_imm(), (long) address);
	});

	INSTRUCTION(JAL,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		// Link *next* instruction (rd = PC + 4)
		if (LIKELY(instr.Jtype.rd != 0)) {
			cpu.reg(instr.Jtype.rd) = cpu.pc() + 4;
		}
		// And Jump (relative)
		cpu.aligned_jump(cpu.pc() + instr.Jtype.jump_offset() - 4);
#ifdef RISCV_DEBUG
		if (UNLIKELY(cpu.machine().verbose_jumps)) {
			printf(">>> CALL 0x%lX <-- %s = 0x%lX\n", (long) cpu.pc(),
					RISCV::regname(instr.Jtype.rd),
					(long) cpu.reg(instr.Jtype.rd));
		}
#endif
	},
	[] (char* buffer, size_t len, auto& cpu, rv32i_instruction instr) -> int {
		if (instr.Jtype.rd != 0) {
		return snprintf(buffer, len, "JAL %s, PC%+ld (0x%lX)",
						RISCV::regname(instr.Jtype.rd), (long) instr.Jtype.jump_offset(),
						(long) cpu.pc() + instr.Jtype.jump_offset());
		}
		return snprintf(buffer, len, "JMP PC%+ld (0x%lX)",
						(long) instr.Jtype.jump_offset(),
						(long) cpu.pc() + instr.Jtype.jump_offset());
	});

	INSTRUCTION(OP_IMM,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& dst = cpu.reg(instr.Itype.rd);
		const auto src = cpu.reg(instr.Itype.rs1);
		switch (instr.Itype.funct3) {
		case 0x2: // SLTI:
			dst = (RVTOSIGNED(src) < instr.Itype.signed_imm()) ? 1 : 0;
			break;
		case 0x3: // SLTU:
			dst = (src < (unsigned) instr.Itype.signed_imm()) ? 1 : 0;
			break;
		case 0x4: // XORI:
			dst = src ^ instr.Itype.signed_imm();
			break;
		case 0x5: // SRLI / SRAI:
			if (LIKELY(!instr.Itype.is_srai())) {
				if constexpr (RVIS128BIT(cpu))
					dst = src >> instr.Itype.shift128_imm();
				else if constexpr (RVIS64BIT(cpu))
					dst = src >> instr.Itype.shift64_imm();
				else
					dst = src >> instr.Itype.shift_imm();
			} else { // SRAI: preserve the sign bit
				const auto bit = RVREGTYPE(cpu){1} << (sizeof(src) * 8 - 1);
				const bool is_signed = (src & bit) != 0;
				if constexpr (RVIS128BIT(cpu)) {
					const uint32_t shifts = instr.Itype.shift128_imm();
					dst = RV128I::SRA(is_signed, shifts, src);
				} else if constexpr (RVIS64BIT(cpu)) {
					const uint32_t shifts = instr.Itype.shift64_imm();
					dst = RV64I::SRA(is_signed, shifts, src);
				} else {
					const uint32_t shifts = instr.Itype.shift_imm();
					dst = RV32I::SRA(is_signed, shifts, src);
				}
			}
			break;
		case 0x6: // ORI: Or sign-extended 12-bit immediate
			cpu.reg(instr.Itype.rd) =
				cpu.reg(instr.Itype.rs1) | instr.Itype.signed_imm();
			break;
		case 0x7: // ANDI: And sign-extended 12-bit immediate
			cpu.reg(instr.Itype.rd) =
				cpu.reg(instr.Itype.rs1) & instr.Itype.signed_imm();
			break;
		}
	},
	[] (char* buffer, size_t len, auto& cpu, rv32i_instruction instr) -> int
	{
		if (instr.Itype.imm == 0)
		{
			// this is the official NOP instruction (ADDI x0, x0, 0)
			if (instr.Itype.rd == 0 && instr.Itype.rs1 == 0) {
				return snprintf(buffer, len, "NOP");
			}
			static std::array<const char*, 8> func3 = {"MV", "SLL", "SLT", "SLT", "XOR", "SRL", "OR", "AND"};
			return snprintf(buffer, len, "%s %s, %s",
							func3[instr.Itype.funct3],
							RISCV::regname(instr.Itype.rd),
							RISCV::regname(instr.Itype.rs1));
		}
		else if (instr.Itype.rs1 != 0 && instr.Itype.funct3 == 1) {
			const auto shift = (RVIS64BIT(cpu)) ? instr.Itype.shift64_imm() : instr.Itype.shift_imm();
			return snprintf(buffer, len, "SLLI %s, %s << %u (0x%lX)",
							RISCV::regname(instr.Itype.rd),
							RISCV::regname(instr.Itype.rs1),
							shift,
							(long) cpu.reg(instr.Itype.rs1) << shift);
		} else if (instr.Itype.rs1 != 0 && instr.Itype.funct3 == 5) {
			const auto shift = (RVIS64BIT(cpu)) ? instr.Itype.shift64_imm() : instr.Itype.shift_imm();
			return snprintf(buffer, len, "%s %s, %s >> %u (0x%lX)",
							(instr.Itype.is_srai() ? "SRAI" : "SRLI"),
							RISCV::regname(instr.Itype.rd),
							RISCV::regname(instr.Itype.rs1),
							shift,
							(long) cpu.reg(instr.Itype.rs1) >> shift);
		} else if (instr.Itype.rs1 != 0) {
			static std::array<const char*, 8> func3 = {"ADDI", "SLLI", "SLTI", "SLTU", "XORI", "SRLI", "ORI", "ANDI"};
			if (!(instr.Itype.funct3 == 4 && instr.Itype.signed_imm() == -1)) {
				return snprintf(buffer, len, "%s %s, %s%+ld (0x%lX)",
								func3[instr.Itype.funct3],
								RISCV::regname(instr.Itype.rd),
								RISCV::regname(instr.Itype.rs1),
								(long) instr.Itype.signed_imm(),
								(long) cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm());
			} else {
				return snprintf(buffer, len, "NOT %s, %s",
								RISCV::regname(instr.Itype.rd),
								RISCV::regname(instr.Itype.rs1));
			}
		}
		static std::array<const char*, 8> func3 = {"LINT", "SLLI", "SLTI", "SLTU", "XORI", "SRLI", "ORI", "ANDI"};
		return snprintf(buffer, len, "%s %s, %ld",
						func3[instr.Itype.funct3],
						RISCV::regname(instr.Itype.rd),
						(long) instr.Itype.signed_imm());
	});

	INSTRUCTION(OP_IMM_ADDI,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		// ADDI: Add sign-extended 12-bit immediate
		cpu.reg(instr.Itype.rd) =
			cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm();
	}, DECODED_INSTR(OP_IMM).printer);

	INSTRUCTION(OP_IMM_LI,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		// LI: Load sign-extended 12-bit immediate
		cpu.reg(instr.Itype.rd) = instr.Itype.signed_imm();
	}, DECODED_INSTR(OP_IMM).printer);

	INSTRUCTION(OP_IMM_SLLI,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		auto& dst = cpu.reg(instr.Itype.rd);
		const auto src = cpu.reg(instr.Itype.rs1);
		// SLLI: Logical left-shift 5/6-bit immediate
		if constexpr (RVIS128BIT(cpu))
			dst = src << instr.Itype.shift128_imm();
		else if constexpr (RVIS64BIT(cpu))
			dst = src << instr.Itype.shift64_imm();
		else
			dst = src << instr.Itype.shift_imm();
	}, DECODED_INSTR(OP_IMM).printer);

	INSTRUCTION(OP,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR()
	{
		auto& dst = cpu.reg(instr.Rtype.rd);
		const auto src1 = cpu.reg(instr.Rtype.rs1);
		const auto src2 = cpu.reg(instr.Rtype.rs2);

		switch (instr.Rtype.jumptable_friendly_op()) {
			case 0x0: // ADD / SUB
				dst = src1 + (!instr.Rtype.is_f7() ? src2 : -src2);
				return;
			case 0x1: // SLL
				if constexpr (RVIS128BIT(cpu)) {
					dst = src1 << (src2 & 0x7F);
				} else if constexpr (RVIS64BIT(cpu)) {
					dst = src1 << (src2 & 0x3F);
				} else {
					dst = src1 << (src2 & 0x1F);
				}
				return;
			case 0x2: // SLT
				dst = (RVTOSIGNED(src1) < RVTOSIGNED(src2)) ? 1 : 0;
				return;
			case 0x3: // SLTU
				dst = (src1 < src2) ? 1 : 0;
				return;
			case 0x4: // XOR
				dst = src1 ^ src2;
				return;
			case 0x5: // SRL / SRA
				if (!instr.Rtype.is_f7()) { // SRL
					if constexpr (RVIS128BIT(cpu)) {
						dst = src1 >> (src2 & 0x7F); // max 127 shifts!
					} else if constexpr (RVIS64BIT(cpu)) {
						dst = src1 >> (src2 & 0x3F); // max 63 shifts!
					} else {
						dst = src1 >> (src2 & 0x1F); // max 31 shifts!
					}
				} else { // SRA
					const auto bit = RVREGTYPE(cpu){1} << (sizeof(src1) * 8 - 1);
					const bool is_signed = (src1 & bit) != 0;
					if constexpr (RVIS128BIT(cpu)) {
						const uint32_t shifts = src2 & 0x7F; // max 127 shifts!
						dst = RV128I::SRA(is_signed, shifts, src1);
					} else if constexpr (RVIS64BIT(cpu)) {
						const uint32_t shifts = src2 & 0x3F; // max 63 shifts!
						dst = RV64I::SRA(is_signed, shifts, src1);
					} else {
						const uint32_t shifts = src2 & 0x1F; // max 31 shifts!
						dst = RV32I::SRA(is_signed, shifts, src1);
					}
				}
				return;
			case 0x6: // OR
				dst = src1 | src2;
				return;
			case 0x7: // AND
				dst = src1 & src2;
				return;
			// extension RV32M / RV64M
			case 0x10: // MUL
				dst = RVTOSIGNED(src1) * RVTOSIGNED(src2);
				return;
			case 0x11: // MULH (signed x signed)
				if constexpr (RVIS32BIT(cpu)) {
					dst = ((int64_t) src1 * (int64_t) src2) >> 32u;
				} else if constexpr (RVIS64BIT(cpu)) {
					dst = ((__int128_t) src1 * (__int128_t) src2) >> 64ul;
				} else {
					dst = 0;
				}
				return;
			case 0x12: // MULHSU (signed x unsigned)
				if constexpr (RVIS32BIT(cpu)) {
					dst = ((int64_t) src1 * (uint64_t) src2) >> 32u;
				} else if constexpr (RVIS64BIT(cpu)) {
					dst = ((__int128_t) src1 * (__uint128_t) src2) >> 64ul;
				} else {
					dst = 0;
				}
				return;
			case 0x13: // MULHU (unsigned x unsigned)
				if constexpr (RVIS32BIT(cpu)) {
					dst = ((uint64_t) src1 * (uint64_t) src2) >> 32u;
				} else if constexpr (RVIS64BIT(cpu)) {
					dst = ((__uint128_t) src1 * (__uint128_t) src2) >> 64ul;
				} else {
					dst = 0;
				}
				return;
			case 0x14: // DIV
				// division by zero is not an exception
				if (LIKELY(RVTOSIGNED(src2) != 0)) {
					if constexpr (RVIS64BIT(cpu)) {
						// vi_instr.cpp:444:2: runtime error:
						// division of -9223372036854775808 by -1 cannot be represented in type 'long'
						if (LIKELY(!(src1 == -9223372036854775808ull && src2 == -1ull)))
							dst = RVTOSIGNED(src1) / RVTOSIGNED(src2);
					} else {
						// rv32i_instr.cpp:301:2: runtime error:
						// division of -2147483648 by -1 cannot be represented in type 'int'
						if (LIKELY(!(src1 == 2147483648 && src2 == 4294967295)))
							dst = RVTOSIGNED(src1) / RVTOSIGNED(src2);
					}
				}
				return;
			case 0x15: // DIVU
				if (LIKELY(src2 != 0)) dst = src1 / src2;
				return;
			case 0x16: // REM
				if (LIKELY(src2 != 0)) {
					if constexpr(RVIS32BIT(cpu)) {
						if (LIKELY(!(src1 == 2147483648 && src2 == 4294967295)))
							dst = RVTOSIGNED(src1) % RVTOSIGNED(src2);
					} else if constexpr (RVIS64BIT(cpu)) {
						if (LIKELY(!(src1 == -9223372036854775808ull && src2 == -1ull)))
							dst = RVTOSIGNED(src1) % RVTOSIGNED(src2);
					} else {
						dst = RVTOSIGNED(src1) % RVTOSIGNED(src2);
					}
				}
				return;
			case 0x17: // REMU
				if (LIKELY(src2 != 0)) {
					dst = src1 % src2;
				}
				return;
		}
	},
	[] (char* buffer, size_t len, auto&, rv32i_instruction instr) -> int
	{
		if (!instr.Rtype.is_32M())
		{
			static std::array<const char*, 8*2> func3 = {
				"ADD", "SLL", "SLT", "SLTU", "XOR", "SRL", "OR", "AND",
				"SUB", "SLL", "SLT", "SLTU", "XOR", "SRA", "OR", "AND"};
			const int EX = instr.Rtype.is_f7() ? 8 : 0;
			return snprintf(buffer, len, "%s %s %s, %s",
							RISCV::regname(instr.Rtype.rs1),
							func3[instr.Rtype.funct3 + EX],
							RISCV::regname(instr.Rtype.rs2),
							RISCV::regname(instr.Rtype.rd));
		}
		else {
			static std::array<const char*, 8> func3 = {
				"MUL", "MULH", "MULHSU", "MULHU", "DIV", "DIVU", "REM", "REMU"};
			return snprintf(buffer, len, "%s %s %s, %s",
							RISCV::regname(instr.Rtype.rs1),
							func3[instr.Rtype.funct3],
							RISCV::regname(instr.Rtype.rs2),
							RISCV::regname(instr.Rtype.rd));
		}
	});

	INSTRUCTION(SYSTEM,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		cpu.machine().system(cpu, instr);
	},
	[] (char* buffer, size_t len, auto&, rv32i_instruction instr) -> int {
		// system functions
		static std::array<const char*, 2> etype = {"ECALL", "EBREAK"};
		if (instr.Itype.imm < 2 && instr.Itype.funct3 == 0) {
			return snprintf(buffer, len, "SYS %s", etype.at(instr.Itype.imm));
		} else if (instr.Itype.imm == 0x105 && instr.Itype.funct3 == 0) {
			return snprintf(buffer, len, "SYS WFI");
		} else if (instr.Itype.funct3 == 0x2) {
			// CSRRS
			switch (instr.Itype.imm) {
				case 0x001:
					return snprintf(buffer, len, "RDCSR FFLAGS %s", RISCV::regname(instr.Itype.rd));
				case 0x002:
					return snprintf(buffer, len, "RDCSR FRM %s", RISCV::regname(instr.Itype.rd));
				case 0x003:
					return snprintf(buffer, len, "RDCSR FCSR %s", RISCV::regname(instr.Itype.rd));
				case 0xC00:
					return snprintf(buffer, len, "RDCYCLE.L %s", RISCV::regname(instr.Itype.rd));
				case 0xC01:
					return snprintf(buffer, len, "RDINSTRET.L %s", RISCV::regname(instr.Itype.rd));
				case 0xC80:
					return snprintf(buffer, len, "RDCYCLE.U %s", RISCV::regname(instr.Itype.rd));
				case 0xC81:
					return snprintf(buffer, len, "RDINSTRET.U %s", RISCV::regname(instr.Itype.rd));
			}
			return snprintf(buffer, len, "CSRRS (unknown), %s", RISCV::regname(instr.Itype.rd));
		} else {
			return snprintf(buffer, len, "SYS ???");
		}
	});

	INSTRUCTION(SYSCALL,
	[] (auto& cpu, rv32i_instruction) RVINSTR_ATTR() {
		cpu.machine().system_call(cpu.reg(REG_ECALL));
	}, DECODED_INSTR(SYSTEM).printer);

	INSTRUCTION(EBREAK,
	[] (auto& cpu, rv32i_instruction) RVINSTR_ATTR() {
		cpu.machine().ebreak();
	}, DECODED_INSTR(SYSTEM).printer);

	INSTRUCTION(WFI,
	[] (auto& cpu, rv32i_instruction) RVINSTR_ATTR() {
		cpu.machine().stop();
	}, DECODED_INSTR(SYSTEM).printer);

	INSTRUCTION(LUI,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		cpu.reg(instr.Utype.rd) = (int32_t) instr.Utype.upper_imm();
	},
	[] (char* buffer, size_t len, auto&, rv32i_instruction instr) -> int {
		return snprintf(buffer, len, "LUI %s, 0x%lX",
						RISCV::regname(instr.Utype.rd),
						(long) instr.Utype.upper_imm());
	});

	INSTRUCTION(AUIPC,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		cpu.reg(instr.Utype.rd) = cpu.pc() + instr.Utype.upper_imm();
	},
	[] (char* buffer, size_t len, auto& cpu, rv32i_instruction instr) -> int {
		return snprintf(buffer, len, "AUIPC %s, PC+0x%lX (0x%lX)",
						RISCV::regname(instr.Utype.rd),
						(long) instr.Utype.upper_imm(),
						(long) cpu.pc() + instr.Utype.upper_imm());
	});

	INSTRUCTION(OP_IMM32,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		auto& dst = cpu.reg(instr.Itype.rd);
		const int32_t src = cpu.reg(instr.Itype.rs1);
		switch (instr.Itype.funct3) {
		case 0x0:
			// ADDIW: Add sign-extended 12-bit immediate
			dst = RVSIGNEXTW(cpu) (src + instr.Itype.signed_imm());
			return;
		case 0x1: // SLLIW:
			dst = RVSIGNEXTW(cpu) (src << instr.Itype.shift_imm());
			return;
		case 0x5: // SRLIW / SRAIW:
			if (LIKELY(!instr.Itype.is_srai())) {
				dst = RVSIGNEXTW(cpu) (src >> instr.Itype.shift_imm());
			} else { // SRAIW: preserve the sign bit
				const uint32_t shifts = instr.Itype.shift_imm();
				const bool is_signed = (src & 0x80000000) != 0;
				dst = RVSIGNEXTW(cpu) RV32I::SRA(is_signed, shifts, src);
			}
			return;
		}
		cpu.trigger_exception(ILLEGAL_OPERATION);
	},
	[] (char* buffer, size_t len, auto& cpu, rv32i_instruction instr) -> int {
		if (instr.Itype.imm == 0)
		{
			// this is the official NOP instruction (ADDI x0, x0, 0)
			if (instr.Itype.rd == 0 && instr.Itype.rs1 == 0) {
				return snprintf(buffer, len, "NOP");
			}
			static std::array<const char*, 8> func3 = {"MV", "SLL", "SLT", "SLT", "XOR", "SRL", "OR", "AND"};
			return snprintf(buffer, len, "%sW %s, %s",
							func3[instr.Itype.funct3],
							RISCV::regname(instr.Itype.rd),
							RISCV::regname(instr.Itype.rs1));
		}
		else if (instr.Itype.rs1 != 0 && instr.Itype.funct3 == 1) {
			return snprintf(buffer, len, "SLLIW %s, %s << %u (0x%lX)",
							RISCV::regname(instr.Itype.rd),
							RISCV::regname(instr.Itype.rs1),
							instr.Itype.shift_imm(),
							(long) cpu.reg(instr.Itype.rs1) << instr.Itype.shift_imm());
		} else if (instr.Itype.rs1 != 0 && instr.Itype.funct3 == 5) {
			return snprintf(buffer, len, "%sW %s, %s >> %u (0x%lX)",
							(instr.Itype.is_srai() ? "SRAI" : "SRLI"),
							RISCV::regname(instr.Itype.rd),
							RISCV::regname(instr.Itype.rs1),
							instr.Itype.shift_imm(),
							(long) cpu.reg(instr.Itype.rs1) >> instr.Itype.shift_imm());
		} else if (instr.Itype.rs1 != 0) {
			static std::array<const char*, 8> func3 = {"ADDI", "SLLI", "SLTI", "SLTU", "XORI", "SRLI", "ORI", "ANDI"};
			if (!(instr.Itype.funct3 == 4 && instr.Itype.signed_imm() == -1)) {
				return snprintf(buffer, len, "%sW %s, %s%+ld (0x%lX)",
								func3[instr.Itype.funct3],
								RISCV::regname(instr.Itype.rd),
								RISCV::regname(instr.Itype.rs1),
								(long) instr.Itype.signed_imm(),
								(long) cpu.reg(instr.Itype.rs1) + instr.Itype.signed_imm());
			} else {
				return snprintf(buffer, len, "NOTW %s, %s",
								RISCV::regname(instr.Itype.rd),
								RISCV::regname(instr.Itype.rs1));
			}
		}
		static std::array<const char*, 8> func3 = {"LINT", "SLLI", "SLTI", "SLTU", "XORI", "SRLI", "ORI", "ANDI"};
		return snprintf(buffer, len, "%sW %s, %ld",
						func3[instr.Itype.funct3],
						RISCV::regname(instr.Itype.rd),
						(long) instr.Itype.signed_imm());
	});

	INSTRUCTION(OP_IMM32_ADDIW,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		auto& dst = cpu.reg(instr.Itype.rd);
		const int32_t src = cpu.reg(instr.Itype.rs1);
		// ADDIW: Add 32-bit sign-extended 12-bit immediate
		dst = RVSIGNEXTW(cpu) (src + instr.Itype.signed_imm());
	}, DECODED_INSTR(OP_IMM32).printer);

	INSTRUCTION(OP32,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		auto& dst = cpu.reg(instr.Rtype.rd);
		const int32_t src1 = cpu.reg(instr.Rtype.rs1);
		const int32_t src2 = cpu.reg(instr.Rtype.rs2);

		switch (instr.Rtype.jumptable_friendly_op()) {
			case 0x0: // ADDW / SUBW
				dst = RVSIGNEXTW(cpu) (src1 + (!instr.Rtype.is_f7() ? src2 : -src2));
				return;
			case 0x1: // SLLW
				dst = RVSIGNEXTW(cpu) (src1 << (src2 & 0x1F));
				return;
			case 0x5: // SRLW / SRAW
				if (!instr.Rtype.is_f7()) { // SRL
					dst = RVSIGNEXTW(cpu) (src1 >> (src2 & 0x1F));
				} else { // SRAW
					const bool is_signed = (src1 & 0x80000000) != 0;
					const uint32_t shifts = src2 & 0x1F; // max 31 shifts!
					dst = RVSIGNEXTW(cpu) (RV32I::SRA(is_signed, shifts, src1));
				}
				return;
			// M-extension
			case 0x10: // MULW
				dst = (int32_t) (src1 * src2);
				return;
			case 0x14: // DIVW
				// division by zero is not an exception
				if (LIKELY((uint32_t) src2 != 0)) {
					// division of -2147483648 by -1 cannot be represented in type 'int'
					if (LIKELY(!(src1 == -2147483648 && src2 == -1))) {
						dst = RVSIGNEXTW(cpu) (src1 / src2);
					}
				}
				return;
			case 0x15: // DIVUW
				if (LIKELY((uint32_t) src2 != 0)) {
					dst = RVSIGNEXTW(cpu) ((uint32_t) src1 / (uint32_t) src2);
				}
				return;
			case 0x16: // REMW
				if (LIKELY(src2 != 0)) {
					if (LIKELY(!(src1 == -2147483648 && src2 == -1))) {
						dst = RVSIGNEXTW(cpu) (src1 % src2);
					}
				}
				return;
			case 0x17: // REMUW
				if (LIKELY((uint32_t) src2 != 0)) {
					dst = RVSIGNEXTW(cpu) ((uint32_t) src1 % (uint32_t) src2);
				}
				return;
		}
		cpu.trigger_exception(ILLEGAL_OPERATION);
	},
	[] (char* buffer, size_t len, auto&, rv32i_instruction instr) -> int {
		if (!instr.Rtype.is_32M())
		{
			static std::array<const char*, 8*2> func3 = {
				"ADD", "SLL", "SLT", "SLTU", "XOR", "SRL", "OR", "AND",
				"SUB", "SLL", "SLT", "SLTU", "XOR", "SRA", "OR", "AND"};
			const int EX = instr.Rtype.is_f7() ? 8 : 0;
			return snprintf(buffer, len, "%s %sW %s, %s",
							RISCV::regname(instr.Rtype.rs1),
							func3[instr.Rtype.funct3 + EX],
							RISCV::regname(instr.Rtype.rs2),
							RISCV::regname(instr.Rtype.rd));
		}
		else {
			static std::array<const char*, 8> func3 = {
				"MUL", "MULH", "MULHSU", "MULHU", "DIV", "DIVU", "REM", "REMU"};
			return snprintf(buffer, len, "%s %sW %s, %s",
							RISCV::regname(instr.Rtype.rs1),
							func3[instr.Rtype.funct3],
							RISCV::regname(instr.Rtype.rs2),
							RISCV::regname(instr.Rtype.rd));
		}
	});

	INSTRUCTION(OP32_ADDW,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		auto& dst = cpu.reg(instr.Rtype.rd);
		const int32_t src1 = cpu.reg(instr.Rtype.rs1);
		const int32_t src2 = cpu.reg(instr.Rtype.rs2);
		dst = RVSIGNEXTW(cpu) (src1 + (!instr.Rtype.is_f7() ? src2 : -src2));
	}, DECODED_INSTR(OP32).printer);

	INSTRUCTION(OP_IMM64,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		auto& dst = cpu.reg(instr.Itype.rd);
		const int64_t src = cpu.reg(instr.Itype.rs1);
		switch (instr.Itype.funct3) {
		case 0x0:
			// ADDI.D: Add sign-extended 12-bit immediate
			dst = RVSIGNEXTD(cpu) (src + instr.Itype.shift64_imm());
			return;
		case 0x1: // SLLI.D:
			dst = RVSIGNEXTD(cpu) (src << instr.Itype.shift64_imm());
			return;
		case 0x5: // SRLI.D / SRAI.D:
			if (LIKELY(!instr.Itype.is_srai())) {
				dst = RVSIGNEXTD(cpu) (src >> instr.Itype.shift64_imm());
			} else { // SRAIW: preserve the sign bit
				const uint32_t shifts = instr.Itype.shift64_imm();
				const bool is_signed = (src & 0x80000000) != 0;
				dst = RVSIGNEXTD(cpu) RV64I::SRA(is_signed, shifts, src);
			}
			return;
		}
		cpu.trigger_exception(ILLEGAL_OPERATION);
	}, DECODED_INSTR(OP_IMM32).printer);

	INSTRUCTION(OP64,
	[] (auto& cpu, rv32i_instruction instr) RVINSTR_ATTR() {
		auto& dst = cpu.reg(instr.Rtype.rd);
		const int64_t src1 = cpu.reg(instr.Rtype.rs1);
		const int64_t src2 = cpu.reg(instr.Rtype.rs2);

		switch (instr.Rtype.jumptable_friendly_op()) {
			case 0x0: // ADD.D / SUB.D
				dst = RVSIGNEXTD(cpu) (src1 + (!instr.Rtype.is_f7() ? src2 : -src2));
				return;
			case 0x1: // SLL.D
				dst = RVSIGNEXTD(cpu) (src1 << (src2 & 0x1F));
				return;
			case 0x5: // SRL.D
				if (!instr.Rtype.is_f7()) {
					dst = RVSIGNEXTD(cpu) (src1 >> (src2 & 0x3F));
				} else { // SRA.D
					const bool is_signed = (src1 & 0x80000000) != 0;
					const uint32_t shifts = src2 & 0x3F; // max 63 shifts!
					dst = RVSIGNEXTD(cpu) (RV64I::SRA(is_signed, shifts, src1));
				}
				return;
			// M-extension
			case 0x10: // MUL.D
				dst = (int64_t) (src1 * src2);
				return;
			case 0x14: // DIV.D
				// division by zero is not an exception
				if (LIKELY((uint64_t) src2 != 0)) {
					dst = RVSIGNEXTD(cpu) (src1 / src2);
				}
				return;
			case 0x15: // DIVU.D
				if (LIKELY((uint64_t) src2 != 0)) {
					dst = RVSIGNEXTD(cpu) ((uint64_t) src1 / (uint64_t) src2);
				}
				return;
			case 0x16: // REM.D
				if (LIKELY(src2 != 0)) {
					if (LIKELY(!(src1 == -2147483648 && src2 == -1))) {
						dst = RVSIGNEXTD(cpu) (src1 % src2);
					}
				}
				return;
			case 0x17: // REMU.D
				if (LIKELY((uint32_t) src2 != 0)) {
					dst = RVSIGNEXTD(cpu) ((uint64_t) src1 % (uint64_t) src2);
				}
				return;
		}
		cpu.trigger_exception(ILLEGAL_OPERATION);
	}, DECODED_INSTR(OP32).printer);

	INSTRUCTION(FENCE,
	[] (auto&, rv32i_instruction /* instr */) {
		// literally do nothing, unless...
	},
	[] (char* buffer, size_t len, auto&, rv32i_instruction) -> int {
		// printer
		return snprintf(buffer, len, "FENCE");
	});
}
