<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='No_svn_archive_link_available.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: psudorandom_lfsr
    <br/>
    Created: Apr 19, 2015
    <br/>
    Updated: Apr 20, 2015
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This generator is capable of generating psudorandom 8-bit numbers or producing a serial bit-stream with psudorandom properties.
     <br/>
     The component was designed in VHDL and is fully functional.  Current developments include extending the generator so that it is scalable to  16-bit, 32-bit or larger designs.
     <br/>
     This design has been verified in Xilinx ISE ISim and on the Spartan 6 (Digilent Nexys 3).
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 05 June 2015 by freerangefactory.org</p>
