--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf nexys3.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 378 paths analyzed, 91 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.280ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X27Y42.A1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_14 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_14 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.CQ      Tcko                  0.447   clock_divider.counter<15>
                                                       clock_divider.counter_14
    SLICE_X27Y43.A1      net (fanout=2)        0.609   clock_divider.counter<14>
    SLICE_X27Y43.A       Tilo                  0.259   GND_5_o_clock_divider.counter[25]_equal_80_o<25>2
                                                       GND_5_o_clock_divider.counter[25]_equal_80_o<25>3
    SLICE_X27Y42.A1      net (fanout=1)        0.596   GND_5_o_clock_divider.counter[25]_equal_80_o<25>2
    SLICE_X27Y42.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (1.028ns logic, 1.205ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_12 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_12 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.AQ      Tcko                  0.447   clock_divider.counter<15>
                                                       clock_divider.counter_12
    SLICE_X27Y43.A2      net (fanout=2)        0.605   clock_divider.counter<12>
    SLICE_X27Y43.A       Tilo                  0.259   GND_5_o_clock_divider.counter[25]_equal_80_o<25>2
                                                       GND_5_o_clock_divider.counter[25]_equal_80_o<25>3
    SLICE_X27Y42.A1      net (fanout=1)        0.596   GND_5_o_clock_divider.counter[25]_equal_80_o<25>2
    SLICE_X27Y42.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (1.028ns logic, 1.201ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_13 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_13 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.BQ      Tcko                  0.447   clock_divider.counter<15>
                                                       clock_divider.counter_13
    SLICE_X27Y43.A4      net (fanout=2)        0.447   clock_divider.counter<13>
    SLICE_X27Y43.A       Tilo                  0.259   GND_5_o_clock_divider.counter[25]_equal_80_o<25>2
                                                       GND_5_o_clock_divider.counter[25]_equal_80_o<25>3
    SLICE_X27Y42.A1      net (fanout=1)        0.596   GND_5_o_clock_divider.counter[25]_equal_80_o<25>2
    SLICE_X27Y42.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (1.028ns logic, 1.043ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X27Y42.A6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_24 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.130ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_24 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y46.AQ      Tcko                  0.447   clock_divider.counter<25>
                                                       clock_divider.counter_24
    SLICE_X27Y46.A2      net (fanout=2)        0.605   clock_divider.counter<24>
    SLICE_X27Y46.A       Tilo                  0.259   N34
                                                       GND_5_o_clock_divider.counter[25]_equal_80_o<25>5_SW0
    SLICE_X27Y42.A6      net (fanout=1)        0.497   N34
    SLICE_X27Y42.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (1.028ns logic, 1.102ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_25 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_25 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y46.BQ      Tcko                  0.447   clock_divider.counter<25>
                                                       clock_divider.counter_25
    SLICE_X27Y46.A5      net (fanout=2)        0.194   clock_divider.counter<25>
    SLICE_X27Y46.A       Tilo                  0.259   N34
                                                       GND_5_o_clock_divider.counter[25]_equal_80_o<25>5_SW0
    SLICE_X27Y42.A6      net (fanout=1)        0.497   N34
    SLICE_X27Y42.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (1.028ns logic, 0.691ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X27Y42.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.BQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X27Y42.C2      net (fanout=2)        0.623   clock_divider.counter<1>
    SLICE_X27Y42.C       Tilo                  0.259   cpu_clock
                                                       GND_5_o_clock_divider.counter[25]_equal_80_o<25>1
    SLICE_X27Y42.A2      net (fanout=1)        0.437   GND_5_o_clock_divider.counter[25]_equal_80_o<25>
    SLICE_X27Y42.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (1.028ns logic, 1.060ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X27Y42.C1      net (fanout=2)        0.615   clock_divider.counter<4>
    SLICE_X27Y42.C       Tilo                  0.259   cpu_clock
                                                       GND_5_o_clock_divider.counter[25]_equal_80_o<25>1
    SLICE_X27Y42.A2      net (fanout=1)        0.437   GND_5_o_clock_divider.counter[25]_equal_80_o<25>
    SLICE_X27Y42.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (1.028ns logic, 1.052ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X27Y42.C3      net (fanout=2)        0.486   clock_divider.counter<0>
    SLICE_X27Y42.C       Tilo                  0.259   cpu_clock
                                                       GND_5_o_clock_divider.counter[25]_equal_80_o<25>1
    SLICE_X27Y42.A2      net (fanout=1)        0.437   GND_5_o_clock_divider.counter[25]_equal_80_o<25>
    SLICE_X27Y42.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (1.028ns logic, 0.923ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_5 (SLICE_X26Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_5 (FF)
  Destination:          clock_divider.counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_5 to clock_divider.counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.BQ      Tcko                  0.234   clock_divider.counter<7>
                                                       clock_divider.counter_5
    SLICE_X26Y41.B5      net (fanout=2)        0.063   clock_divider.counter<5>
    SLICE_X26Y41.CLK     Tah         (-Th)    -0.237   clock_divider.counter<7>
                                                       clock_divider.counter<5>_rt
                                                       Mcount_clock_divider.counter_cy<7>
                                                       clock_divider.counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_17 (SLICE_X26Y44.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_17 (FF)
  Destination:          clock_divider.counter_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_17 to clock_divider.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.BQ      Tcko                  0.234   clock_divider.counter<19>
                                                       clock_divider.counter_17
    SLICE_X26Y44.B5      net (fanout=2)        0.063   clock_divider.counter<17>
    SLICE_X26Y44.CLK     Tah         (-Th)    -0.237   clock_divider.counter<19>
                                                       clock_divider.counter<17>_rt
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_9 (SLICE_X26Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_9 (FF)
  Destination:          clock_divider.counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_9 to clock_divider.counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.BQ      Tcko                  0.234   clock_divider.counter<11>
                                                       clock_divider.counter_9
    SLICE_X26Y42.B5      net (fanout=2)        0.064   clock_divider.counter<9>
    SLICE_X26Y42.CLK     Tah         (-Th)    -0.237   clock_divider.counter<11>
                                                       clock_divider.counter<9>_rt
                                                       Mcount_clock_divider.counter_cy<11>
                                                       clock_divider.counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.471ns logic, 0.064ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X26Y40.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_1/SR
  Location pin: SLICE_X26Y40.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.280|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 378 paths, 0 nets, and 73 connections

Design statistics:
   Minimum period:   2.280ns{1}   (Maximum frequency: 438.596MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 23 22:47:13 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



