library IEEE;
use ieee.std_logic_1164.all;

entity fifo_wc is
  port ( 
    reset          : in std_logic;
	inclk				: in std_logic; -- clock on the in-side
	outclk			: in std_logic; -- 
	ptr				: in std_logic_vector(4 downto 0); -- in pointer, 5 long
	ptr_sync		: out std_logic_vector(4 downto 0) -- the synced pointer, 5 long
	
	
  );
end fifo_wc;