<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tcc2.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tcc2.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__tcc2_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_TCC2_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_TCC2_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for TCC2 peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_TCC2_CTRLA             (0x42002800U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_TCC2_CTRLBCLR          (0x42002804U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_TCC2_CTRLBSET          (0x42002805U) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_TCC2_SYNCBUSY          (0x42002808U) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_TCC2_FCTRLA            (0x4200280CU) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_TCC2_FCTRLB            (0x42002810U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_TCC2_DRVCTRL           (0x42002818U) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_TCC2_DBGCTRL           (0x4200281EU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_TCC2_EVCTRL            (0x42002820U) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_TCC2_INTENCLR          (0x42002824U) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_TCC2_INTENSET          (0x42002828U) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_TCC2_INTFLAG           (0x4200282CU) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_TCC2_STATUS            (0x42002830U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_TCC2_COUNT             (0x42002834U) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_TCC2_WAVE              (0x4200283CU) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_TCC2_PER               (0x42002840U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_TCC2_CC0               (0x42002844U) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_TCC2_CC1               (0x42002848U) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_TCC2_WAVEB             (0x42002868U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_TCC2_PERB              (0x4200286CU) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_TCC2_CCB0              (0x42002870U) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define REG_TCC2_CCB1              (0x42002874U) </span>
<a name="l00071"></a>00071 <span class="preprocessor">#else</span>
<a name="l00072"></a><a class="code" href="ins__tcc2_8h.html#ae9e265f8eab902b132b7207477c11186">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_TCC2_CTRLA             (*(RwReg  *)0x42002800U) </span>
<a name="l00073"></a><a class="code" href="ins__tcc2_8h.html#a075cb438518cad995f7a3dd37c448380">00073</a> <span class="preprocessor">#define REG_TCC2_CTRLBCLR          (*(RwReg8 *)0x42002804U) </span>
<a name="l00074"></a><a class="code" href="ins__tcc2_8h.html#aa15939ad1687ab0adc3d83bc0421f506">00074</a> <span class="preprocessor">#define REG_TCC2_CTRLBSET          (*(RwReg8 *)0x42002805U) </span>
<a name="l00075"></a><a class="code" href="ins__tcc2_8h.html#a4294afbc8227d1e091ef5e5a6443efbc">00075</a> <span class="preprocessor">#define REG_TCC2_SYNCBUSY          (*(RoReg  *)0x42002808U) </span>
<a name="l00076"></a><a class="code" href="ins__tcc2_8h.html#a6f52c4617f6f91738c05b8d2d2beee31">00076</a> <span class="preprocessor">#define REG_TCC2_FCTRLA            (*(RwReg  *)0x4200280CU) </span>
<a name="l00077"></a><a class="code" href="ins__tcc2_8h.html#a9c29c4da47c83ae031454c7c537e1ce3">00077</a> <span class="preprocessor">#define REG_TCC2_FCTRLB            (*(RwReg  *)0x42002810U) </span>
<a name="l00078"></a><a class="code" href="ins__tcc2_8h.html#ad9337b877daf46a084d33f5f21b3221b">00078</a> <span class="preprocessor">#define REG_TCC2_DRVCTRL           (*(RwReg  *)0x42002818U) </span>
<a name="l00079"></a><a class="code" href="ins__tcc2_8h.html#aa7d0cdfab16794c96ca3cce2df2c0092">00079</a> <span class="preprocessor">#define REG_TCC2_DBGCTRL           (*(RwReg8 *)0x4200281EU) </span>
<a name="l00080"></a><a class="code" href="ins__tcc2_8h.html#aa38e633ea3d0c8c576256fa9e39e953b">00080</a> <span class="preprocessor">#define REG_TCC2_EVCTRL            (*(RwReg  *)0x42002820U) </span>
<a name="l00081"></a><a class="code" href="ins__tcc2_8h.html#abb953dfa443311185ac2e9d13433504c">00081</a> <span class="preprocessor">#define REG_TCC2_INTENCLR          (*(RwReg  *)0x42002824U) </span>
<a name="l00082"></a><a class="code" href="ins__tcc2_8h.html#a0e9765b809332e5e12cf6f627fade991">00082</a> <span class="preprocessor">#define REG_TCC2_INTENSET          (*(RwReg  *)0x42002828U) </span>
<a name="l00083"></a><a class="code" href="ins__tcc2_8h.html#aadc2b213b137de696fc3e4634d6b0b9c">00083</a> <span class="preprocessor">#define REG_TCC2_INTFLAG           (*(RwReg  *)0x4200282CU) </span>
<a name="l00084"></a><a class="code" href="ins__tcc2_8h.html#aa695c68491b44f7c48c410d58753a592">00084</a> <span class="preprocessor">#define REG_TCC2_STATUS            (*(RwReg  *)0x42002830U) </span>
<a name="l00085"></a><a class="code" href="ins__tcc2_8h.html#ae37cb55b57014f401eb313802928f290">00085</a> <span class="preprocessor">#define REG_TCC2_COUNT             (*(RwReg  *)0x42002834U) </span>
<a name="l00086"></a><a class="code" href="ins__tcc2_8h.html#a55f6ac089fdec116b0d252605505177c">00086</a> <span class="preprocessor">#define REG_TCC2_WAVE              (*(RwReg  *)0x4200283CU) </span>
<a name="l00087"></a><a class="code" href="ins__tcc2_8h.html#a9a2062df26765f326ebf4986b5fbf1d4">00087</a> <span class="preprocessor">#define REG_TCC2_PER               (*(RwReg  *)0x42002840U) </span>
<a name="l00088"></a><a class="code" href="ins__tcc2_8h.html#a56cb68200f9ab70d563be4034c082a0c">00088</a> <span class="preprocessor">#define REG_TCC2_CC0               (*(RwReg  *)0x42002844U) </span>
<a name="l00089"></a><a class="code" href="ins__tcc2_8h.html#a1cdbad1339a6d67872c1d7f3a438aa9d">00089</a> <span class="preprocessor">#define REG_TCC2_CC1               (*(RwReg  *)0x42002848U) </span>
<a name="l00090"></a><a class="code" href="ins__tcc2_8h.html#a00cdf22226915eed7a767d7d18d6cc46">00090</a> <span class="preprocessor">#define REG_TCC2_WAVEB             (*(RwReg  *)0x42002868U) </span>
<a name="l00091"></a><a class="code" href="ins__tcc2_8h.html#aa2036ffa6ab5d553a76dbb3deb55662f">00091</a> <span class="preprocessor">#define REG_TCC2_PERB              (*(RwReg  *)0x4200286CU) </span>
<a name="l00092"></a><a class="code" href="ins__tcc2_8h.html#addeed6adbe39f78598497e9fbf8433ce">00092</a> <span class="preprocessor">#define REG_TCC2_CCB0              (*(RwReg  *)0x42002870U) </span>
<a name="l00093"></a><a class="code" href="ins__tcc2_8h.html#a3ee88885c89517eecfb672a3f0ce3b85">00093</a> <span class="preprocessor">#define REG_TCC2_CCB1              (*(RwReg  *)0x42002874U) </span>
<a name="l00094"></a>00094 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00095"></a>00095 
<a name="l00096"></a>00096 <span class="comment">/* ========== Instance parameters for TCC2 peripheral ========== */</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define TCC2_CC_NUM                 2        // Number of Compare/Capture units</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_DITHERING              0        // Dithering feature implemented</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_DMAC_ID_MC_0           22</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_DMAC_ID_MC_1           23</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_DMAC_ID_MC_LSB         22</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_DMAC_ID_MC_MSB         23</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_DMAC_ID_MC_SIZE        2</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_DMAC_ID_OVF            21       // DMA overflow/underflow/retrigger trigger</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_DTI                    0        // Dead-Time-Insertion feature implemented</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_EXT                    0        // Coding of implemented extended features</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_GCLK_ID                27       // Index of Generic Clock</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_OTMX                   0        // Output Matrix feature implemented</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_OW_NUM                 2        // Number of Output Waveforms</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_PG                     0        // Pattern Generation feature implemented</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_SIZE                   16</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_SWAP                   0        // DTI outputs swap feature implemented</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define TCC2_TYPE                   0        // TCC type 0 : NA, 1 : Master, 2 : Slave</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_TCC2_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
