#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Sep 28 15:30:50 2019
# Process ID: 12560
# Current directory: C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2488 C:\Users\Asus\Desktop\3207lab-master\3207lab-master\project_2\project_2.xpr
# Log file: C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/vivado.log
# Journal file: C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/KY/Desktop/Sc 2019/CG3207/lab2/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 712.129 ; gain = 72.730
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_Wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_Wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Asus/Desktop/3207lab-master/3207lab-master/ALU.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MemWrite' is not allowed [C:/Users/Asus/Desktop/3207lab-master/3207lab-master/ARM.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module shiftByNPowerOf2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/test_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 7af3b5b5600f43b0b6379cb2b6d53cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Wrapper_behav xil_defaultlib.test_Wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7af3b5b5600f43b0b6379cb2b6d53cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Wrapper_behav xil_defaultlib.test_Wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.shiftByNPowerOf2
Compiling module xil_defaultlib.shiftByNPowerOf2(i=1)
Compiling module xil_defaultlib.shiftByNPowerOf2(i=2)
Compiling module xil_defaultlib.shiftByNPowerOf2(i=3)
Compiling module xil_defaultlib.shiftByNPowerOf2(i=4)
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.test_Wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_Wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_Wrapper_behav -key {Behavioral:sim_1:Functional:test_Wrapper} -tclbatch {test_Wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_Wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_Wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 758.730 ; gain = 40.762
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_Wrapper/dut/ARM1}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 764.574 ; gain = 5.844
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_Wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_Wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 7af3b5b5600f43b0b6379cb2b6d53cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Wrapper_behav xil_defaultlib.test_Wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7af3b5b5600f43b0b6379cb2b6d53cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Wrapper_behav xil_defaultlib.test_Wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_Wrapper_behav -key {Behavioral:sim_1:Functional:test_Wrapper} -tclbatch {test_Wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_Wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_Wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 764.574 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_Wrapper}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_Wrapper/dut/ARM1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_Wrapper/dut/ARM1/Decoder1}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_Wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_Wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 7af3b5b5600f43b0b6379cb2b6d53cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Wrapper_behav xil_defaultlib.test_Wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7af3b5b5600f43b0b6379cb2b6d53cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Wrapper_behav xil_defaultlib.test_Wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asus/Desktop/3207lab-master/3207lab-master/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_Wrapper_behav -key {Behavioral:sim_1:Functional:test_Wrapper} -tclbatch {test_Wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_Wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_Wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 781.895 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
log_wave {/test_Wrapper/dut/ARM1/CondLogic1} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/test_Wrapper/dut/ARM1/CondLogic1}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/test_Wrapper/dut/ARM1}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/test_Wrapper/dut/ARM1}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/test_Wrapper/dut/ARM1}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 19:35:07 2019...
