/*
 * Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
 * 
 * On Tue Sep  9 03:11:42 EDT 2014
 * 
 */
#include "bluesim_primitives.h"
#include "mkDmaIndicationProxyPortalSynth.h"


/* Literal declarations */
static unsigned int const UWide_literal_160_hc000000040000000800000004000000020_arr[] = { 32u,
											  64u,
											  128u,
											  64u,
											  192u };
static tUWide const UWide_literal_160_hc000000040000000800000004000000020(160u,
									  UWide_literal_160_hc000000040000000800000004000000020_arr);


/* Constructor */
MOD_mkDmaIndicationProxyPortalSynth::MOD_mkDmaIndicationProxyPortalSynth(tSimStateHdl simHdl,
									 char const *name,
									 Module *parent,
									 tUInt32 ARG_id)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_addrResponse_responseFifo_count(simHdl,
					 "addrResponse_responseFifo_count",
					 this,
					 32u,
					 0u,
					 (tUInt8)0u),
    INST_addrResponse_responseFifo_fifo(simHdl,
					"addrResponse_responseFifo_fifo",
					this,
					64u,
					1u,
					1u,
					0u),
    INST_configResp_responseFifo_count(simHdl,
				       "configResp_responseFifo_count",
				       this,
				       32u,
				       0u,
				       (tUInt8)0u),
    INST_configResp_responseFifo_fifo(simHdl, "configResp_responseFifo_fifo", this, 32u, 1u, 1u, 0u),
    INST_dmaError_responseFifo_count(simHdl, "dmaError_responseFifo_count", this, 32u, 0u, (tUInt8)0u),
    INST_dmaError_responseFifo_fifo(simHdl, "dmaError_responseFifo_fifo", this, 192u, 1u, 1u, 0u),
    INST_reportMemoryTraffic_responseFifo_count(simHdl,
						"reportMemoryTraffic_responseFifo_count",
						this,
						32u,
						0u,
						(tUInt8)0u),
    INST_reportMemoryTraffic_responseFifo_fifo(simHdl,
					       "reportMemoryTraffic_responseFifo_fifo",
					       this,
					       64u,
					       1u,
					       1u,
					       0u),
    INST_reportStateDbg_responseFifo_count(simHdl,
					   "reportStateDbg_responseFifo_count",
					   this,
					   32u,
					   0u,
					   (tUInt8)0u),
    INST_reportStateDbg_responseFifo_fifo(simHdl,
					  "reportStateDbg_responseFifo_fifo",
					  this,
					  128u,
					  1u,
					  1u,
					  0u),
    PORT_RST_N((tUInt8)1u),
    PORT_id(ARG_id),
    DEF_x_first__h772(192u),
    DEF_x_first__h449(128u),
    DEF_x__h1509(192u),
    DEF_x__h1259(128u),
    DEF_x__h2325(192u),
    DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60(128u)
{
  PORT_ifc_reportStateDbg_rec.setSize(128u);
  PORT_ifc_reportStateDbg_rec.clear();
  PORT_portalIfc_indicationSizeBits.setSize(160u);
  PORT_portalIfc_indicationSizeBits.clear();
  symbol_count = 18u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkDmaIndicationProxyPortalSynth::init_symbols_0()
{
  init_symbol(&symbols[0u], "_read__h178", SYM_DEF, &DEF__read__h178, 32u);
  init_symbol(&symbols[1u], "_read__h337", SYM_DEF, &DEF__read__h337, 32u);
  init_symbol(&symbols[2u], "_read__h501", SYM_DEF, &DEF__read__h501, 32u);
  init_symbol(&symbols[3u], "_read__h660", SYM_DEF, &DEF__read__h660, 32u);
  init_symbol(&symbols[4u], "_read__h824", SYM_DEF, &DEF__read__h824, 32u);
  init_symbol(&symbols[5u],
	      "addrResponse_responseFifo_count",
	      SYM_MODULE,
	      &INST_addrResponse_responseFifo_count);
  init_symbol(&symbols[6u],
	      "addrResponse_responseFifo_fifo",
	      SYM_MODULE,
	      &INST_addrResponse_responseFifo_fifo);
  init_symbol(&symbols[7u],
	      "configResp_responseFifo_count",
	      SYM_MODULE,
	      &INST_configResp_responseFifo_count);
  init_symbol(&symbols[8u],
	      "configResp_responseFifo_fifo",
	      SYM_MODULE,
	      &INST_configResp_responseFifo_fifo);
  init_symbol(&symbols[9u],
	      "dmaError_responseFifo_count",
	      SYM_MODULE,
	      &INST_dmaError_responseFifo_count);
  init_symbol(&symbols[10u],
	      "dmaError_responseFifo_fifo",
	      SYM_MODULE,
	      &INST_dmaError_responseFifo_fifo);
  init_symbol(&symbols[11u], "id", SYM_PORT, &PORT_id, 32u);
  init_symbol(&symbols[12u], "ifc_reportStateDbg_rec", SYM_PORT, &PORT_ifc_reportStateDbg_rec, 128u);
  init_symbol(&symbols[13u],
	      "portalIfc_indicationSizeBits",
	      SYM_PORT,
	      &PORT_portalIfc_indicationSizeBits,
	      160u);
  init_symbol(&symbols[14u],
	      "reportMemoryTraffic_responseFifo_count",
	      SYM_MODULE,
	      &INST_reportMemoryTraffic_responseFifo_count);
  init_symbol(&symbols[15u],
	      "reportMemoryTraffic_responseFifo_fifo",
	      SYM_MODULE,
	      &INST_reportMemoryTraffic_responseFifo_fifo);
  init_symbol(&symbols[16u],
	      "reportStateDbg_responseFifo_count",
	      SYM_MODULE,
	      &INST_reportStateDbg_responseFifo_count);
  init_symbol(&symbols[17u],
	      "reportStateDbg_responseFifo_fifo",
	      SYM_MODULE,
	      &INST_reportStateDbg_responseFifo_fifo);
}


/* Rule actions */


/* Methods */

tUInt32 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_ifcType()
{
  tUInt32 PORT_portalIfc_ifcType;
  PORT_portalIfc_ifcType = 3370957757u;
  return PORT_portalIfc_ifcType;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_ifcType()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcType;
  tUInt8 PORT_RDY_portalIfc_ifcType;
  DEF_CAN_FIRE_portalIfc_ifcType = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcType = DEF_CAN_FIRE_portalIfc_ifcType;
  return PORT_RDY_portalIfc_ifcType;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_requestSizeBits()
{
  tUInt8 PORT_portalIfc_requestSizeBits;
  PORT_portalIfc_requestSizeBits = (tUInt8)0u;
  return PORT_portalIfc_requestSizeBits;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_requestSizeBits()
{
  tUInt8 PORT_RDY_portalIfc_requestSizeBits;
  tUInt8 DEF_CAN_FIRE_portalIfc_requestSizeBits;
  DEF_CAN_FIRE_portalIfc_requestSizeBits = (tUInt8)1u;
  PORT_RDY_portalIfc_requestSizeBits = DEF_CAN_FIRE_portalIfc_requestSizeBits;
  return PORT_RDY_portalIfc_requestSizeBits;
}

tUWide MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indicationSizeBits()
{
  PORT_portalIfc_indicationSizeBits = UWide_literal_160_hc000000040000000800000004000000020;
  return PORT_portalIfc_indicationSizeBits;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indicationSizeBits()
{
  tUInt8 PORT_RDY_portalIfc_indicationSizeBits;
  tUInt8 DEF_CAN_FIRE_portalIfc_indicationSizeBits;
  DEF_CAN_FIRE_portalIfc_indicationSizeBits = (tUInt8)1u;
  PORT_RDY_portalIfc_indicationSizeBits = DEF_CAN_FIRE_portalIfc_indicationSizeBits;
  return PORT_RDY_portalIfc_indicationSizeBits;
}

tUInt32 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_ifcId()
{
  tUInt32 PORT_portalIfc_ifcId;
  PORT_portalIfc_ifcId = PORT_id;
  return PORT_portalIfc_ifcId;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_ifcId()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcId;
  tUInt8 PORT_RDY_portalIfc_ifcId;
  DEF_CAN_FIRE_portalIfc_ifcId = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcId = DEF_CAN_FIRE_portalIfc_ifcId;
  return PORT_RDY_portalIfc_ifcId;
}

tUInt32 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_0_first()
{
  tUInt32 DEF_x__h1018;
  tUInt32 DEF_configResp_responseFifo_count_BITS_26_TO_0___h1028;
  tUInt32 DEF_x_first__h126;
  tUInt32 PORT_portalIfc_indications_0_first;
  DEF__read__h178 = INST_configResp_responseFifo_count.METH_read();
  DEF_x_first__h126 = INST_configResp_responseFifo_fifo.METH_first();
  DEF_configResp_responseFifo_count_BITS_26_TO_0___h1028 = (tUInt32)(134217727u & DEF__read__h178);
  DEF_x__h1018 = (DEF_configResp_responseFifo_count_BITS_26_TO_0___h1028 << 5u) | (tUInt32)((tUInt8)0u);
  PORT_portalIfc_indications_0_first = primShiftL32(32u,
						    32u,
						    (tUInt32)(DEF_x_first__h126),
						    32u,
						    (tUInt32)(DEF_x__h1018));
  return PORT_portalIfc_indications_0_first;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_0_first()
{
  tUInt8 PORT_RDY_portalIfc_indications_0_first;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_0_first;
  DEF_configResp_responseFifo_fifo_notEmpty____d5 = INST_configResp_responseFifo_fifo.METH_notEmpty();
  DEF_configResp_responseFifo_fifo_i_notEmpty____d6 = INST_configResp_responseFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_portalIfc_indications_0_first = DEF_configResp_responseFifo_fifo_notEmpty____d5 && DEF_configResp_responseFifo_fifo_i_notEmpty____d6;
  PORT_RDY_portalIfc_indications_0_first = DEF_CAN_FIRE_portalIfc_indications_0_first;
  return PORT_RDY_portalIfc_indications_0_first;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_0_deq()
{
  tUInt32 DEF_x__h1075;
  tUInt32 DEF_IF_configResp_responseFifo_count_EQ_0_THEN_con_ETC___d9;
  DEF__read__h178 = INST_configResp_responseFifo_count.METH_read();
  DEF_configResp_responseFifo_count_EQ_0___d7 = DEF__read__h178 == 0u;
  DEF_x__h1075 = DEF__read__h178 + 1u;
  DEF_IF_configResp_responseFifo_count_EQ_0_THEN_con_ETC___d9 = DEF_configResp_responseFifo_count_EQ_0___d7 ? DEF__read__h178 : DEF_x__h1075;
  INST_configResp_responseFifo_count.METH_write(DEF_IF_configResp_responseFifo_count_EQ_0_THEN_con_ETC___d9);
  if (DEF_configResp_responseFifo_count_EQ_0___d7)
    INST_configResp_responseFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_0_deq()
{
  tUInt8 PORT_RDY_portalIfc_indications_0_deq;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_0_deq;
  DEF_configResp_responseFifo_fifo_notEmpty____d5 = INST_configResp_responseFifo_fifo.METH_notEmpty();
  DEF_configResp_responseFifo_fifo_i_notEmpty____d6 = INST_configResp_responseFifo_fifo.METH_i_notEmpty();
  DEF__read__h178 = INST_configResp_responseFifo_count.METH_read();
  DEF_configResp_responseFifo_count_EQ_0___d7 = DEF__read__h178 == 0u;
  DEF_CAN_FIRE_portalIfc_indications_0_deq = DEF_configResp_responseFifo_fifo_notEmpty____d5 && (!DEF_configResp_responseFifo_count_EQ_0___d7 || DEF_configResp_responseFifo_fifo_i_notEmpty____d6);
  PORT_RDY_portalIfc_indications_0_deq = DEF_CAN_FIRE_portalIfc_indications_0_deq;
  return PORT_RDY_portalIfc_indications_0_deq;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_0_notEmpty()
{
  tUInt8 PORT_portalIfc_indications_0_notEmpty;
  DEF_configResp_responseFifo_fifo_notEmpty____d5 = INST_configResp_responseFifo_fifo.METH_notEmpty();
  PORT_portalIfc_indications_0_notEmpty = DEF_configResp_responseFifo_fifo_notEmpty____d5;
  return PORT_portalIfc_indications_0_notEmpty;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_0_notEmpty()
{
  tUInt8 PORT_RDY_portalIfc_indications_0_notEmpty;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_0_notEmpty;
  DEF_CAN_FIRE_portalIfc_indications_0_notEmpty = (tUInt8)1u;
  PORT_RDY_portalIfc_indications_0_notEmpty = DEF_CAN_FIRE_portalIfc_indications_0_notEmpty;
  return PORT_RDY_portalIfc_indications_0_notEmpty;
}

tUInt32 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_1_first()
{
  tUInt32 DEF_x__h1143;
  tUInt64 DEF_x__h1134;
  tUInt32 DEF_addrResponse_responseFifo_count_BITS_26_TO_0___h1153;
  tUInt64 DEF_x_first__h285;
  tUInt32 PORT_portalIfc_indications_1_first;
  DEF_x_first__h285 = INST_addrResponse_responseFifo_fifo.METH_first();
  DEF__read__h337 = INST_addrResponse_responseFifo_count.METH_read();
  DEF_addrResponse_responseFifo_count_BITS_26_TO_0___h1153 = (tUInt32)(134217727u & DEF__read__h337);
  DEF_x__h1143 = (DEF_addrResponse_responseFifo_count_BITS_26_TO_0___h1153 << 5u) | (tUInt32)((tUInt8)0u);
  DEF_x__h1134 = primShiftL64(64u, 64u, (tUInt64)(DEF_x_first__h285), 32u, (tUInt32)(DEF_x__h1143));
  PORT_portalIfc_indications_1_first = (tUInt32)(DEF_x__h1134 >> 32u);
  return PORT_portalIfc_indications_1_first;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_1_first()
{
  tUInt8 PORT_RDY_portalIfc_indications_1_first;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_1_first;
  DEF_addrResponse_responseFifo_fifo_notEmpty____d17 = INST_addrResponse_responseFifo_fifo.METH_notEmpty();
  DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18 = INST_addrResponse_responseFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_portalIfc_indications_1_first = DEF_addrResponse_responseFifo_fifo_notEmpty____d17 && DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18;
  PORT_RDY_portalIfc_indications_1_first = DEF_CAN_FIRE_portalIfc_indications_1_first;
  return PORT_RDY_portalIfc_indications_1_first;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_1_deq()
{
  tUInt32 DEF_x__h1200;
  tUInt32 DEF_IF_addrResponse_responseFifo_count_3_EQ_1_9_TH_ETC___d21;
  DEF__read__h337 = INST_addrResponse_responseFifo_count.METH_read();
  DEF_addrResponse_responseFifo_count_3_EQ_1___d19 = DEF__read__h337 == 1u;
  DEF_x__h1200 = DEF__read__h337 + 1u;
  DEF_IF_addrResponse_responseFifo_count_3_EQ_1_9_TH_ETC___d21 = DEF_addrResponse_responseFifo_count_3_EQ_1___d19 ? 0u : DEF_x__h1200;
  INST_addrResponse_responseFifo_count.METH_write(DEF_IF_addrResponse_responseFifo_count_3_EQ_1_9_TH_ETC___d21);
  if (DEF_addrResponse_responseFifo_count_3_EQ_1___d19)
    INST_addrResponse_responseFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_1_deq()
{
  tUInt8 PORT_RDY_portalIfc_indications_1_deq;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_1_deq;
  DEF_addrResponse_responseFifo_fifo_notEmpty____d17 = INST_addrResponse_responseFifo_fifo.METH_notEmpty();
  DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18 = INST_addrResponse_responseFifo_fifo.METH_i_notEmpty();
  DEF__read__h337 = INST_addrResponse_responseFifo_count.METH_read();
  DEF_addrResponse_responseFifo_count_3_EQ_1___d19 = DEF__read__h337 == 1u;
  DEF_CAN_FIRE_portalIfc_indications_1_deq = DEF_addrResponse_responseFifo_fifo_notEmpty____d17 && (!DEF_addrResponse_responseFifo_count_3_EQ_1___d19 || DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18);
  PORT_RDY_portalIfc_indications_1_deq = DEF_CAN_FIRE_portalIfc_indications_1_deq;
  return PORT_RDY_portalIfc_indications_1_deq;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_1_notEmpty()
{
  tUInt8 PORT_portalIfc_indications_1_notEmpty;
  DEF_addrResponse_responseFifo_fifo_notEmpty____d17 = INST_addrResponse_responseFifo_fifo.METH_notEmpty();
  PORT_portalIfc_indications_1_notEmpty = DEF_addrResponse_responseFifo_fifo_notEmpty____d17;
  return PORT_portalIfc_indications_1_notEmpty;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_1_notEmpty()
{
  tUInt8 PORT_RDY_portalIfc_indications_1_notEmpty;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_1_notEmpty;
  DEF_CAN_FIRE_portalIfc_indications_1_notEmpty = (tUInt8)1u;
  PORT_RDY_portalIfc_indications_1_notEmpty = DEF_CAN_FIRE_portalIfc_indications_1_notEmpty;
  return PORT_RDY_portalIfc_indications_1_notEmpty;
}

tUInt32 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_2_first()
{
  tUInt32 DEF_x__h1268;
  tUInt32 DEF_reportStateDbg_responseFifo_count_BITS_26_TO_0___h1278;
  tUInt32 PORT_portalIfc_indications_2_first;
  DEF_x_first__h449 = INST_reportStateDbg_responseFifo_fifo.METH_first();
  DEF__read__h501 = INST_reportStateDbg_responseFifo_count.METH_read();
  DEF_reportStateDbg_responseFifo_count_BITS_26_TO_0___h1278 = (tUInt32)(134217727u & DEF__read__h501);
  DEF_x__h1268 = (DEF_reportStateDbg_responseFifo_count_BITS_26_TO_0___h1278 << 5u) | (tUInt32)((tUInt8)0u);
  wop_primShiftLWide(128u, 128u, DEF_x_first__h449, 32u, (tUInt32)(DEF_x__h1268), DEF_x__h1259);
  PORT_portalIfc_indications_2_first = DEF_x__h1259.get_whole_word(3u);
  return PORT_portalIfc_indications_2_first;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_2_first()
{
  tUInt8 PORT_RDY_portalIfc_indications_2_first;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_2_first;
  DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29 = INST_reportStateDbg_responseFifo_fifo.METH_notEmpty();
  DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30 = INST_reportStateDbg_responseFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_portalIfc_indications_2_first = DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29 && DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30;
  PORT_RDY_portalIfc_indications_2_first = DEF_CAN_FIRE_portalIfc_indications_2_first;
  return PORT_RDY_portalIfc_indications_2_first;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_2_deq()
{
  tUInt32 DEF_x__h1325;
  tUInt32 DEF_IF_reportStateDbg_responseFifo_count_5_EQ_3_1__ETC___d33;
  DEF__read__h501 = INST_reportStateDbg_responseFifo_count.METH_read();
  DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31 = DEF__read__h501 == 3u;
  DEF_x__h1325 = DEF__read__h501 + 1u;
  DEF_IF_reportStateDbg_responseFifo_count_5_EQ_3_1__ETC___d33 = DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31 ? 0u : DEF_x__h1325;
  INST_reportStateDbg_responseFifo_count.METH_write(DEF_IF_reportStateDbg_responseFifo_count_5_EQ_3_1__ETC___d33);
  if (DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31)
    INST_reportStateDbg_responseFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_2_deq()
{
  tUInt8 PORT_RDY_portalIfc_indications_2_deq;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_2_deq;
  DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29 = INST_reportStateDbg_responseFifo_fifo.METH_notEmpty();
  DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30 = INST_reportStateDbg_responseFifo_fifo.METH_i_notEmpty();
  DEF__read__h501 = INST_reportStateDbg_responseFifo_count.METH_read();
  DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31 = DEF__read__h501 == 3u;
  DEF_CAN_FIRE_portalIfc_indications_2_deq = DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29 && (!DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31 || DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30);
  PORT_RDY_portalIfc_indications_2_deq = DEF_CAN_FIRE_portalIfc_indications_2_deq;
  return PORT_RDY_portalIfc_indications_2_deq;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_2_notEmpty()
{
  tUInt8 PORT_portalIfc_indications_2_notEmpty;
  DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29 = INST_reportStateDbg_responseFifo_fifo.METH_notEmpty();
  PORT_portalIfc_indications_2_notEmpty = DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29;
  return PORT_portalIfc_indications_2_notEmpty;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_2_notEmpty()
{
  tUInt8 PORT_RDY_portalIfc_indications_2_notEmpty;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_2_notEmpty;
  DEF_CAN_FIRE_portalIfc_indications_2_notEmpty = (tUInt8)1u;
  PORT_RDY_portalIfc_indications_2_notEmpty = DEF_CAN_FIRE_portalIfc_indications_2_notEmpty;
  return PORT_RDY_portalIfc_indications_2_notEmpty;
}

tUInt32 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_3_first()
{
  tUInt32 DEF_x__h1393;
  tUInt64 DEF_x__h1384;
  tUInt32 DEF_reportMemoryTraffic_responseFifo_count_BITS_26_TO_0___h1403;
  tUInt64 DEF_x_first__h608;
  tUInt32 PORT_portalIfc_indications_3_first;
  DEF_x_first__h608 = INST_reportMemoryTraffic_responseFifo_fifo.METH_first();
  DEF__read__h660 = INST_reportMemoryTraffic_responseFifo_count.METH_read();
  DEF_reportMemoryTraffic_responseFifo_count_BITS_26_TO_0___h1403 = (tUInt32)(134217727u & DEF__read__h660);
  DEF_x__h1393 = (DEF_reportMemoryTraffic_responseFifo_count_BITS_26_TO_0___h1403 << 5u) | (tUInt32)((tUInt8)0u);
  DEF_x__h1384 = primShiftL64(64u, 64u, (tUInt64)(DEF_x_first__h608), 32u, (tUInt32)(DEF_x__h1393));
  PORT_portalIfc_indications_3_first = (tUInt32)(DEF_x__h1384 >> 32u);
  return PORT_portalIfc_indications_3_first;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_3_first()
{
  tUInt8 PORT_RDY_portalIfc_indications_3_first;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_3_first;
  DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41 = INST_reportMemoryTraffic_responseFifo_fifo.METH_notEmpty();
  DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42 = INST_reportMemoryTraffic_responseFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_portalIfc_indications_3_first = DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41 && DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42;
  PORT_RDY_portalIfc_indications_3_first = DEF_CAN_FIRE_portalIfc_indications_3_first;
  return PORT_RDY_portalIfc_indications_3_first;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_3_deq()
{
  tUInt32 DEF_x__h1450;
  tUInt32 DEF_IF_reportMemoryTraffic_responseFifo_count_7_EQ_ETC___d45;
  DEF__read__h660 = INST_reportMemoryTraffic_responseFifo_count.METH_read();
  DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43 = DEF__read__h660 == 1u;
  DEF_x__h1450 = DEF__read__h660 + 1u;
  DEF_IF_reportMemoryTraffic_responseFifo_count_7_EQ_ETC___d45 = DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43 ? 0u : DEF_x__h1450;
  INST_reportMemoryTraffic_responseFifo_count.METH_write(DEF_IF_reportMemoryTraffic_responseFifo_count_7_EQ_ETC___d45);
  if (DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43)
    INST_reportMemoryTraffic_responseFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_3_deq()
{
  tUInt8 PORT_RDY_portalIfc_indications_3_deq;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_3_deq;
  DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41 = INST_reportMemoryTraffic_responseFifo_fifo.METH_notEmpty();
  DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42 = INST_reportMemoryTraffic_responseFifo_fifo.METH_i_notEmpty();
  DEF__read__h660 = INST_reportMemoryTraffic_responseFifo_count.METH_read();
  DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43 = DEF__read__h660 == 1u;
  DEF_CAN_FIRE_portalIfc_indications_3_deq = DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41 && (!DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43 || DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42);
  PORT_RDY_portalIfc_indications_3_deq = DEF_CAN_FIRE_portalIfc_indications_3_deq;
  return PORT_RDY_portalIfc_indications_3_deq;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_3_notEmpty()
{
  tUInt8 PORT_portalIfc_indications_3_notEmpty;
  DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41 = INST_reportMemoryTraffic_responseFifo_fifo.METH_notEmpty();
  PORT_portalIfc_indications_3_notEmpty = DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41;
  return PORT_portalIfc_indications_3_notEmpty;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_3_notEmpty()
{
  tUInt8 PORT_RDY_portalIfc_indications_3_notEmpty;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_3_notEmpty;
  DEF_CAN_FIRE_portalIfc_indications_3_notEmpty = (tUInt8)1u;
  PORT_RDY_portalIfc_indications_3_notEmpty = DEF_CAN_FIRE_portalIfc_indications_3_notEmpty;
  return PORT_RDY_portalIfc_indications_3_notEmpty;
}

tUInt32 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_4_first()
{
  tUInt32 DEF_x__h1518;
  tUInt32 DEF_dmaError_responseFifo_count_BITS_26_TO_0___h1528;
  tUInt32 PORT_portalIfc_indications_4_first;
  DEF_x_first__h772 = INST_dmaError_responseFifo_fifo.METH_first();
  DEF__read__h824 = INST_dmaError_responseFifo_count.METH_read();
  DEF_dmaError_responseFifo_count_BITS_26_TO_0___h1528 = (tUInt32)(134217727u & DEF__read__h824);
  DEF_x__h1518 = (DEF_dmaError_responseFifo_count_BITS_26_TO_0___h1528 << 5u) | (tUInt32)((tUInt8)0u);
  wop_primShiftLWide(192u, 192u, DEF_x_first__h772, 32u, (tUInt32)(DEF_x__h1518), DEF_x__h1509);
  PORT_portalIfc_indications_4_first = DEF_x__h1509.get_whole_word(5u);
  return PORT_portalIfc_indications_4_first;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_4_first()
{
  tUInt8 PORT_RDY_portalIfc_indications_4_first;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_4_first;
  DEF_dmaError_responseFifo_fifo_notEmpty____d53 = INST_dmaError_responseFifo_fifo.METH_notEmpty();
  DEF_dmaError_responseFifo_fifo_i_notEmpty____d54 = INST_dmaError_responseFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_portalIfc_indications_4_first = DEF_dmaError_responseFifo_fifo_notEmpty____d53 && DEF_dmaError_responseFifo_fifo_i_notEmpty____d54;
  PORT_RDY_portalIfc_indications_4_first = DEF_CAN_FIRE_portalIfc_indications_4_first;
  return PORT_RDY_portalIfc_indications_4_first;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_4_deq()
{
  tUInt32 DEF_x__h1575;
  tUInt32 DEF_IF_dmaError_responseFifo_count_9_EQ_5_5_THEN_0_ETC___d57;
  DEF__read__h824 = INST_dmaError_responseFifo_count.METH_read();
  DEF_dmaError_responseFifo_count_9_EQ_5___d55 = DEF__read__h824 == 5u;
  DEF_x__h1575 = DEF__read__h824 + 1u;
  DEF_IF_dmaError_responseFifo_count_9_EQ_5_5_THEN_0_ETC___d57 = DEF_dmaError_responseFifo_count_9_EQ_5___d55 ? 0u : DEF_x__h1575;
  INST_dmaError_responseFifo_count.METH_write(DEF_IF_dmaError_responseFifo_count_9_EQ_5_5_THEN_0_ETC___d57);
  if (DEF_dmaError_responseFifo_count_9_EQ_5___d55)
    INST_dmaError_responseFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_4_deq()
{
  tUInt8 PORT_RDY_portalIfc_indications_4_deq;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_4_deq;
  DEF_dmaError_responseFifo_fifo_notEmpty____d53 = INST_dmaError_responseFifo_fifo.METH_notEmpty();
  DEF_dmaError_responseFifo_fifo_i_notEmpty____d54 = INST_dmaError_responseFifo_fifo.METH_i_notEmpty();
  DEF__read__h824 = INST_dmaError_responseFifo_count.METH_read();
  DEF_dmaError_responseFifo_count_9_EQ_5___d55 = DEF__read__h824 == 5u;
  DEF_CAN_FIRE_portalIfc_indications_4_deq = DEF_dmaError_responseFifo_fifo_notEmpty____d53 && (!DEF_dmaError_responseFifo_count_9_EQ_5___d55 || DEF_dmaError_responseFifo_fifo_i_notEmpty____d54);
  PORT_RDY_portalIfc_indications_4_deq = DEF_CAN_FIRE_portalIfc_indications_4_deq;
  return PORT_RDY_portalIfc_indications_4_deq;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_portalIfc_indications_4_notEmpty()
{
  tUInt8 PORT_portalIfc_indications_4_notEmpty;
  DEF_dmaError_responseFifo_fifo_notEmpty____d53 = INST_dmaError_responseFifo_fifo.METH_notEmpty();
  PORT_portalIfc_indications_4_notEmpty = DEF_dmaError_responseFifo_fifo_notEmpty____d53;
  return PORT_portalIfc_indications_4_notEmpty;
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_portalIfc_indications_4_notEmpty()
{
  tUInt8 PORT_RDY_portalIfc_indications_4_notEmpty;
  tUInt8 DEF_CAN_FIRE_portalIfc_indications_4_notEmpty;
  DEF_CAN_FIRE_portalIfc_indications_4_notEmpty = (tUInt8)1u;
  PORT_RDY_portalIfc_indications_4_notEmpty = DEF_CAN_FIRE_portalIfc_indications_4_notEmpty;
  return PORT_RDY_portalIfc_indications_4_notEmpty;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_ifc_configResp(tUInt32 ARG_ifc_configResp_pointer)
{
  INST_configResp_responseFifo_fifo.METH_enq(ARG_ifc_configResp_pointer);
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_ifc_configResp()
{
  tUInt8 DEF_CAN_FIRE_ifc_configResp;
  tUInt8 PORT_RDY_ifc_configResp;
  DEF_CAN_FIRE_ifc_configResp = INST_configResp_responseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_configResp = DEF_CAN_FIRE_ifc_configResp;
  return PORT_RDY_ifc_configResp;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_ifc_addrResponse(tUInt64 ARG_ifc_addrResponse_physAddr)
{
  INST_addrResponse_responseFifo_fifo.METH_enq(ARG_ifc_addrResponse_physAddr);
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_ifc_addrResponse()
{
  tUInt8 DEF_CAN_FIRE_ifc_addrResponse;
  tUInt8 PORT_RDY_ifc_addrResponse;
  DEF_CAN_FIRE_ifc_addrResponse = INST_addrResponse_responseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_addrResponse = DEF_CAN_FIRE_ifc_addrResponse;
  return PORT_RDY_ifc_addrResponse;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_ifc_reportStateDbg(tUWide ARG_ifc_reportStateDbg_rec)
{
  PORT_ifc_reportStateDbg_rec = ARG_ifc_reportStateDbg_rec;
  INST_reportStateDbg_responseFifo_fifo.METH_enq(ARG_ifc_reportStateDbg_rec);
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_ifc_reportStateDbg()
{
  tUInt8 DEF_CAN_FIRE_ifc_reportStateDbg;
  tUInt8 PORT_RDY_ifc_reportStateDbg;
  DEF_CAN_FIRE_ifc_reportStateDbg = INST_reportStateDbg_responseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_reportStateDbg = DEF_CAN_FIRE_ifc_reportStateDbg;
  return PORT_RDY_ifc_reportStateDbg;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_ifc_reportMemoryTraffic(tUInt64 ARG_ifc_reportMemoryTraffic_words)
{
  INST_reportMemoryTraffic_responseFifo_fifo.METH_enq(ARG_ifc_reportMemoryTraffic_words);
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_ifc_reportMemoryTraffic()
{
  tUInt8 DEF_CAN_FIRE_ifc_reportMemoryTraffic;
  tUInt8 PORT_RDY_ifc_reportMemoryTraffic;
  DEF_CAN_FIRE_ifc_reportMemoryTraffic = INST_reportMemoryTraffic_responseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_reportMemoryTraffic = DEF_CAN_FIRE_ifc_reportMemoryTraffic;
  return PORT_RDY_ifc_reportMemoryTraffic;
}

void MOD_mkDmaIndicationProxyPortalSynth::METH_ifc_dmaError(tUInt32 ARG_ifc_dmaError_code,
							    tUInt32 ARG_ifc_dmaError_pointer,
							    tUInt64 ARG_ifc_dmaError_offset,
							    tUInt64 ARG_ifc_dmaError_extra)
{
  DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60.set_whole_word((tUInt32)(ARG_ifc_dmaError_offset >> 32u),
									 3u).build_concat((((tUInt64)((tUInt32)(ARG_ifc_dmaError_offset))) << 32u) | (tUInt64)((tUInt32)(ARG_ifc_dmaError_extra >> 32u)),
											  32u,
											  64u).set_whole_word((tUInt32)(ARG_ifc_dmaError_extra),
													      0u);
  DEF_x__h2325.build_concat(bs_wide_tmp(96u).set_whole_word(ARG_ifc_dmaError_code,
							    2u).set_whole_word(ARG_ifc_dmaError_pointer,
									       1u).set_whole_word(DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60.get_whole_word(3u),
												  0u),
			    96u,
			    96u).set_whole_word(DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60.get_whole_word(2u),
						2u).set_whole_word(DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60.get_whole_word(1u),
								   1u).set_whole_word(DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60.get_whole_word(0u),
										      0u);
  INST_dmaError_responseFifo_fifo.METH_enq(DEF_x__h2325);
}

tUInt8 MOD_mkDmaIndicationProxyPortalSynth::METH_RDY_ifc_dmaError()
{
  tUInt8 DEF_CAN_FIRE_ifc_dmaError;
  tUInt8 PORT_RDY_ifc_dmaError;
  DEF_CAN_FIRE_ifc_dmaError = INST_dmaError_responseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_dmaError = DEF_CAN_FIRE_ifc_dmaError;
  return PORT_RDY_ifc_dmaError;
}


/* Reset routines */

void MOD_mkDmaIndicationProxyPortalSynth::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_reportStateDbg_responseFifo_fifo.reset_RST(ARG_rst_in);
  INST_reportStateDbg_responseFifo_count.reset_RST(ARG_rst_in);
  INST_reportMemoryTraffic_responseFifo_fifo.reset_RST(ARG_rst_in);
  INST_reportMemoryTraffic_responseFifo_count.reset_RST(ARG_rst_in);
  INST_dmaError_responseFifo_fifo.reset_RST(ARG_rst_in);
  INST_dmaError_responseFifo_count.reset_RST(ARG_rst_in);
  INST_configResp_responseFifo_fifo.reset_RST(ARG_rst_in);
  INST_configResp_responseFifo_count.reset_RST(ARG_rst_in);
  INST_addrResponse_responseFifo_fifo.reset_RST(ARG_rst_in);
  INST_addrResponse_responseFifo_count.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkDmaIndicationProxyPortalSynth::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkDmaIndicationProxyPortalSynth::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_addrResponse_responseFifo_count.dump_state(indent + 2u);
  INST_addrResponse_responseFifo_fifo.dump_state(indent + 2u);
  INST_configResp_responseFifo_count.dump_state(indent + 2u);
  INST_configResp_responseFifo_fifo.dump_state(indent + 2u);
  INST_dmaError_responseFifo_count.dump_state(indent + 2u);
  INST_dmaError_responseFifo_fifo.dump_state(indent + 2u);
  INST_reportMemoryTraffic_responseFifo_count.dump_state(indent + 2u);
  INST_reportMemoryTraffic_responseFifo_fifo.dump_state(indent + 2u);
  INST_reportStateDbg_responseFifo_count.dump_state(indent + 2u);
  INST_reportStateDbg_responseFifo_fifo.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkDmaIndicationProxyPortalSynth::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 39u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h178", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h337", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h501", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h660", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h824", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrResponse_responseFifo_count_3_EQ_1___d19", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrResponse_responseFifo_fifo_i_notEmpty____d18", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrResponse_responseFifo_fifo_notEmpty____d17", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "configResp_responseFifo_count_EQ_0___d7", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "configResp_responseFifo_fifo_i_notEmpty____d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "configResp_responseFifo_fifo_notEmpty____d5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaError_responseFifo_count_9_EQ_5___d55", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaError_responseFifo_fifo_i_notEmpty____d54", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaError_responseFifo_fifo_notEmpty____d53", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportMemoryTraffic_responseFifo_count_7_EQ_1___d43", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportMemoryTraffic_responseFifo_fifo_notEmpty____d41", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportStateDbg_responseFifo_count_5_EQ_3___d31", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportStateDbg_responseFifo_fifo_i_notEmpty____d30", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportStateDbg_responseFifo_fifo_notEmpty____d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1259", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1509", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h2325", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h449", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h772", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ifc_reportStateDbg_rec", 128u);
  vcd_write_def(sim_hdl, num++, "portalIfc_indicationSizeBits", 160u);
  num = INST_addrResponse_responseFifo_count.dump_VCD_defs(num);
  num = INST_addrResponse_responseFifo_fifo.dump_VCD_defs(num);
  num = INST_configResp_responseFifo_count.dump_VCD_defs(num);
  num = INST_configResp_responseFifo_fifo.dump_VCD_defs(num);
  num = INST_dmaError_responseFifo_count.dump_VCD_defs(num);
  num = INST_dmaError_responseFifo_fifo.dump_VCD_defs(num);
  num = INST_reportMemoryTraffic_responseFifo_count.dump_VCD_defs(num);
  num = INST_reportMemoryTraffic_responseFifo_fifo.dump_VCD_defs(num);
  num = INST_reportStateDbg_responseFifo_count.dump_VCD_defs(num);
  num = INST_reportStateDbg_responseFifo_fifo.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkDmaIndicationProxyPortalSynth::dump_VCD(tVCDDumpType dt,
						   unsigned int levels,
						   MOD_mkDmaIndicationProxyPortalSynth &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkDmaIndicationProxyPortalSynth::vcd_defs(tVCDDumpType dt,
						   MOD_mkDmaIndicationProxyPortalSynth &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 160u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__read__h178) != DEF__read__h178)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h178, 32u);
	backing.DEF__read__h178 = DEF__read__h178;
      }
      ++num;
      if ((backing.DEF__read__h337) != DEF__read__h337)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h337, 32u);
	backing.DEF__read__h337 = DEF__read__h337;
      }
      ++num;
      if ((backing.DEF__read__h501) != DEF__read__h501)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h501, 32u);
	backing.DEF__read__h501 = DEF__read__h501;
      }
      ++num;
      if ((backing.DEF__read__h660) != DEF__read__h660)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h660, 32u);
	backing.DEF__read__h660 = DEF__read__h660;
      }
      ++num;
      if ((backing.DEF__read__h824) != DEF__read__h824)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h824, 32u);
	backing.DEF__read__h824 = DEF__read__h824;
      }
      ++num;
      if ((backing.DEF_addrResponse_responseFifo_count_3_EQ_1___d19) != DEF_addrResponse_responseFifo_count_3_EQ_1___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_addrResponse_responseFifo_count_3_EQ_1___d19, 1u);
	backing.DEF_addrResponse_responseFifo_count_3_EQ_1___d19 = DEF_addrResponse_responseFifo_count_3_EQ_1___d19;
      }
      ++num;
      if ((backing.DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18) != DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18)
      {
	vcd_write_val(sim_hdl, num, DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18, 1u);
	backing.DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18 = DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18;
      }
      ++num;
      if ((backing.DEF_addrResponse_responseFifo_fifo_notEmpty____d17) != DEF_addrResponse_responseFifo_fifo_notEmpty____d17)
      {
	vcd_write_val(sim_hdl, num, DEF_addrResponse_responseFifo_fifo_notEmpty____d17, 1u);
	backing.DEF_addrResponse_responseFifo_fifo_notEmpty____d17 = DEF_addrResponse_responseFifo_fifo_notEmpty____d17;
      }
      ++num;
      if ((backing.DEF_configResp_responseFifo_count_EQ_0___d7) != DEF_configResp_responseFifo_count_EQ_0___d7)
      {
	vcd_write_val(sim_hdl, num, DEF_configResp_responseFifo_count_EQ_0___d7, 1u);
	backing.DEF_configResp_responseFifo_count_EQ_0___d7 = DEF_configResp_responseFifo_count_EQ_0___d7;
      }
      ++num;
      if ((backing.DEF_configResp_responseFifo_fifo_i_notEmpty____d6) != DEF_configResp_responseFifo_fifo_i_notEmpty____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_configResp_responseFifo_fifo_i_notEmpty____d6, 1u);
	backing.DEF_configResp_responseFifo_fifo_i_notEmpty____d6 = DEF_configResp_responseFifo_fifo_i_notEmpty____d6;
      }
      ++num;
      if ((backing.DEF_configResp_responseFifo_fifo_notEmpty____d5) != DEF_configResp_responseFifo_fifo_notEmpty____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_configResp_responseFifo_fifo_notEmpty____d5, 1u);
	backing.DEF_configResp_responseFifo_fifo_notEmpty____d5 = DEF_configResp_responseFifo_fifo_notEmpty____d5;
      }
      ++num;
      if ((backing.DEF_dmaError_responseFifo_count_9_EQ_5___d55) != DEF_dmaError_responseFifo_count_9_EQ_5___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaError_responseFifo_count_9_EQ_5___d55, 1u);
	backing.DEF_dmaError_responseFifo_count_9_EQ_5___d55 = DEF_dmaError_responseFifo_count_9_EQ_5___d55;
      }
      ++num;
      if ((backing.DEF_dmaError_responseFifo_fifo_i_notEmpty____d54) != DEF_dmaError_responseFifo_fifo_i_notEmpty____d54)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaError_responseFifo_fifo_i_notEmpty____d54, 1u);
	backing.DEF_dmaError_responseFifo_fifo_i_notEmpty____d54 = DEF_dmaError_responseFifo_fifo_i_notEmpty____d54;
      }
      ++num;
      if ((backing.DEF_dmaError_responseFifo_fifo_notEmpty____d53) != DEF_dmaError_responseFifo_fifo_notEmpty____d53)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaError_responseFifo_fifo_notEmpty____d53, 1u);
	backing.DEF_dmaError_responseFifo_fifo_notEmpty____d53 = DEF_dmaError_responseFifo_fifo_notEmpty____d53;
      }
      ++num;
      if ((backing.DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60) != DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60)
      {
	vcd_write_val(sim_hdl, num, DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60, 128u);
	backing.DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60 = DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60;
      }
      ++num;
      if ((backing.DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43) != DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43)
      {
	vcd_write_val(sim_hdl, num, DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43, 1u);
	backing.DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43 = DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43;
      }
      ++num;
      if ((backing.DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42) != DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42)
      {
	vcd_write_val(sim_hdl, num, DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42, 1u);
	backing.DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42 = DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42;
      }
      ++num;
      if ((backing.DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41) != DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41)
      {
	vcd_write_val(sim_hdl, num, DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41, 1u);
	backing.DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41 = DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41;
      }
      ++num;
      if ((backing.DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31) != DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31)
      {
	vcd_write_val(sim_hdl, num, DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31, 1u);
	backing.DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31 = DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31;
      }
      ++num;
      if ((backing.DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30) != DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30)
      {
	vcd_write_val(sim_hdl, num, DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30, 1u);
	backing.DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30 = DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30;
      }
      ++num;
      if ((backing.DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29) != DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29)
      {
	vcd_write_val(sim_hdl, num, DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29, 1u);
	backing.DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29 = DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29;
      }
      ++num;
      if ((backing.DEF_x__h1259) != DEF_x__h1259)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1259, 128u);
	backing.DEF_x__h1259 = DEF_x__h1259;
      }
      ++num;
      if ((backing.DEF_x__h1509) != DEF_x__h1509)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1509, 192u);
	backing.DEF_x__h1509 = DEF_x__h1509;
      }
      ++num;
      if ((backing.DEF_x__h2325) != DEF_x__h2325)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h2325, 192u);
	backing.DEF_x__h2325 = DEF_x__h2325;
      }
      ++num;
      if ((backing.DEF_x_first__h449) != DEF_x_first__h449)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h449, 128u);
	backing.DEF_x_first__h449 = DEF_x_first__h449;
      }
      ++num;
      if ((backing.DEF_x_first__h772) != DEF_x_first__h772)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h772, 192u);
	backing.DEF_x_first__h772 = DEF_x_first__h772;
      }
      ++num;
      if ((backing.PORT_ifc_reportStateDbg_rec) != PORT_ifc_reportStateDbg_rec)
      {
	vcd_write_val(sim_hdl, num, PORT_ifc_reportStateDbg_rec, 128u);
	backing.PORT_ifc_reportStateDbg_rec = PORT_ifc_reportStateDbg_rec;
      }
      ++num;
      if ((backing.PORT_portalIfc_indicationSizeBits) != PORT_portalIfc_indicationSizeBits)
      {
	vcd_write_val(sim_hdl, num, PORT_portalIfc_indicationSizeBits, 160u);
	backing.PORT_portalIfc_indicationSizeBits = PORT_portalIfc_indicationSizeBits;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__read__h178, 32u);
      backing.DEF__read__h178 = DEF__read__h178;
      vcd_write_val(sim_hdl, num++, DEF__read__h337, 32u);
      backing.DEF__read__h337 = DEF__read__h337;
      vcd_write_val(sim_hdl, num++, DEF__read__h501, 32u);
      backing.DEF__read__h501 = DEF__read__h501;
      vcd_write_val(sim_hdl, num++, DEF__read__h660, 32u);
      backing.DEF__read__h660 = DEF__read__h660;
      vcd_write_val(sim_hdl, num++, DEF__read__h824, 32u);
      backing.DEF__read__h824 = DEF__read__h824;
      vcd_write_val(sim_hdl, num++, DEF_addrResponse_responseFifo_count_3_EQ_1___d19, 1u);
      backing.DEF_addrResponse_responseFifo_count_3_EQ_1___d19 = DEF_addrResponse_responseFifo_count_3_EQ_1___d19;
      vcd_write_val(sim_hdl, num++, DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18, 1u);
      backing.DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18 = DEF_addrResponse_responseFifo_fifo_i_notEmpty____d18;
      vcd_write_val(sim_hdl, num++, DEF_addrResponse_responseFifo_fifo_notEmpty____d17, 1u);
      backing.DEF_addrResponse_responseFifo_fifo_notEmpty____d17 = DEF_addrResponse_responseFifo_fifo_notEmpty____d17;
      vcd_write_val(sim_hdl, num++, DEF_configResp_responseFifo_count_EQ_0___d7, 1u);
      backing.DEF_configResp_responseFifo_count_EQ_0___d7 = DEF_configResp_responseFifo_count_EQ_0___d7;
      vcd_write_val(sim_hdl, num++, DEF_configResp_responseFifo_fifo_i_notEmpty____d6, 1u);
      backing.DEF_configResp_responseFifo_fifo_i_notEmpty____d6 = DEF_configResp_responseFifo_fifo_i_notEmpty____d6;
      vcd_write_val(sim_hdl, num++, DEF_configResp_responseFifo_fifo_notEmpty____d5, 1u);
      backing.DEF_configResp_responseFifo_fifo_notEmpty____d5 = DEF_configResp_responseFifo_fifo_notEmpty____d5;
      vcd_write_val(sim_hdl, num++, DEF_dmaError_responseFifo_count_9_EQ_5___d55, 1u);
      backing.DEF_dmaError_responseFifo_count_9_EQ_5___d55 = DEF_dmaError_responseFifo_count_9_EQ_5___d55;
      vcd_write_val(sim_hdl, num++, DEF_dmaError_responseFifo_fifo_i_notEmpty____d54, 1u);
      backing.DEF_dmaError_responseFifo_fifo_i_notEmpty____d54 = DEF_dmaError_responseFifo_fifo_i_notEmpty____d54;
      vcd_write_val(sim_hdl, num++, DEF_dmaError_responseFifo_fifo_notEmpty____d53, 1u);
      backing.DEF_dmaError_responseFifo_fifo_notEmpty____d53 = DEF_dmaError_responseFifo_fifo_notEmpty____d53;
      vcd_write_val(sim_hdl, num++, DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60, 128u);
      backing.DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60 = DEF_ifc_dmaError_offset_CONCAT_ifc_dmaError_extra___d60;
      vcd_write_val(sim_hdl, num++, DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43, 1u);
      backing.DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43 = DEF_reportMemoryTraffic_responseFifo_count_7_EQ_1___d43;
      vcd_write_val(sim_hdl, num++, DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42, 1u);
      backing.DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42 = DEF_reportMemoryTraffic_responseFifo_fifo_i_notEmpty____d42;
      vcd_write_val(sim_hdl, num++, DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41, 1u);
      backing.DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41 = DEF_reportMemoryTraffic_responseFifo_fifo_notEmpty____d41;
      vcd_write_val(sim_hdl, num++, DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31, 1u);
      backing.DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31 = DEF_reportStateDbg_responseFifo_count_5_EQ_3___d31;
      vcd_write_val(sim_hdl, num++, DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30, 1u);
      backing.DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30 = DEF_reportStateDbg_responseFifo_fifo_i_notEmpty____d30;
      vcd_write_val(sim_hdl, num++, DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29, 1u);
      backing.DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29 = DEF_reportStateDbg_responseFifo_fifo_notEmpty____d29;
      vcd_write_val(sim_hdl, num++, DEF_x__h1259, 128u);
      backing.DEF_x__h1259 = DEF_x__h1259;
      vcd_write_val(sim_hdl, num++, DEF_x__h1509, 192u);
      backing.DEF_x__h1509 = DEF_x__h1509;
      vcd_write_val(sim_hdl, num++, DEF_x__h2325, 192u);
      backing.DEF_x__h2325 = DEF_x__h2325;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h449, 128u);
      backing.DEF_x_first__h449 = DEF_x_first__h449;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h772, 192u);
      backing.DEF_x_first__h772 = DEF_x_first__h772;
      vcd_write_val(sim_hdl, num++, PORT_ifc_reportStateDbg_rec, 128u);
      backing.PORT_ifc_reportStateDbg_rec = PORT_ifc_reportStateDbg_rec;
      vcd_write_val(sim_hdl, num++, PORT_portalIfc_indicationSizeBits, 160u);
      backing.PORT_portalIfc_indicationSizeBits = PORT_portalIfc_indicationSizeBits;
    }
}

void MOD_mkDmaIndicationProxyPortalSynth::vcd_prims(tVCDDumpType dt,
						    MOD_mkDmaIndicationProxyPortalSynth &backing)
{
  INST_addrResponse_responseFifo_count.dump_VCD(dt, backing.INST_addrResponse_responseFifo_count);
  INST_addrResponse_responseFifo_fifo.dump_VCD(dt, backing.INST_addrResponse_responseFifo_fifo);
  INST_configResp_responseFifo_count.dump_VCD(dt, backing.INST_configResp_responseFifo_count);
  INST_configResp_responseFifo_fifo.dump_VCD(dt, backing.INST_configResp_responseFifo_fifo);
  INST_dmaError_responseFifo_count.dump_VCD(dt, backing.INST_dmaError_responseFifo_count);
  INST_dmaError_responseFifo_fifo.dump_VCD(dt, backing.INST_dmaError_responseFifo_fifo);
  INST_reportMemoryTraffic_responseFifo_count.dump_VCD(dt,
						       backing.INST_reportMemoryTraffic_responseFifo_count);
  INST_reportMemoryTraffic_responseFifo_fifo.dump_VCD(dt,
						      backing.INST_reportMemoryTraffic_responseFifo_fifo);
  INST_reportStateDbg_responseFifo_count.dump_VCD(dt, backing.INST_reportStateDbg_responseFifo_count);
  INST_reportStateDbg_responseFifo_fifo.dump_VCD(dt, backing.INST_reportStateDbg_responseFifo_fifo);
}
