INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-311] analyzing module Threebit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clayt/repos/ECEN248/Lab_8/Lab_8.srcs/sources_1/new/up_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter_tb
