# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:46 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 12:00:46 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:46 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v 
# -- Compiling module RCA_16bits
# 
# Top level modules:
# 	RCA_16bits
# End time: 12:00:46 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:46 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 12:00:46 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:46 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux_16bits.v 
# -- Compiling module mux_16bits
# 
# Top level modules:
# 	mux_16bits
# End time: 12:00:46 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux_32bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:46 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux_32bits.v 
# -- Compiling module mux_32bits
# 
# Top level modules:
# 	mux_32bits
# End time: 12:00:46 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:46 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/addition.v 
# -- Compiling module addition
# 
# Top level modules:
# 	addition
# End time: 12:00:46 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:46 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v 
# -- Compiling module CSA_32bits
# 
# Top level modules:
# 	CSA_32bits
# End time: 12:00:46 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:46 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:00:47 on Sep 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:47 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:00:47 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Daenerys/Desktop/ECE\ 550D/project/checkpoint1\ -\ ALU {C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:47 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU" C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 12:00:47 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 12:00:47 on Sep 19,2023
# Loading work.alu_tb
# Loading work.alu
# Loading work.addition
# Loading work.CSA_32bits
# Loading work.RCA_16bits
# Loading work.full_adder
# Loading work.mux
# Loading work.mux_16bits
# Loading work.subtraction
# Loading work.mux_32bits
# ** Warning: (vsim-3015) C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/addition.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/addition0/CSA0 File: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v
# ** Warning: (vsim-3015) C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/addition0/CSA0/RCA1 File: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v
# ** Warning: (vsim-3015) C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v(16): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/addition0/CSA0/RCA2 File: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v
# ** Warning: (vsim-3015) C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/subtraction.v(44): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/subtraction0/CSA0 File: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v
# ** Warning: (vsim-3015) C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/subtraction0/CSA0/RCA1 File: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v
# ** Warning: (vsim-3015) C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v(16): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/subtraction0/CSA0/RCA2 File: C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu_tb.v(51)
#    Time: 1560 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu_tb.v line 51
# End time: 12:02:01 on Sep 19,2023, Elapsed time: 0:01:14
# Errors: 0, Warnings: 6
