vendor_name = ModelSim
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/register_block.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/instruction_block.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/memory_block.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/control_unit.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/control_tb.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/_2x1Mux.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/_4x1Mux.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/_8x1Mux.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/adder.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUand.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUless_than.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUnor.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUor.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUxor.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/cla_4bit.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/cla_16bit.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/fullAdder.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/subtractor.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/sign_extend.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/shift_left_2.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/mips.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/memory_blocktb.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/registers.mem
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/instructions.mem
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/memory.mem
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/simulation/modelsim/registers.mem
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/simulation/modelsim/instructions.mem
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/simulation/modelsim/memory.mem
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/mips_testbench.v
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/Waveform6.vwf
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/db/altsyncram_qkv1.tdf
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/db/finalproject.ram0_memory_block_50d33b1e.hdl.mif
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/db/altsyncram_gue1.tdf
source_file = 1, C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/db/finalproject.ram0_instruction_block_7d3bcd5a.hdl.mif
design_name = mips
instance = comp, \instruction2[0]~output , instruction2[0]~output, mips, 1
instance = comp, \instruction2[1]~output , instruction2[1]~output, mips, 1
instance = comp, \instruction2[2]~output , instruction2[2]~output, mips, 1
instance = comp, \instruction2[3]~output , instruction2[3]~output, mips, 1
instance = comp, \instruction2[4]~output , instruction2[4]~output, mips, 1
instance = comp, \instruction2[5]~output , instruction2[5]~output, mips, 1
instance = comp, \instruction2[6]~output , instruction2[6]~output, mips, 1
instance = comp, \instruction2[7]~output , instruction2[7]~output, mips, 1
instance = comp, \instruction2[8]~output , instruction2[8]~output, mips, 1
instance = comp, \instruction2[9]~output , instruction2[9]~output, mips, 1
instance = comp, \instruction2[10]~output , instruction2[10]~output, mips, 1
instance = comp, \instruction2[11]~output , instruction2[11]~output, mips, 1
instance = comp, \instruction2[12]~output , instruction2[12]~output, mips, 1
instance = comp, \instruction2[13]~output , instruction2[13]~output, mips, 1
instance = comp, \instruction2[14]~output , instruction2[14]~output, mips, 1
instance = comp, \instruction2[15]~output , instruction2[15]~output, mips, 1
instance = comp, \instruction2[16]~output , instruction2[16]~output, mips, 1
instance = comp, \instruction2[17]~output , instruction2[17]~output, mips, 1
instance = comp, \instruction2[18]~output , instruction2[18]~output, mips, 1
instance = comp, \instruction2[19]~output , instruction2[19]~output, mips, 1
instance = comp, \instruction2[20]~output , instruction2[20]~output, mips, 1
instance = comp, \instruction2[21]~output , instruction2[21]~output, mips, 1
instance = comp, \instruction2[22]~output , instruction2[22]~output, mips, 1
instance = comp, \instruction2[23]~output , instruction2[23]~output, mips, 1
instance = comp, \instruction2[24]~output , instruction2[24]~output, mips, 1
instance = comp, \instruction2[25]~output , instruction2[25]~output, mips, 1
instance = comp, \instruction2[26]~output , instruction2[26]~output, mips, 1
instance = comp, \instruction2[27]~output , instruction2[27]~output, mips, 1
instance = comp, \instruction2[28]~output , instruction2[28]~output, mips, 1
instance = comp, \instruction2[29]~output , instruction2[29]~output, mips, 1
instance = comp, \instruction2[30]~output , instruction2[30]~output, mips, 1
instance = comp, \instruction2[31]~output , instruction2[31]~output, mips, 1
instance = comp, \read_data1[0]~output , read_data1[0]~output, mips, 1
instance = comp, \read_data1[1]~output , read_data1[1]~output, mips, 1
instance = comp, \read_data1[2]~output , read_data1[2]~output, mips, 1
instance = comp, \read_data1[3]~output , read_data1[3]~output, mips, 1
instance = comp, \read_data1[4]~output , read_data1[4]~output, mips, 1
instance = comp, \read_data1[5]~output , read_data1[5]~output, mips, 1
instance = comp, \read_data1[6]~output , read_data1[6]~output, mips, 1
instance = comp, \read_data1[7]~output , read_data1[7]~output, mips, 1
instance = comp, \read_data1[8]~output , read_data1[8]~output, mips, 1
instance = comp, \read_data1[9]~output , read_data1[9]~output, mips, 1
instance = comp, \read_data1[10]~output , read_data1[10]~output, mips, 1
instance = comp, \read_data1[11]~output , read_data1[11]~output, mips, 1
instance = comp, \read_data1[12]~output , read_data1[12]~output, mips, 1
instance = comp, \read_data1[13]~output , read_data1[13]~output, mips, 1
instance = comp, \read_data1[14]~output , read_data1[14]~output, mips, 1
instance = comp, \read_data1[15]~output , read_data1[15]~output, mips, 1
instance = comp, \read_data1[16]~output , read_data1[16]~output, mips, 1
instance = comp, \read_data1[17]~output , read_data1[17]~output, mips, 1
instance = comp, \read_data1[18]~output , read_data1[18]~output, mips, 1
instance = comp, \read_data1[19]~output , read_data1[19]~output, mips, 1
instance = comp, \read_data1[20]~output , read_data1[20]~output, mips, 1
instance = comp, \read_data1[21]~output , read_data1[21]~output, mips, 1
instance = comp, \read_data1[22]~output , read_data1[22]~output, mips, 1
instance = comp, \read_data1[23]~output , read_data1[23]~output, mips, 1
instance = comp, \read_data1[24]~output , read_data1[24]~output, mips, 1
instance = comp, \read_data1[25]~output , read_data1[25]~output, mips, 1
instance = comp, \read_data1[26]~output , read_data1[26]~output, mips, 1
instance = comp, \read_data1[27]~output , read_data1[27]~output, mips, 1
instance = comp, \read_data1[28]~output , read_data1[28]~output, mips, 1
instance = comp, \read_data1[29]~output , read_data1[29]~output, mips, 1
instance = comp, \read_data1[30]~output , read_data1[30]~output, mips, 1
instance = comp, \read_data1[31]~output , read_data1[31]~output, mips, 1
instance = comp, \read_data2[0]~output , read_data2[0]~output, mips, 1
instance = comp, \read_data2[1]~output , read_data2[1]~output, mips, 1
instance = comp, \read_data2[2]~output , read_data2[2]~output, mips, 1
instance = comp, \read_data2[3]~output , read_data2[3]~output, mips, 1
instance = comp, \read_data2[4]~output , read_data2[4]~output, mips, 1
instance = comp, \read_data2[5]~output , read_data2[5]~output, mips, 1
instance = comp, \read_data2[6]~output , read_data2[6]~output, mips, 1
instance = comp, \read_data2[7]~output , read_data2[7]~output, mips, 1
instance = comp, \read_data2[8]~output , read_data2[8]~output, mips, 1
instance = comp, \read_data2[9]~output , read_data2[9]~output, mips, 1
instance = comp, \read_data2[10]~output , read_data2[10]~output, mips, 1
instance = comp, \read_data2[11]~output , read_data2[11]~output, mips, 1
instance = comp, \read_data2[12]~output , read_data2[12]~output, mips, 1
instance = comp, \read_data2[13]~output , read_data2[13]~output, mips, 1
instance = comp, \read_data2[14]~output , read_data2[14]~output, mips, 1
instance = comp, \read_data2[15]~output , read_data2[15]~output, mips, 1
instance = comp, \read_data2[16]~output , read_data2[16]~output, mips, 1
instance = comp, \read_data2[17]~output , read_data2[17]~output, mips, 1
instance = comp, \read_data2[18]~output , read_data2[18]~output, mips, 1
instance = comp, \read_data2[19]~output , read_data2[19]~output, mips, 1
instance = comp, \read_data2[20]~output , read_data2[20]~output, mips, 1
instance = comp, \read_data2[21]~output , read_data2[21]~output, mips, 1
instance = comp, \read_data2[22]~output , read_data2[22]~output, mips, 1
instance = comp, \read_data2[23]~output , read_data2[23]~output, mips, 1
instance = comp, \read_data2[24]~output , read_data2[24]~output, mips, 1
instance = comp, \read_data2[25]~output , read_data2[25]~output, mips, 1
instance = comp, \read_data2[26]~output , read_data2[26]~output, mips, 1
instance = comp, \read_data2[27]~output , read_data2[27]~output, mips, 1
instance = comp, \read_data2[28]~output , read_data2[28]~output, mips, 1
instance = comp, \read_data2[29]~output , read_data2[29]~output, mips, 1
instance = comp, \read_data2[30]~output , read_data2[30]~output, mips, 1
instance = comp, \read_data2[31]~output , read_data2[31]~output, mips, 1
instance = comp, \alu_result[0]~output , alu_result[0]~output, mips, 1
instance = comp, \alu_result[1]~output , alu_result[1]~output, mips, 1
instance = comp, \alu_result[2]~output , alu_result[2]~output, mips, 1
instance = comp, \alu_result[3]~output , alu_result[3]~output, mips, 1
instance = comp, \alu_result[4]~output , alu_result[4]~output, mips, 1
instance = comp, \alu_result[5]~output , alu_result[5]~output, mips, 1
instance = comp, \alu_result[6]~output , alu_result[6]~output, mips, 1
instance = comp, \alu_result[7]~output , alu_result[7]~output, mips, 1
instance = comp, \alu_result[8]~output , alu_result[8]~output, mips, 1
instance = comp, \alu_result[9]~output , alu_result[9]~output, mips, 1
instance = comp, \alu_result[10]~output , alu_result[10]~output, mips, 1
instance = comp, \alu_result[11]~output , alu_result[11]~output, mips, 1
instance = comp, \alu_result[12]~output , alu_result[12]~output, mips, 1
instance = comp, \alu_result[13]~output , alu_result[13]~output, mips, 1
instance = comp, \alu_result[14]~output , alu_result[14]~output, mips, 1
instance = comp, \alu_result[15]~output , alu_result[15]~output, mips, 1
instance = comp, \alu_result[16]~output , alu_result[16]~output, mips, 1
instance = comp, \alu_result[17]~output , alu_result[17]~output, mips, 1
instance = comp, \alu_result[18]~output , alu_result[18]~output, mips, 1
instance = comp, \alu_result[19]~output , alu_result[19]~output, mips, 1
instance = comp, \alu_result[20]~output , alu_result[20]~output, mips, 1
instance = comp, \alu_result[21]~output , alu_result[21]~output, mips, 1
instance = comp, \alu_result[22]~output , alu_result[22]~output, mips, 1
instance = comp, \alu_result[23]~output , alu_result[23]~output, mips, 1
instance = comp, \alu_result[24]~output , alu_result[24]~output, mips, 1
instance = comp, \alu_result[25]~output , alu_result[25]~output, mips, 1
instance = comp, \alu_result[26]~output , alu_result[26]~output, mips, 1
instance = comp, \alu_result[27]~output , alu_result[27]~output, mips, 1
instance = comp, \alu_result[28]~output , alu_result[28]~output, mips, 1
instance = comp, \alu_result[29]~output , alu_result[29]~output, mips, 1
instance = comp, \alu_result[30]~output , alu_result[30]~output, mips, 1
instance = comp, \alu_result[31]~output , alu_result[31]~output, mips, 1
instance = comp, \zero_bit~output , zero_bit~output, mips, 1
instance = comp, \read_data[0]~output , read_data[0]~output, mips, 1
instance = comp, \read_data[1]~output , read_data[1]~output, mips, 1
instance = comp, \read_data[2]~output , read_data[2]~output, mips, 1
instance = comp, \read_data[3]~output , read_data[3]~output, mips, 1
instance = comp, \read_data[4]~output , read_data[4]~output, mips, 1
instance = comp, \read_data[5]~output , read_data[5]~output, mips, 1
instance = comp, \read_data[6]~output , read_data[6]~output, mips, 1
instance = comp, \read_data[7]~output , read_data[7]~output, mips, 1
instance = comp, \read_data[8]~output , read_data[8]~output, mips, 1
instance = comp, \read_data[9]~output , read_data[9]~output, mips, 1
instance = comp, \read_data[10]~output , read_data[10]~output, mips, 1
instance = comp, \read_data[11]~output , read_data[11]~output, mips, 1
instance = comp, \read_data[12]~output , read_data[12]~output, mips, 1
instance = comp, \read_data[13]~output , read_data[13]~output, mips, 1
instance = comp, \read_data[14]~output , read_data[14]~output, mips, 1
instance = comp, \read_data[15]~output , read_data[15]~output, mips, 1
instance = comp, \read_data[16]~output , read_data[16]~output, mips, 1
instance = comp, \read_data[17]~output , read_data[17]~output, mips, 1
instance = comp, \read_data[18]~output , read_data[18]~output, mips, 1
instance = comp, \read_data[19]~output , read_data[19]~output, mips, 1
instance = comp, \read_data[20]~output , read_data[20]~output, mips, 1
instance = comp, \read_data[21]~output , read_data[21]~output, mips, 1
instance = comp, \read_data[22]~output , read_data[22]~output, mips, 1
instance = comp, \read_data[23]~output , read_data[23]~output, mips, 1
instance = comp, \read_data[24]~output , read_data[24]~output, mips, 1
instance = comp, \read_data[25]~output , read_data[25]~output, mips, 1
instance = comp, \read_data[26]~output , read_data[26]~output, mips, 1
instance = comp, \read_data[27]~output , read_data[27]~output, mips, 1
instance = comp, \read_data[28]~output , read_data[28]~output, mips, 1
instance = comp, \read_data[29]~output , read_data[29]~output, mips, 1
instance = comp, \read_data[30]~output , read_data[30]~output, mips, 1
instance = comp, \read_data[31]~output , read_data[31]~output, mips, 1
instance = comp, \write_data[0]~output , write_data[0]~output, mips, 1
instance = comp, \write_data[1]~output , write_data[1]~output, mips, 1
instance = comp, \write_data[2]~output , write_data[2]~output, mips, 1
instance = comp, \write_data[3]~output , write_data[3]~output, mips, 1
instance = comp, \write_data[4]~output , write_data[4]~output, mips, 1
instance = comp, \write_data[5]~output , write_data[5]~output, mips, 1
instance = comp, \write_data[6]~output , write_data[6]~output, mips, 1
instance = comp, \write_data[7]~output , write_data[7]~output, mips, 1
instance = comp, \write_data[8]~output , write_data[8]~output, mips, 1
instance = comp, \write_data[9]~output , write_data[9]~output, mips, 1
instance = comp, \write_data[10]~output , write_data[10]~output, mips, 1
instance = comp, \write_data[11]~output , write_data[11]~output, mips, 1
instance = comp, \write_data[12]~output , write_data[12]~output, mips, 1
instance = comp, \write_data[13]~output , write_data[13]~output, mips, 1
instance = comp, \write_data[14]~output , write_data[14]~output, mips, 1
instance = comp, \write_data[15]~output , write_data[15]~output, mips, 1
instance = comp, \write_data[16]~output , write_data[16]~output, mips, 1
instance = comp, \write_data[17]~output , write_data[17]~output, mips, 1
instance = comp, \write_data[18]~output , write_data[18]~output, mips, 1
instance = comp, \write_data[19]~output , write_data[19]~output, mips, 1
instance = comp, \write_data[20]~output , write_data[20]~output, mips, 1
instance = comp, \write_data[21]~output , write_data[21]~output, mips, 1
instance = comp, \write_data[22]~output , write_data[22]~output, mips, 1
instance = comp, \write_data[23]~output , write_data[23]~output, mips, 1
instance = comp, \write_data[24]~output , write_data[24]~output, mips, 1
instance = comp, \write_data[25]~output , write_data[25]~output, mips, 1
instance = comp, \write_data[26]~output , write_data[26]~output, mips, 1
instance = comp, \write_data[27]~output , write_data[27]~output, mips, 1
instance = comp, \write_data[28]~output , write_data[28]~output, mips, 1
instance = comp, \write_data[29]~output , write_data[29]~output, mips, 1
instance = comp, \write_data[30]~output , write_data[30]~output, mips, 1
instance = comp, \write_data[31]~output , write_data[31]~output, mips, 1
instance = comp, \regDst~output , regDst~output, mips, 1
instance = comp, \branch~output , branch~output, mips, 1
instance = comp, \memRead~output , memRead~output, mips, 1
instance = comp, \memWrite~output , memWrite~output, mips, 1
instance = comp, \ALUop[0]~output , ALUop[0]~output, mips, 1
instance = comp, \ALUop[1]~output , ALUop[1]~output, mips, 1
instance = comp, \ALUop[2]~output , ALUop[2]~output, mips, 1
instance = comp, \ALUsrc~output , ALUsrc~output, mips, 1
instance = comp, \regWrite~output , regWrite~output, mips, 1
instance = comp, \jump~output , jump~output, mips, 1
instance = comp, \move~output , move~output, mips, 1
instance = comp, \opcode[0]~output , opcode[0]~output, mips, 1
instance = comp, \opcode[1]~output , opcode[1]~output, mips, 1
instance = comp, \opcode[2]~output , opcode[2]~output, mips, 1
instance = comp, \opcode[3]~output , opcode[3]~output, mips, 1
instance = comp, \opcode[4]~output , opcode[4]~output, mips, 1
instance = comp, \opcode[5]~output , opcode[5]~output, mips, 1
instance = comp, \function_code[0]~output , function_code[0]~output, mips, 1
instance = comp, \function_code[1]~output , function_code[1]~output, mips, 1
instance = comp, \function_code[2]~output , function_code[2]~output, mips, 1
instance = comp, \function_code[3]~output , function_code[3]~output, mips, 1
instance = comp, \function_code[4]~output , function_code[4]~output, mips, 1
instance = comp, \function_code[5]~output , function_code[5]~output, mips, 1
instance = comp, \imm[0]~output , imm[0]~output, mips, 1
instance = comp, \imm[1]~output , imm[1]~output, mips, 1
instance = comp, \imm[2]~output , imm[2]~output, mips, 1
instance = comp, \imm[3]~output , imm[3]~output, mips, 1
instance = comp, \imm[4]~output , imm[4]~output, mips, 1
instance = comp, \imm[5]~output , imm[5]~output, mips, 1
instance = comp, \imm[6]~output , imm[6]~output, mips, 1
instance = comp, \imm[7]~output , imm[7]~output, mips, 1
instance = comp, \imm[8]~output , imm[8]~output, mips, 1
instance = comp, \imm[9]~output , imm[9]~output, mips, 1
instance = comp, \imm[10]~output , imm[10]~output, mips, 1
instance = comp, \imm[11]~output , imm[11]~output, mips, 1
instance = comp, \imm[12]~output , imm[12]~output, mips, 1
instance = comp, \imm[13]~output , imm[13]~output, mips, 1
instance = comp, \imm[14]~output , imm[14]~output, mips, 1
instance = comp, \imm[15]~output , imm[15]~output, mips, 1
instance = comp, \address[0]~output , address[0]~output, mips, 1
instance = comp, \address[1]~output , address[1]~output, mips, 1
instance = comp, \address[2]~output , address[2]~output, mips, 1
instance = comp, \address[3]~output , address[3]~output, mips, 1
instance = comp, \address[4]~output , address[4]~output, mips, 1
instance = comp, \address[5]~output , address[5]~output, mips, 1
instance = comp, \address[6]~output , address[6]~output, mips, 1
instance = comp, \address[7]~output , address[7]~output, mips, 1
instance = comp, \address[8]~output , address[8]~output, mips, 1
instance = comp, \address[9]~output , address[9]~output, mips, 1
instance = comp, \address[10]~output , address[10]~output, mips, 1
instance = comp, \address[11]~output , address[11]~output, mips, 1
instance = comp, \address[12]~output , address[12]~output, mips, 1
instance = comp, \address[13]~output , address[13]~output, mips, 1
instance = comp, \address[14]~output , address[14]~output, mips, 1
instance = comp, \address[15]~output , address[15]~output, mips, 1
instance = comp, \address[16]~output , address[16]~output, mips, 1
instance = comp, \address[17]~output , address[17]~output, mips, 1
instance = comp, \read_reg1[0]~output , read_reg1[0]~output, mips, 1
instance = comp, \read_reg1[1]~output , read_reg1[1]~output, mips, 1
instance = comp, \read_reg1[2]~output , read_reg1[2]~output, mips, 1
instance = comp, \read_reg1[3]~output , read_reg1[3]~output, mips, 1
instance = comp, \read_reg1[4]~output , read_reg1[4]~output, mips, 1
instance = comp, \read_reg2[0]~output , read_reg2[0]~output, mips, 1
instance = comp, \read_reg2[1]~output , read_reg2[1]~output, mips, 1
instance = comp, \read_reg2[2]~output , read_reg2[2]~output, mips, 1
instance = comp, \read_reg2[3]~output , read_reg2[3]~output, mips, 1
instance = comp, \read_reg2[4]~output , read_reg2[4]~output, mips, 1
instance = comp, \write_reg[0]~output , write_reg[0]~output, mips, 1
instance = comp, \write_reg[1]~output , write_reg[1]~output, mips, 1
instance = comp, \write_reg[2]~output , write_reg[2]~output, mips, 1
instance = comp, \write_reg[3]~output , write_reg[3]~output, mips, 1
instance = comp, \write_reg[4]~output , write_reg[4]~output, mips, 1
instance = comp, \clock~input , clock~input, mips, 1
instance = comp, \~GND , ~GND, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a0 , inst_block|instructions_rtl_0|auto_generated|ram_block1a0, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a1 , inst_block|instructions_rtl_0|auto_generated|ram_block1a1, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a2 , inst_block|instructions_rtl_0|auto_generated|ram_block1a2, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a3 , inst_block|instructions_rtl_0|auto_generated|ram_block1a3, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a4 , inst_block|instructions_rtl_0|auto_generated|ram_block1a4, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a5 , inst_block|instructions_rtl_0|auto_generated|ram_block1a5, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a6 , inst_block|instructions_rtl_0|auto_generated|ram_block1a6, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a7 , inst_block|instructions_rtl_0|auto_generated|ram_block1a7, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a8 , inst_block|instructions_rtl_0|auto_generated|ram_block1a8, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a9 , inst_block|instructions_rtl_0|auto_generated|ram_block1a9, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a10 , inst_block|instructions_rtl_0|auto_generated|ram_block1a10, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a11 , inst_block|instructions_rtl_0|auto_generated|ram_block1a11, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a12 , inst_block|instructions_rtl_0|auto_generated|ram_block1a12, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a13 , inst_block|instructions_rtl_0|auto_generated|ram_block1a13, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a14 , inst_block|instructions_rtl_0|auto_generated|ram_block1a14, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a15 , inst_block|instructions_rtl_0|auto_generated|ram_block1a15, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a16 , inst_block|instructions_rtl_0|auto_generated|ram_block1a16, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a17 , inst_block|instructions_rtl_0|auto_generated|ram_block1a17, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a18 , inst_block|instructions_rtl_0|auto_generated|ram_block1a18, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a19 , inst_block|instructions_rtl_0|auto_generated|ram_block1a19, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a20 , inst_block|instructions_rtl_0|auto_generated|ram_block1a20, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a21 , inst_block|instructions_rtl_0|auto_generated|ram_block1a21, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a22 , inst_block|instructions_rtl_0|auto_generated|ram_block1a22, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a23 , inst_block|instructions_rtl_0|auto_generated|ram_block1a23, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a24 , inst_block|instructions_rtl_0|auto_generated|ram_block1a24, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a25 , inst_block|instructions_rtl_0|auto_generated|ram_block1a25, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a26 , inst_block|instructions_rtl_0|auto_generated|ram_block1a26, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a27 , inst_block|instructions_rtl_0|auto_generated|ram_block1a27, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a28 , inst_block|instructions_rtl_0|auto_generated|ram_block1a28, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a29 , inst_block|instructions_rtl_0|auto_generated|ram_block1a29, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a30 , inst_block|instructions_rtl_0|auto_generated|ram_block1a30, mips, 1
instance = comp, \inst_block|instructions_rtl_0|auto_generated|ram_block1a31 , inst_block|instructions_rtl_0|auto_generated|ram_block1a31, mips, 1
instance = comp, \ctrl_unit|ALUsrcOr , ctrl_unit|ALUsrcOr, mips, 1
instance = comp, \alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0 , alu_unit|sub_inst|sub|FA1|carry_of_sum_2~0, mips, 1
instance = comp, \alu_unit|less|sub|sub|FA5|carry_of_sum_2 , alu_unit|less|sub|sub|FA5|carry_of_sum_2, mips, 1
instance = comp, \ctrl_unit|ALUop[2]~0 , ctrl_unit|ALUop[2]~0, mips, 1
instance = comp, \ctrl_unit|ALUop[1]~1 , ctrl_unit|ALUop[1]~1, mips, 1
instance = comp, \ctrl_unit|ALUop[0]~2 , ctrl_unit|ALUop[0]~2, mips, 1
instance = comp, \alu_ctrl_unit|or3~0 , alu_ctrl_unit|or3~0, mips, 1
instance = comp, \alu_ctrl_unit|or1~0 , alu_ctrl_unit|or1~0, mips, 1
instance = comp, \alu_ctrl_unit|or2~0 , alu_ctrl_unit|or2~0, mips, 1
instance = comp, \alu_unit|mux0|n2|o0~0 , alu_unit|mux0|n2|o0~0, mips, 1
instance = comp, \alu_unit|mux1|n2|o0~0 , alu_unit|mux1|n2|o0~0, mips, 1
instance = comp, \alu_unit|mux2|n2|o0~0 , alu_unit|mux2|n2|o0~0, mips, 1
instance = comp, \alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0 , alu_unit|sub_inst|sub|FA2|carry_of_sum_2~0, mips, 1
instance = comp, \alu_src2[3]~0 , alu_src2[3]~0, mips, 1
instance = comp, \alu_unit|mux3|n2|o0~0 , alu_unit|mux3|n2|o0~0, mips, 1
instance = comp, \alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0 , alu_unit|sub_inst|sub|FA3|carry_of_sum_2~0, mips, 1
instance = comp, \alu_src2[4]~1 , alu_src2[4]~1, mips, 1
instance = comp, \alu_unit|mux4|n2|o0~0 , alu_unit|mux4|n2|o0~0, mips, 1
instance = comp, \alu_unit|sub_inst|sub|FA4|carry_of_sum_2 , alu_unit|sub_inst|sub|FA4|carry_of_sum_2, mips, 1
instance = comp, \alu_unit|mux5|n2|o0~0 , alu_unit|mux5|n2|o0~0, mips, 1
instance = comp, \alu_unit|mux6|n2|o0~0 , alu_unit|mux6|n2|o0~0, mips, 1
instance = comp, \alu_unit|zeros~0 , alu_unit|zeros~0, mips, 1
instance = comp, \alu_unit|zeros , alu_unit|zeros, mips, 1
instance = comp, \ctrl_unit|Equal0~1 , ctrl_unit|Equal0~1, mips, 1
instance = comp, \ctrl_unit|memWriteOr~0 , ctrl_unit|memWriteOr~0, mips, 1
instance = comp, \ctrl_unit|memReadOr~0 , ctrl_unit|memReadOr~0, mips, 1
instance = comp, \ctrl_unit|Equal11~0 , ctrl_unit|Equal11~0, mips, 1
instance = comp, \write_data~0 , write_data~0, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a0 , mem_block|registers_rtl_0|auto_generated|ram_block1a0, mips, 1
instance = comp, \write_data~1 , write_data~1, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a1 , mem_block|registers_rtl_0|auto_generated|ram_block1a1, mips, 1
instance = comp, \write_data~2 , write_data~2, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a2 , mem_block|registers_rtl_0|auto_generated|ram_block1a2, mips, 1
instance = comp, \write_data~3 , write_data~3, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a3 , mem_block|registers_rtl_0|auto_generated|ram_block1a3, mips, 1
instance = comp, \write_data~4 , write_data~4, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a4 , mem_block|registers_rtl_0|auto_generated|ram_block1a4, mips, 1
instance = comp, \write_data~5 , write_data~5, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a5 , mem_block|registers_rtl_0|auto_generated|ram_block1a5, mips, 1
instance = comp, \write_data~6 , write_data~6, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a6 , mem_block|registers_rtl_0|auto_generated|ram_block1a6, mips, 1
instance = comp, \write_data~7 , write_data~7, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a7 , mem_block|registers_rtl_0|auto_generated|ram_block1a7, mips, 1
instance = comp, \write_data~8 , write_data~8, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a8 , mem_block|registers_rtl_0|auto_generated|ram_block1a8, mips, 1
instance = comp, \write_data~9 , write_data~9, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a9 , mem_block|registers_rtl_0|auto_generated|ram_block1a9, mips, 1
instance = comp, \write_data~10 , write_data~10, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a10 , mem_block|registers_rtl_0|auto_generated|ram_block1a10, mips, 1
instance = comp, \write_data~11 , write_data~11, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a11 , mem_block|registers_rtl_0|auto_generated|ram_block1a11, mips, 1
instance = comp, \write_data~12 , write_data~12, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a12 , mem_block|registers_rtl_0|auto_generated|ram_block1a12, mips, 1
instance = comp, \write_data~13 , write_data~13, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a13 , mem_block|registers_rtl_0|auto_generated|ram_block1a13, mips, 1
instance = comp, \write_data~14 , write_data~14, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a14 , mem_block|registers_rtl_0|auto_generated|ram_block1a14, mips, 1
instance = comp, \write_data~15 , write_data~15, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a15 , mem_block|registers_rtl_0|auto_generated|ram_block1a15, mips, 1
instance = comp, \write_data~16 , write_data~16, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a16 , mem_block|registers_rtl_0|auto_generated|ram_block1a16, mips, 1
instance = comp, \write_data~17 , write_data~17, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a17 , mem_block|registers_rtl_0|auto_generated|ram_block1a17, mips, 1
instance = comp, \write_data~18 , write_data~18, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a18 , mem_block|registers_rtl_0|auto_generated|ram_block1a18, mips, 1
instance = comp, \write_data~19 , write_data~19, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a19 , mem_block|registers_rtl_0|auto_generated|ram_block1a19, mips, 1
instance = comp, \write_data~20 , write_data~20, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a20 , mem_block|registers_rtl_0|auto_generated|ram_block1a20, mips, 1
instance = comp, \write_data~21 , write_data~21, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a21 , mem_block|registers_rtl_0|auto_generated|ram_block1a21, mips, 1
instance = comp, \write_data~22 , write_data~22, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a22 , mem_block|registers_rtl_0|auto_generated|ram_block1a22, mips, 1
instance = comp, \write_data~23 , write_data~23, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a23 , mem_block|registers_rtl_0|auto_generated|ram_block1a23, mips, 1
instance = comp, \write_data~24 , write_data~24, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a24 , mem_block|registers_rtl_0|auto_generated|ram_block1a24, mips, 1
instance = comp, \write_data~25 , write_data~25, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a25 , mem_block|registers_rtl_0|auto_generated|ram_block1a25, mips, 1
instance = comp, \write_data~26 , write_data~26, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a26 , mem_block|registers_rtl_0|auto_generated|ram_block1a26, mips, 1
instance = comp, \write_data~27 , write_data~27, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a27 , mem_block|registers_rtl_0|auto_generated|ram_block1a27, mips, 1
instance = comp, \write_data~28 , write_data~28, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a28 , mem_block|registers_rtl_0|auto_generated|ram_block1a28, mips, 1
instance = comp, \write_data~29 , write_data~29, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a29 , mem_block|registers_rtl_0|auto_generated|ram_block1a29, mips, 1
instance = comp, \write_data~30 , write_data~30, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a30 , mem_block|registers_rtl_0|auto_generated|ram_block1a30, mips, 1
instance = comp, \write_data~31 , write_data~31, mips, 1
instance = comp, \mem_block|registers_rtl_0|auto_generated|ram_block1a31 , mem_block|registers_rtl_0|auto_generated|ram_block1a31, mips, 1
instance = comp, \ctrl_unit|Equal0~0 , ctrl_unit|Equal0~0, mips, 1
instance = comp, \ctrl_unit|Equal10~0 , ctrl_unit|Equal10~0, mips, 1
instance = comp, \ctrl_unit|regWriteOr , ctrl_unit|regWriteOr, mips, 1
instance = comp, \ctrl_unit|dec|and12 , ctrl_unit|dec|and12, mips, 1
instance = comp, \write_reg~0 , write_reg~0, mips, 1
instance = comp, \write_reg~1 , write_reg~1, mips, 1
instance = comp, \write_reg~2 , write_reg~2, mips, 1
instance = comp, \write_reg~3 , write_reg~3, mips, 1
instance = comp, \write_reg~4 , write_reg~4, mips, 1
