INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Source/mach_coban/mach_coban.sim/sim_1/synth/timing/xsim/tb_D_FF_1_2_3_5_6_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_FF
INFO: [VRFC 10-311] analyzing module JK_FF_0
INFO: [VRFC 10-311] analyzing module JK_FF_1
INFO: [VRFC 10-311] analyzing module cnt_down_7
INFO: [VRFC 10-311] analyzing module glbl
