{"Source Block": ["oh/eclock/hdl/eclock.v@70:80@HdlIdDef", "   output       lclk_out;\n   output       lclk_p;\n\n   // Wires\n   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n"], "Clone Blocks": [["oh/elink/hdl/eclock.v@77:87", "   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n"], ["oh/elink/hdl/eclock.v@79:89", "   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n     #(\n"], ["oh/elink/hdl/eclock.v@78:88", "   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n"], ["oh/eclock/hdl/eclock.v@74:84", "   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n"], ["oh/eclock/hdl/eclock.v@75:85", "   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n"], ["oh/eclock/hdl/eclock.v@69:79", "   output       lclk_s;\n   output       lclk_out;\n   output       lclk_p;\n\n   // Wires\n   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n"], ["oh/eclock/hdl/eclock.v@76:86", "   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n     #(\n"], ["oh/elink/hdl/eclock.v@76:86", "   // Wires\n   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n"], ["oh/eclock/hdl/eclock.v@73:83", "   // Wires\n   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n"], ["oh/elink/hdl/eclock.v@72:82", "   output       txlclk_s;\n   output       txlclk_out;\n   output       txlclk_p;\n\n   // Wires\n   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n"], ["oh/elink/hdl/eclock.v@73:83", "   output       txlclk_out;\n   output       txlclk_p;\n\n   // Wires\n   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n"], ["oh/elink/hdl/eclock.v@74:84", "   output       txlclk_p;\n\n   // Wires\n   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n"], ["oh/eclock/hdl/eclock.v@71:81", "   output       lclk_p;\n\n   // Wires\n   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n"], ["oh/eclock/hdl/eclock.v@72:82", "\n   // Wires\n   wire         cclk_src;\n   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n"]], "Diff Content": {"Delete": [[75, "   wire         cclk_base;\n"]], "Add": []}}