<stg><name>equalizer_Pipeline_VITIS_LOOP_48_2</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tmp_data_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_data_V_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="tmp_data_V_3_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %tmp_last_V_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="tmp_last_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %sext_ln48_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="sext_ln48_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %sext_ln48_cast = sext i32 %sext_ln48_read

]]></Node>
<StgValue><ssdm name="sext_ln48_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_r_V_dest_V, i1 %input_r_V_id_V, i1 %input_r_V_last_V, i1 %input_r_V_user_V, i4 %input_r_V_strb_V, i4 %input_r_V_keep_V, i32 %input_r_V_data_V, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_10, i32 0, i32 99, void @empty_11, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i64 %sext_ln48_cast, i64 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 %tmp_data_V_3_read, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %while.cond8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond8:0 %tmp_last_V_1 = phi i1 %tmp_last_V_2, void %if.end17, i1 %tmp_last_V_read, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond8:1 %tmp_data_V_1 = load i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
while.cond8:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond8:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond8:4 %icmp_ln51 = icmp_eq  i32 %tmp_data_V_1, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond8:5 %br_ln51 = br i1 %icmp_ln51, void %if.end17, void %sw.epilog.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end17:0 %i_load = load i64 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end17:2 %shl_ln57 = shl i64 %i_load, i64 2

]]></Node>
<StgValue><ssdm name="shl_ln57"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end17:3 %add_ln57 = add i64 %shl_ln57, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end17:4 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="62">
<![CDATA[
if.end17:5 %sext_ln57 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.end17:6 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
if.end17:10 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="44">
<![CDATA[
if.end17:11 %tmp_data_V_2 = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="44">
<![CDATA[
if.end17:12 %tmp_last_V_2 = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end17:13 %add_ln60 = add i64 %i_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end17:14 %store_ln48 = store i64 %add_ln60, i64 %i

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end17:15 %store_ln48 = store i32 %tmp_data_V_2, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end17:7 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
if.end17:8 %write_ln57 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %tmp_data_V_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end17:9 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end17:9 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end17:9 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end17:9 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.epilog.loopexit.exitStub:0 %write_ln283 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_last_V_1_out, i1 %tmp_last_V_1

]]></Node>
<StgValue><ssdm name="write_ln283"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
sw.epilog.loopexit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
if.end17:1 %specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end17:9 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
if.end17:16 %br_ln48 = br void %while.cond8

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="sext_ln48" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln48"/></StgValue>
</port>
<port id="75" name="tmp_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_last_V"/></StgValue>
</port>
<port id="76" name="tmp_data_V_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</port>
<port id="77" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="78" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
<port id="79" name="input_r_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</port>
<port id="80" name="input_r_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</port>
<port id="81" name="input_r_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</port>
<port id="82" name="input_r_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</port>
<port id="83" name="input_r_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</port>
<port id="84" name="input_r_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</port>
<port id="85" name="input_r_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</port>
<port id="86" name="tmp_last_V_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_last_V_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="tmp_data_V" fromId="87" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_87" to="i" fromId="87" toId="12">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.i64" to="coefs_read" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="coefs" to="coefs_read" fromId="78" toId="13">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i32" to="tmp_data_V_3_read" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="tmp_data_V_3" to="tmp_data_V_3_read" fromId="76" toId="14">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.i1" to="tmp_last_V_read" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="tmp_last_V" to="tmp_last_V_read" fromId="75" toId="15">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.i32" to="sext_ln48_read" fromId="93" toId="16">
</dataflow>
<dataflow id="100" from="sext_ln48" to="sext_ln48_read" fromId="74" toId="16">
</dataflow>
<dataflow id="101" from="sext_ln48_read" to="sext_ln48_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="102" toId="18">
</dataflow>
<dataflow id="104" from="input_r_V_dest_V" to="specinterface_ln0" fromId="85" toId="18">
</dataflow>
<dataflow id="105" from="input_r_V_id_V" to="specinterface_ln0" fromId="84" toId="18">
</dataflow>
<dataflow id="106" from="input_r_V_last_V" to="specinterface_ln0" fromId="83" toId="18">
</dataflow>
<dataflow id="107" from="input_r_V_user_V" to="specinterface_ln0" fromId="82" toId="18">
</dataflow>
<dataflow id="108" from="input_r_V_strb_V" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="109" from="input_r_V_keep_V" to="specinterface_ln0" fromId="80" toId="18">
</dataflow>
<dataflow id="110" from="input_r_V_data_V" to="specinterface_ln0" fromId="79" toId="18">
</dataflow>
<dataflow id="112" from="empty_13" to="specinterface_ln0" fromId="111" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="117" from="empty" to="specinterface_ln0" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="121" from="empty_10" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="122" from="empty_10" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="123" from="empty_10" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="126" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="127" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="128" from="empty_10" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="129" from="empty_10" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="18">
</dataflow>
<dataflow id="132" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="102" toId="19">
</dataflow>
<dataflow id="134" from="gmem" to="specinterface_ln0" fromId="77" toId="19">
</dataflow>
<dataflow id="136" from="empty_7" to="specinterface_ln0" fromId="135" toId="19">
</dataflow>
<dataflow id="137" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="19">
</dataflow>
<dataflow id="138" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="19">
</dataflow>
<dataflow id="139" from="empty_10" to="specinterface_ln0" fromId="120" toId="19">
</dataflow>
<dataflow id="140" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="19">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="19">
</dataflow>
<dataflow id="144" from="empty_11" to="specinterface_ln0" fromId="143" toId="19">
</dataflow>
<dataflow id="146" from="empty_12" to="specinterface_ln0" fromId="145" toId="19">
</dataflow>
<dataflow id="147" from="empty_10" to="specinterface_ln0" fromId="120" toId="19">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="19">
</dataflow>
<dataflow id="150" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="19">
</dataflow>
<dataflow id="151" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="19">
</dataflow>
<dataflow id="152" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="19">
</dataflow>
<dataflow id="153" from="empty_10" to="specinterface_ln0" fromId="120" toId="19">
</dataflow>
<dataflow id="154" from="empty_10" to="specinterface_ln0" fromId="120" toId="19">
</dataflow>
<dataflow id="155" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="19">
</dataflow>
<dataflow id="156" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="19">
</dataflow>
<dataflow id="157" from="sext_ln48_cast" to="store_ln0" fromId="17" toId="20">
</dataflow>
<dataflow id="158" from="i" to="store_ln0" fromId="12" toId="20">
</dataflow>
<dataflow id="159" from="tmp_data_V_3_read" to="store_ln0" fromId="14" toId="21">
</dataflow>
<dataflow id="160" from="tmp_data_V" to="store_ln0" fromId="11" toId="21">
</dataflow>
<dataflow id="161" from="tmp_last_V_2" to="tmp_last_V_1" fromId="37" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="br_ln48" to="tmp_last_V_1" fromId="49" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="163" from="tmp_last_V_read" to="tmp_last_V_1" fromId="15" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="br_ln0" to="tmp_last_V_1" fromId="22" toId="23">
</dataflow>
<dataflow id="165" from="tmp_data_V" to="tmp_data_V_1" fromId="11" toId="24">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="166" toId="25">
</dataflow>
<dataflow id="168" from="gmem" to="specbitsmap_ln0" fromId="77" toId="25">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="171" from="StgValue_130" to="specpipeline_ln0" fromId="130" toId="26">
</dataflow>
<dataflow id="172" from="StgValue_113" to="specpipeline_ln0" fromId="113" toId="26">
</dataflow>
<dataflow id="173" from="StgValue_87" to="specpipeline_ln0" fromId="87" toId="26">
</dataflow>
<dataflow id="174" from="StgValue_113" to="specpipeline_ln0" fromId="113" toId="26">
</dataflow>
<dataflow id="176" from="p_str" to="specpipeline_ln0" fromId="175" toId="26">
</dataflow>
<dataflow id="177" from="tmp_data_V_1" to="icmp_ln51" fromId="24" toId="27">
</dataflow>
<dataflow id="179" from="StgValue_178" to="icmp_ln51" fromId="178" toId="27">
</dataflow>
<dataflow id="180" from="icmp_ln51" to="br_ln51" fromId="27" toId="28">
</dataflow>
<dataflow id="181" from="i" to="i_load" fromId="12" toId="29">
</dataflow>
<dataflow id="182" from="i_load" to="shl_ln57" fromId="29" toId="30">
</dataflow>
<dataflow id="184" from="StgValue_183" to="shl_ln57" fromId="183" toId="30">
</dataflow>
<dataflow id="185" from="shl_ln57" to="add_ln57" fromId="30" toId="31">
</dataflow>
<dataflow id="186" from="coefs_read" to="add_ln57" fromId="13" toId="31">
</dataflow>
<dataflow id="188" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="187" toId="32">
</dataflow>
<dataflow id="189" from="add_ln57" to="trunc_ln" fromId="31" toId="32">
</dataflow>
<dataflow id="191" from="StgValue_190" to="trunc_ln" fromId="190" toId="32">
</dataflow>
<dataflow id="193" from="StgValue_192" to="trunc_ln" fromId="192" toId="32">
</dataflow>
<dataflow id="194" from="trunc_ln" to="sext_ln57" fromId="32" toId="33">
</dataflow>
<dataflow id="195" from="gmem" to="gmem_addr" fromId="77" toId="34">
</dataflow>
<dataflow id="196" from="sext_ln57" to="gmem_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="198" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty" fromId="197" toId="35">
</dataflow>
<dataflow id="199" from="input_r_V_data_V" to="empty" fromId="79" toId="35">
</dataflow>
<dataflow id="200" from="input_r_V_keep_V" to="empty" fromId="80" toId="35">
</dataflow>
<dataflow id="201" from="input_r_V_strb_V" to="empty" fromId="81" toId="35">
</dataflow>
<dataflow id="202" from="input_r_V_user_V" to="empty" fromId="82" toId="35">
</dataflow>
<dataflow id="203" from="input_r_V_last_V" to="empty" fromId="83" toId="35">
</dataflow>
<dataflow id="204" from="input_r_V_id_V" to="empty" fromId="84" toId="35">
</dataflow>
<dataflow id="205" from="input_r_V_dest_V" to="empty" fromId="85" toId="35">
</dataflow>
<dataflow id="206" from="empty" to="tmp_data_V_2" fromId="35" toId="36">
</dataflow>
<dataflow id="207" from="empty" to="tmp_last_V_2" fromId="35" toId="37">
</dataflow>
<dataflow id="208" from="i_load" to="add_ln60" fromId="29" toId="38">
</dataflow>
<dataflow id="210" from="StgValue_209" to="add_ln60" fromId="209" toId="38">
</dataflow>
<dataflow id="211" from="add_ln60" to="store_ln48" fromId="38" toId="39">
</dataflow>
<dataflow id="212" from="i" to="store_ln48" fromId="12" toId="39">
</dataflow>
<dataflow id="213" from="tmp_data_V_2" to="store_ln48" fromId="36" toId="40">
</dataflow>
<dataflow id="214" from="tmp_data_V" to="store_ln48" fromId="11" toId="40">
</dataflow>
<dataflow id="216" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_req" fromId="215" toId="41">
</dataflow>
<dataflow id="217" from="gmem_addr" to="gmem_addr_req" fromId="34" toId="41">
</dataflow>
<dataflow id="218" from="StgValue_87" to="gmem_addr_req" fromId="87" toId="41">
</dataflow>
<dataflow id="220" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln57" fromId="219" toId="42">
</dataflow>
<dataflow id="221" from="gmem_addr" to="write_ln57" fromId="34" toId="42">
</dataflow>
<dataflow id="222" from="tmp_data_V_1" to="write_ln57" fromId="24" toId="42">
</dataflow>
<dataflow id="224" from="StgValue_223" to="write_ln57" fromId="223" toId="42">
</dataflow>
<dataflow id="226" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="225" toId="43">
</dataflow>
<dataflow id="227" from="gmem_addr" to="gmem_addr_resp" fromId="34" toId="43">
</dataflow>
<dataflow id="228" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="225" toId="44">
</dataflow>
<dataflow id="229" from="gmem_addr" to="gmem_addr_resp" fromId="34" toId="44">
</dataflow>
<dataflow id="230" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="225" toId="45">
</dataflow>
<dataflow id="231" from="gmem_addr" to="gmem_addr_resp" fromId="34" toId="45">
</dataflow>
<dataflow id="232" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="225" toId="46">
</dataflow>
<dataflow id="233" from="gmem_addr" to="gmem_addr_resp" fromId="34" toId="46">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecLoopName" to="specloopname_ln57" fromId="234" toId="47">
</dataflow>
<dataflow id="237" from="empty_6" to="specloopname_ln57" fromId="236" toId="47">
</dataflow>
<dataflow id="238" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="225" toId="48">
</dataflow>
<dataflow id="239" from="gmem_addr" to="gmem_addr_resp" fromId="34" toId="48">
</dataflow>
<dataflow id="241" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln283" fromId="240" toId="50">
</dataflow>
<dataflow id="242" from="tmp_last_V_1_out" to="write_ln283" fromId="86" toId="50">
</dataflow>
<dataflow id="243" from="tmp_last_V_1" to="write_ln283" fromId="23" toId="50">
</dataflow>
<dataflow id="244" from="icmp_ln51" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="245" from="icmp_ln51" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="246" from="icmp_ln51" to="StgValue_4" fromId="27" toId="4">
</dataflow>
<dataflow id="247" from="icmp_ln51" to="StgValue_5" fromId="27" toId="5">
</dataflow>
<dataflow id="248" from="icmp_ln51" to="StgValue_6" fromId="27" toId="6">
</dataflow>
<dataflow id="249" from="icmp_ln51" to="StgValue_7" fromId="27" toId="7">
</dataflow>
<dataflow id="250" from="icmp_ln51" to="StgValue_8" fromId="27" toId="8">
</dataflow>
<dataflow id="251" from="icmp_ln51" to="StgValue_9" fromId="27" toId="9">
</dataflow>
</dataflows>


</stg>
