# UVM_MUX_2-1
HDL: Verilog HVL: System Verilog
TB Methodology: UVM
EDA Tools: Questasim
Description:- The multiplexer is a combinational circuit that combines multiple inputs into a single output. The multiplexer receives binary information from the input lines and directs it to the output line. The selection lines determine which data input is connected to the output.
