module clockDiv(input clk,
output clk1, clk2h, clkHalf);

reg[27:0] counter=28'd0;
parameter DIVISOR = 28'd50000000;

always @(posedge clk)
begin
	counter <= counter + 28'd1;
	if(counter>=(DIVISOR-1))
	counter <= 28'd0;

	clk1 <= (counter<DIVISOR/2)?1'b1:1'b0;

end
endmodule

module dff(input D,input clk, input reset, output Q);

wire ground = 1'b0;

always@(posedge clk) begin
	if (reset == 1'b1) begin
		Q=ground; 
	end
	else begin
		Q = D;
	end
end

endmodule