Test passes.

D:\Course\111-1AAHLS\LabA\Design_Optimization\lab2\matrixmul_prj\solution1\sim\verilog>set PATH= 

D:\Course\111-1AAHLS\LabA\Design_Optimization\lab2\matrixmul_prj\solution1\sim\verilog>call D:/Xilinx/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s matrixmul  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/AESL_autofifo_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/AESL_autofifo_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/AESL_autofifo_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul_mac_mulcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mac_mulcud_DSP48_0
INFO: [VRFC 10-311] analyzing module matrixmul_mac_mulcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul_mac_muldEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muldEe_DSP48_1
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muldEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul_mux_32_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mux_32_bkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrixmul_mux_32_bkb(ID=1,din0_W...
Compiling module xil_defaultlib.matrixmul_mac_mulcud_DSP48_0
Compiling module xil_defaultlib.matrixmul_mac_mulcud(ID=1,NUM_ST...
Compiling module xil_defaultlib.matrixmul_mac_muldEe_DSP48_1
Compiling module xil_defaultlib.matrixmul_mac_muldEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.matrixmul
Compiling module xil_defaultlib.AESL_autofifo_a
Compiling module xil_defaultlib.AESL_autofifo_b
Compiling module xil_defaultlib.AESL_autofifo_res
Compiling module xil_defaultlib.apatb_matrixmul_top
Compiling module work.glbl
Built simulation snapshot matrixmul

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/xsim.dir/matrixmul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct 14 15:38:47 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 14 15:38:47 2022...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source matrixmul.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "127000"
// RTL Simulation : 1 / 1 [100.00%] @ "287000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 340170 ps : File "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.autotb.v" Line 326
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct 14 15:38:54 2022...
Test passes.
