// This file is automatically generated, DO NOT EDIT!
// ==================================================

case (`EXECUTE_OP)
	OP_CSRRC: begin
		`RD <= i_csr_rdata;
		o_csr_wdata <= i_csr_rdata & ~`RS1;
		o_csr_wdata_wr <= 1;
		`EXECUTE_DONE;
	end
	OP_CSRRS: begin
		`RD <= i_csr_rdata;
		o_csr_wdata <= i_csr_rdata | `RS1;
		o_csr_wdata_wr <= 1;
		`EXECUTE_DONE;
	end
	OP_CSRRW: begin
		`RD <= i_csr_rdata;
		o_csr_wdata <= `RS1;
		o_csr_wdata_wr <= 1;
		`EXECUTE_DONE;
	end
	OP_DIV: begin
		if (`CYCLE == `DIV_CYCLE_LATENCY) begin
			`RD <= div_result[31:0];
			`EXECUTE_DONE;
		end
	end
	OP_DIVU: begin
		if (`CYCLE == `DIV_CYCLE_LATENCY) begin
			`RD <= div_result[31:0];
			`EXECUTE_DONE;
		end
	end
	OP_EBREAK: begin
		`FAULT <= 1'b1;
	end
	OP_ECALL: begin
		`ECALL <= 1'b1;
		`EXECUTE_DONE;
	end
	OP_FENCE: begin
		`MEM_FLUSH <= 1;
		`EXECUTE_DONE;
	end
	OP_MUL: begin
		if (`CYCLE == `MUL_CYCLE_LATENCY) begin
			`RD <= mul_result[31:0];
			`EXECUTE_DONE;
		end
	end
	OP_MULH: begin
		if (`CYCLE == `MUL_CYCLE_LATENCY) begin
			`RD <= mul_result[63:32];
			`EXECUTE_DONE;
		end
	end
	OP_MULHU: begin
		if (`CYCLE == `MUL_CYCLE_LATENCY) begin
			`RD <= mul_result[63:32];
			`EXECUTE_DONE;
		end
	end
	OP_MRET: begin
		`GOTO(`MEPC);
		`EXECUTE_DONE;
	end
	OP_REM: begin
		if (`CYCLE == `DIV_CYCLE_LATENCY) begin
			`RD <= div_remainder[31:0];
			`EXECUTE_DONE;
		end
	end
	OP_REMU: begin
		if (`CYCLE == `DIV_CYCLE_LATENCY) begin
			`RD <= div_remainder[31:0];
			`EXECUTE_DONE;
		end
	end
	default: begin
		`EXECUTE_DONE;
	end
endcase
