

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sat Nov 19 16:30:34 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stddev-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8370|     8370|  83.700 us|  83.700 us|  8370|  8370|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60                      |compute_Pipeline_VITIS_LOOP_134_1                     |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_compute_Pipeline_VITIS_LOOP_156_5_fu_68                      |compute_Pipeline_VITIS_LOOP_156_5                     |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_76     |compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
        |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_88                      |compute_Pipeline_VITIS_LOOP_150_4                     |       38|       38|   0.380 us|   0.380 us|    38|    38|       no|
        |grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_98     |compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
        |grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_110    |compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
        |grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_122  |compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11  |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
        |grp_compute_Pipeline_VITIS_LOOP_190_12_fu_134                    |compute_Pipeline_VITIS_LOOP_190_12                    |       38|       38|   0.380 us|   0.380 us|    38|    38|       no|
        |grp_compute_Pipeline_VITIS_LOOP_199_13_fu_143                    |compute_Pipeline_VITIS_LOOP_199_13                    |       39|       39|   0.390 us|   0.390 us|    39|    39|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|    1278|    1457|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1119|    -|
|Register         |        -|     -|      41|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|    1319|    2578|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60                      |compute_Pipeline_VITIS_LOOP_134_1                     |        0|   0|    9|   50|    0|
    |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_76     |compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3    |        0|   0|   51|  155|    0|
    |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_88                      |compute_Pipeline_VITIS_LOOP_150_4                     |        0|   0|  156|  116|    0|
    |grp_compute_Pipeline_VITIS_LOOP_156_5_fu_68                      |compute_Pipeline_VITIS_LOOP_156_5                     |        0|   0|    9|   41|    0|
    |grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_98     |compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7    |        0|   0|  115|  180|    0|
    |grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_110    |compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9    |        0|   4|  321|  302|    0|
    |grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_122  |compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11  |        0|   0|   51|  155|    0|
    |grp_compute_Pipeline_VITIS_LOOP_190_12_fu_134                    |compute_Pipeline_VITIS_LOOP_190_12                    |        0|   0|  156|  116|    0|
    |grp_compute_Pipeline_VITIS_LOOP_199_13_fu_143                    |compute_Pipeline_VITIS_LOOP_199_13                    |        0|   0|  222|  116|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U81                               |hadd_16ns_16ns_16_2_full_dsp_1                        |        0|   2|   94|  113|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U82                               |hadd_16ns_16ns_16_2_full_dsp_1                        |        0|   2|   94|  113|    0|
    |hdiv_16ns_16ns_16_5_no_dsp_1_U83                                 |hdiv_16ns_16ns_16_5_no_dsp_1                          |        0|   0|    0|    0|    0|
    |hdiv_16ns_16ns_16_5_no_dsp_1_U84                                 |hdiv_16ns_16ns_16_5_no_dsp_1                          |        0|   0|    0|    0|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                      |        0|   8| 1278| 1457|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  81|         17|    1|         17|
    |grp_fu_162_ce          |  20|          4|    1|          4|
    |grp_fu_162_p0          |  20|          4|   16|         64|
    |grp_fu_162_p1          |  20|          4|   16|         64|
    |grp_fu_166_ce          |  20|          4|    1|          4|
    |grp_fu_166_p0          |  20|          4|   16|         64|
    |grp_fu_166_p1          |  20|          4|   16|         64|
    |grp_fu_170_ce          |  14|          3|    1|          3|
    |grp_fu_170_p0          |  14|          3|   16|         48|
    |grp_fu_170_p1          |  14|          3|   16|         48|
    |grp_fu_174_ce          |  14|          3|    1|          3|
    |grp_fu_174_p0          |  14|          3|   16|         48|
    |grp_fu_174_p1          |  14|          3|   16|         48|
    |reg_file_2_0_address0  |  20|          4|   11|         44|
    |reg_file_2_0_address1  |  14|          3|   11|         33|
    |reg_file_2_0_ce0       |  20|          4|    1|          4|
    |reg_file_2_0_ce1       |  14|          3|    1|          3|
    |reg_file_2_0_we0       |   9|          2|    1|          2|
    |reg_file_2_1_address0  |  20|          4|   11|         44|
    |reg_file_2_1_address1  |  14|          3|   11|         33|
    |reg_file_2_1_ce0       |  20|          4|    1|          4|
    |reg_file_2_1_ce1       |  14|          3|    1|          3|
    |reg_file_2_1_we0       |   9|          2|    1|          2|
    |reg_file_4_0_address0  |  26|          5|   11|         55|
    |reg_file_4_0_address1  |  20|          4|   11|         44|
    |reg_file_4_0_ce0       |  26|          5|    1|          5|
    |reg_file_4_0_ce1       |  20|          4|    1|          4|
    |reg_file_4_0_d0        |  20|          4|   16|         64|
    |reg_file_4_0_we0       |  20|          4|    1|          4|
    |reg_file_4_0_we1       |   9|          2|    1|          2|
    |reg_file_4_1_address0  |  26|          5|   11|         55|
    |reg_file_4_1_address1  |  20|          4|   11|         44|
    |reg_file_4_1_ce0       |  26|          5|    1|          5|
    |reg_file_4_1_ce1       |  20|          4|    1|          4|
    |reg_file_4_1_d0        |  20|          4|   16|         64|
    |reg_file_4_1_we0       |  20|          4|    1|          4|
    |reg_file_4_1_we1       |   9|          2|    1|          2|
    |reg_file_5_0_address0  |  26|          5|   11|         55|
    |reg_file_5_0_address1  |  20|          4|   11|         44|
    |reg_file_5_0_ce0       |  26|          5|    1|          5|
    |reg_file_5_0_ce1       |  20|          4|    1|          4|
    |reg_file_5_0_d0        |  26|          5|   16|         80|
    |reg_file_5_0_we0       |  26|          5|    1|          5|
    |reg_file_5_1_address0  |  26|          5|   11|         55|
    |reg_file_5_1_address1  |  20|          4|   11|         44|
    |reg_file_5_1_ce0       |  26|          5|    1|          5|
    |reg_file_5_1_ce1       |  20|          4|    1|          4|
    |reg_file_5_1_d0        |  26|          5|   16|         80|
    |reg_file_5_1_we0       |  26|          5|    1|          5|
    |reg_file_6_0_address0  |  14|          3|   11|         33|
    |reg_file_6_0_ce0       |  14|          3|    1|          3|
    |reg_file_6_0_ce1       |   9|          2|    1|          2|
    |reg_file_6_0_we0       |   9|          2|    1|          2|
    |reg_file_6_0_we1       |   9|          2|    1|          2|
    |reg_file_6_1_address0  |  14|          3|   11|         33|
    |reg_file_6_1_ce0       |  14|          3|    1|          3|
    |reg_file_6_1_ce1       |   9|          2|    1|          2|
    |reg_file_6_1_we0       |   9|          2|    1|          2|
    |reg_file_6_1_we1       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |1119|        227|  379|       1477|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |  16|   0|   16|          0|
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_76_ap_start_reg     |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_88_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_156_5_fu_68_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_98_ap_start_reg     |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_110_ap_start_reg    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_190_12_fu_134_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_199_13_fu_143_ap_start_reg                    |   1|   0|    1|          0|
    |reg_file_0_0_load_reg_156                                                     |  16|   0|   16|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |  41|   0|   41|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_0_0_address0  |  out|   11|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_q0        |   in|   16|   ap_memory|  reg_file_0_0|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d1        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d1        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_we1       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_d1        |  out|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_we1       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_d1        |  out|   16|   ap_memory|  reg_file_6_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_156_5, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_156_5, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'reg_file_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 24 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 25 [1/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 25 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_150_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_150_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_190_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_190_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_199_13, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_199_13, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln205 = ret" [stddev-max-throughput/src/correlation.cpp:205]   --->   Operation 47 'ret' 'ret_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0          (call         ) [ 00000000000000000]
call_ln0          (call         ) [ 00000000000000000]
call_ln0          (call         ) [ 00000000000000000]
reg_file_0_0_addr (getelementptr) [ 00000100000000000]
reg_file_0_0_load (load         ) [ 00000011111111100]
call_ln0          (call         ) [ 00000000000000000]
call_ln0          (call         ) [ 00000000000000000]
call_ln0          (call         ) [ 00000000000000000]
call_ln0          (call         ) [ 00000000000000000]
call_ln0          (call         ) [ 00000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
call_ln0          (call         ) [ 00000000000000000]
ret_ln205         (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_134_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_156_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_150_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_190_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_199_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="reg_file_0_0_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_0_addr/4 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="11" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_0_0_load/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="16" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_156_5_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="0" index="3" bw="16" slack="0"/>
<pin id="81" dir="0" index="4" bw="16" slack="0"/>
<pin id="82" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_150_4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="0" index="3" bw="16" slack="0"/>
<pin id="93" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="0" index="3" bw="16" slack="0"/>
<pin id="103" dir="0" index="4" bw="16" slack="0"/>
<pin id="104" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="0" index="3" bw="16" slack="0"/>
<pin id="115" dir="0" index="4" bw="16" slack="0"/>
<pin id="116" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="0" index="3" bw="16" slack="0"/>
<pin id="127" dir="0" index="4" bw="16" slack="0"/>
<pin id="128" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_190_12_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="0" index="3" bw="16" slack="8"/>
<pin id="139" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_199_13_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="16" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_file_0_0_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="1"/>
<pin id="153" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_0_0_addr "/>
</bind>
</comp>

<comp id="156" class="1005" name="reg_file_0_0_load_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="1"/>
<pin id="158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_0_0_load "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add/2 add1/3 add2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="169" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add_1/2 add59_1/3 add104_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="173" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="hdiv(537) " fcode="hdiv"/>
<opset="div/2 div1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="177" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="hdiv(537) " fcode="hdiv"/>
<opset="div_1/2 div121_1/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="24" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="46" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="54" pin="3"/><net_sink comp="88" pin=3"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="46" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="159"><net_src comp="54" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="134" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_2_0 | {7 8 }
	Port: reg_file_2_1 | {7 8 }
	Port: reg_file_4_0 | {1 2 3 4 5 6 }
	Port: reg_file_4_1 | {1 2 3 4 5 6 }
	Port: reg_file_5_0 | {1 2 11 12 13 14 15 16 }
	Port: reg_file_5_1 | {1 2 11 12 13 14 15 16 }
	Port: reg_file_6_0 | {9 10 }
	Port: reg_file_6_1 | {9 10 }
 - Input state : 
	Port: compute : reg_file_0_0 | {4 5 }
	Port: compute : reg_file_2_0 | {3 4 7 8 9 10 }
	Port: compute : reg_file_2_1 | {3 4 7 8 9 10 }
	Port: compute : reg_file_4_0 | {3 4 5 6 7 8 }
	Port: compute : reg_file_4_1 | {3 4 5 6 7 8 }
	Port: compute : reg_file_5_0 | {11 12 13 14 15 16 }
	Port: compute : reg_file_5_1 | {11 12 13 14 15 16 }
	Port: compute : reg_file_6_0 | {11 12 }
	Port: compute : reg_file_6_1 | {11 12 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		reg_file_0_0_load : 1
	State 5
		call_ln0 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |           grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60           |    0    |    0    |    7    |    14   |
|          |           grp_compute_Pipeline_VITIS_LOOP_156_5_fu_68           |    0    |    0    |    7    |    14   |
|          |   grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_76  |    4    |  3.416  |   323   |   371   |
|          |           grp_compute_Pipeline_VITIS_LOOP_150_4_fu_88           |    0    |  1.708  |    78   |    50   |
|   call   |   grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_98  |    4    |  3.416  |   361   |   403   |
|          |  grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_110  |    4    |  3.416  |   287   |   250   |
|          | grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_122 |    4    |  3.416  |   323   |   371   |
|          |          grp_compute_Pipeline_VITIS_LOOP_190_12_fu_134          |    0    |  1.708  |    78   |    50   |
|          |          grp_compute_Pipeline_VITIS_LOOP_199_13_fu_143          |    0    |  0.854  |    94   |    32   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   hadd   |                            grp_fu_162                           |    2    |    0    |    94   |   113   |
|          |                            grp_fu_166                           |    2    |    0    |    94   |   113   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   hdiv   |                            grp_fu_170                           |    0    |    0    |    0    |    0    |
|          |                            grp_fu_174                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    20   |  17.934 |   1746  |   1781  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|reg_file_0_0_addr_reg_151|   11   |
|reg_file_0_0_load_reg_156|   16   |
+-------------------------+--------+
|          Total          |   27   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_54              |  p0  |   2  |  11  |   22   ||    9    |
| grp_compute_Pipeline_VITIS_LOOP_150_4_fu_88 |  p3  |   2  |  16  |   32   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   54   ||  0.854  ||    18   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |   17   |  1746  |  1781  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   27   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   18   |  1773  |  1799  |
+-----------+--------+--------+--------+--------+
