
LAB2_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab08  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001fa4  0800acb8  0800acb8  0001acb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc5c  0800cc5c  0002025c  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc5c  0800cc5c  0001cc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc64  0800cc64  0002025c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc64  0800cc64  0001cc64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc68  0800cc68  0001cc68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000025c  20000000  0800cc6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002025c  2**0
                  CONTENTS
 10 .bss          000002e4  2000025c  2000025c  0002025c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000540  20000540  0002025c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011998  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f87  00000000  00000000  00031c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010b0  00000000  00000000  00034bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f28  00000000  00000000  00035c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026777  00000000  00000000  00036b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013b54  00000000  00000000  0005d2ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfd09  00000000  00000000  00070e53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00150b5c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005934  00000000  00000000  00150bac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000025c 	.word	0x2000025c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800aca0 	.word	0x0800aca0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000260 	.word	0x20000260
 80001ec:	0800aca0 	.word	0x0800aca0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101e:	f001 ffeb 	bl	8002ff8 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_GYRO_Init();
 8001022:	f001 f921 	bl	8002268 <BSP_GYRO_Init>
  BSP_LCD_Init();
 8001026:	f001 f985 	bl	8002334 <BSP_LCD_Init>
  HAL_SPI_Init(&hspi5);
 800102a:	482b      	ldr	r0, [pc, #172]	; (80010d8 <main+0xc0>)
 800102c:	f004 fa9b 	bl	8005566 <HAL_SPI_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001030:	f000 f85c 	bl	80010ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  L3GD20_FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8001034:	2010      	movs	r0, #16
 8001036:	f000 fdb3 	bl	8001ba0 <L3GD20_FilterCmd>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800103a:	f000 f8ff 	bl	800123c <MX_GPIO_Init>
  MX_SPI5_Init();
 800103e:	f000 f8c7 	bl	80011d0 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_LayerDefaultInit(1, SDRAM_DEVICE_ADDR);
 8001042:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8001046:	2001      	movs	r0, #1
 8001048:	f001 f9f6 	bl	8002438 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(1);//select on which layer we write
 800104c:	2001      	movs	r0, #1
 800104e:	f001 fa57 	bl	8002500 <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();//turn on LCD
 8001052:	f001 fc09 	bl	8002868 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLUE);//clear the LCD on blue s
 8001056:	4821      	ldr	r0, [pc, #132]	; (80010dc <main+0xc4>)
 8001058:	f001 fac4 	bl	80025e4 <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);//set text background color
 800105c:	481f      	ldr	r0, [pc, #124]	; (80010dc <main+0xc4>)
 800105e:	f001 fa77 	bl	8002550 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);//set text color
 8001062:	f04f 30ff 	mov.w	r0, #4294967295
 8001066:	f001 fa5b 	bl	8002520 <BSP_LCD_SetTextColor>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	 L3GD20_ReadXYZAngRate(pfData);
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	4618      	mov	r0, r3
 8001070:	f000 fdb8 	bl	8001be4 <L3GD20_ReadXYZAngRate>
	 sprintf(buffer, "x rota: %.4f", pfData[0]);
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff fa76 	bl	8000568 <__aeabi_f2d>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4638      	mov	r0, r7
 8001082:	4917      	ldr	r1, [pc, #92]	; (80010e0 <main+0xc8>)
 8001084:	f006 f81a 	bl	80070bc <siprintf>
	 BSP_LCD_DisplayStringAtLine(1, (uint8_t*) buffer);
 8001088:	463b      	mov	r3, r7
 800108a:	4619      	mov	r1, r3
 800108c:	2001      	movs	r0, #1
 800108e:	f001 fbd3 	bl	8002838 <BSP_LCD_DisplayStringAtLine>
	 sprintf(buffer, "y rota: %.4f", pfData[1]);
 8001092:	69bb      	ldr	r3, [r7, #24]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fa67 	bl	8000568 <__aeabi_f2d>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4638      	mov	r0, r7
 80010a0:	4910      	ldr	r1, [pc, #64]	; (80010e4 <main+0xcc>)
 80010a2:	f006 f80b 	bl	80070bc <siprintf>
	 BSP_LCD_DisplayStringAtLine(3, (uint8_t*) buffer);
 80010a6:	463b      	mov	r3, r7
 80010a8:	4619      	mov	r1, r3
 80010aa:	2003      	movs	r0, #3
 80010ac:	f001 fbc4 	bl	8002838 <BSP_LCD_DisplayStringAtLine>
	 sprintf(buffer, "z rota: %.4f", pfData[2]);
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fa58 	bl	8000568 <__aeabi_f2d>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4638      	mov	r0, r7
 80010be:	490a      	ldr	r1, [pc, #40]	; (80010e8 <main+0xd0>)
 80010c0:	f005 fffc 	bl	80070bc <siprintf>
	 BSP_LCD_DisplayStringAtLine(5, (uint8_t*) buffer);
 80010c4:	463b      	mov	r3, r7
 80010c6:	4619      	mov	r1, r3
 80010c8:	2005      	movs	r0, #5
 80010ca:	f001 fbb5 	bl	8002838 <BSP_LCD_DisplayStringAtLine>
	 HAL_Delay(2000);
 80010ce:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010d2:	f002 f803 	bl	80030dc <HAL_Delay>
	 L3GD20_ReadXYZAngRate(pfData);
 80010d6:	e7c8      	b.n	800106a <main+0x52>
 80010d8:	20000278 	.word	0x20000278
 80010dc:	ff0000ff 	.word	0xff0000ff
 80010e0:	0800acb8 	.word	0x0800acb8
 80010e4:	0800acc8 	.word	0x0800acc8
 80010e8:	0800acd8 	.word	0x0800acd8

080010ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b094      	sub	sp, #80	; 0x50
 80010f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f2:	f107 0320 	add.w	r3, r7, #32
 80010f6:	2230      	movs	r2, #48	; 0x30
 80010f8:	2100      	movs	r1, #0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f005 f956 	bl	80063ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	4b2c      	ldr	r3, [pc, #176]	; (80011c8 <SystemClock_Config+0xdc>)
 8001116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001118:	4a2b      	ldr	r2, [pc, #172]	; (80011c8 <SystemClock_Config+0xdc>)
 800111a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800111e:	6413      	str	r3, [r2, #64]	; 0x40
 8001120:	4b29      	ldr	r3, [pc, #164]	; (80011c8 <SystemClock_Config+0xdc>)
 8001122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001124:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800112c:	2300      	movs	r3, #0
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	4b26      	ldr	r3, [pc, #152]	; (80011cc <SystemClock_Config+0xe0>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a25      	ldr	r2, [pc, #148]	; (80011cc <SystemClock_Config+0xe0>)
 8001136:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800113a:	6013      	str	r3, [r2, #0]
 800113c:	4b23      	ldr	r3, [pc, #140]	; (80011cc <SystemClock_Config+0xe0>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001144:	607b      	str	r3, [r7, #4]
 8001146:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001148:	2301      	movs	r3, #1
 800114a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800114c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001152:	2302      	movs	r3, #2
 8001154:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001156:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800115a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800115c:	2308      	movs	r3, #8
 800115e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001160:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001164:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001166:	2302      	movs	r3, #2
 8001168:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800116a:	2304      	movs	r3, #4
 800116c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800116e:	f107 0320 	add.w	r3, r7, #32
 8001172:	4618      	mov	r0, r3
 8001174:	f003 fb38 	bl	80047e8 <HAL_RCC_OscConfig>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800117e:	f000 f885 	bl	800128c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001182:	f003 fae1 	bl	8004748 <HAL_PWREx_EnableOverDrive>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800118c:	f000 f87e 	bl	800128c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001190:	230f      	movs	r3, #15
 8001192:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001194:	2302      	movs	r3, #2
 8001196:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800119c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	2105      	movs	r1, #5
 80011ae:	4618      	mov	r0, r3
 80011b0:	f003 fd92 	bl	8004cd8 <HAL_RCC_ClockConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80011ba:	f000 f867 	bl	800128c <Error_Handler>
  }
}
 80011be:	bf00      	nop
 80011c0:	3750      	adds	r7, #80	; 0x50
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40007000 	.word	0x40007000

080011d0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80011d4:	4b17      	ldr	r3, [pc, #92]	; (8001234 <MX_SPI5_Init+0x64>)
 80011d6:	4a18      	ldr	r2, [pc, #96]	; (8001238 <MX_SPI5_Init+0x68>)
 80011d8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80011da:	4b16      	ldr	r3, [pc, #88]	; (8001234 <MX_SPI5_Init+0x64>)
 80011dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011e0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80011e2:	4b14      	ldr	r3, [pc, #80]	; (8001234 <MX_SPI5_Init+0x64>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80011e8:	4b12      	ldr	r3, [pc, #72]	; (8001234 <MX_SPI5_Init+0x64>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ee:	4b11      	ldr	r3, [pc, #68]	; (8001234 <MX_SPI5_Init+0x64>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <MX_SPI5_Init+0x64>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <MX_SPI5_Init+0x64>)
 80011fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001200:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001202:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <MX_SPI5_Init+0x64>)
 8001204:	2218      	movs	r2, #24
 8001206:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001208:	4b0a      	ldr	r3, [pc, #40]	; (8001234 <MX_SPI5_Init+0x64>)
 800120a:	2200      	movs	r2, #0
 800120c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <MX_SPI5_Init+0x64>)
 8001210:	2200      	movs	r2, #0
 8001212:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001214:	4b07      	ldr	r3, [pc, #28]	; (8001234 <MX_SPI5_Init+0x64>)
 8001216:	2200      	movs	r2, #0
 8001218:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <MX_SPI5_Init+0x64>)
 800121c:	220a      	movs	r2, #10
 800121e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001220:	4804      	ldr	r0, [pc, #16]	; (8001234 <MX_SPI5_Init+0x64>)
 8001222:	f004 f9a0 	bl	8005566 <HAL_SPI_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800122c:	f000 f82e 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000278 	.word	0x20000278
 8001238:	40015000 	.word	0x40015000

0800123c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	4b10      	ldr	r3, [pc, #64]	; (8001288 <MX_GPIO_Init+0x4c>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	4a0f      	ldr	r2, [pc, #60]	; (8001288 <MX_GPIO_Init+0x4c>)
 800124c:	f043 0320 	orr.w	r3, r3, #32
 8001250:	6313      	str	r3, [r2, #48]	; 0x30
 8001252:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <MX_GPIO_Init+0x4c>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	f003 0320 	and.w	r3, r3, #32
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	603b      	str	r3, [r7, #0]
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <MX_GPIO_Init+0x4c>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a08      	ldr	r2, [pc, #32]	; (8001288 <MX_GPIO_Init+0x4c>)
 8001268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <MX_GPIO_Init+0x4c>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	683b      	ldr	r3, [r7, #0]

}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800

0800128c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001290:	b672      	cpsid	i
}
 8001292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001294:	e7fe      	b.n	8001294 <Error_Handler+0x8>
	...

08001298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <HAL_MspInit+0x4c>)
 80012a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a6:	4a0f      	ldr	r2, [pc, #60]	; (80012e4 <HAL_MspInit+0x4c>)
 80012a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012ac:	6453      	str	r3, [r2, #68]	; 0x44
 80012ae:	4b0d      	ldr	r3, [pc, #52]	; (80012e4 <HAL_MspInit+0x4c>)
 80012b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	603b      	str	r3, [r7, #0]
 80012be:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <HAL_MspInit+0x4c>)
 80012c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c2:	4a08      	ldr	r2, [pc, #32]	; (80012e4 <HAL_MspInit+0x4c>)
 80012c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012c8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <HAL_MspInit+0x4c>)
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	40023800 	.word	0x40023800

080012e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	; 0x28
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a19      	ldr	r2, [pc, #100]	; (800136c <HAL_SPI_MspInit+0x84>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d12c      	bne.n	8001364 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]
 800130e:	4b18      	ldr	r3, [pc, #96]	; (8001370 <HAL_SPI_MspInit+0x88>)
 8001310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001312:	4a17      	ldr	r2, [pc, #92]	; (8001370 <HAL_SPI_MspInit+0x88>)
 8001314:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001318:	6453      	str	r3, [r2, #68]	; 0x44
 800131a:	4b15      	ldr	r3, [pc, #84]	; (8001370 <HAL_SPI_MspInit+0x88>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001322:	613b      	str	r3, [r7, #16]
 8001324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	4b11      	ldr	r3, [pc, #68]	; (8001370 <HAL_SPI_MspInit+0x88>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	4a10      	ldr	r2, [pc, #64]	; (8001370 <HAL_SPI_MspInit+0x88>)
 8001330:	f043 0320 	orr.w	r3, r3, #32
 8001334:	6313      	str	r3, [r2, #48]	; 0x30
 8001336:	4b0e      	ldr	r3, [pc, #56]	; (8001370 <HAL_SPI_MspInit+0x88>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	f003 0320 	and.w	r3, r3, #32
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001342:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001348:	2302      	movs	r3, #2
 800134a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001350:	2303      	movs	r3, #3
 8001352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001354:	2305      	movs	r3, #5
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	4619      	mov	r1, r3
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <HAL_SPI_MspInit+0x8c>)
 8001360:	f002 fc46 	bl	8003bf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8001364:	bf00      	nop
 8001366:	3728      	adds	r7, #40	; 0x28
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40015000 	.word	0x40015000
 8001370:	40023800 	.word	0x40023800
 8001374:	40021400 	.word	0x40021400

08001378 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a08      	ldr	r2, [pc, #32]	; (80013a8 <HAL_SPI_MspDeInit+0x30>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d10a      	bne.n	80013a0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800138a:	4b08      	ldr	r3, [pc, #32]	; (80013ac <HAL_SPI_MspDeInit+0x34>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138e:	4a07      	ldr	r2, [pc, #28]	; (80013ac <HAL_SPI_MspDeInit+0x34>)
 8001390:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001394:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 8001396:	f44f 7160 	mov.w	r1, #896	; 0x380
 800139a:	4805      	ldr	r0, [pc, #20]	; (80013b0 <HAL_SPI_MspDeInit+0x38>)
 800139c:	f002 fdd4 	bl	8003f48 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40015000 	.word	0x40015000
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40021400 	.word	0x40021400

080013b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <NMI_Handler+0x4>

080013ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013be:	e7fe      	b.n	80013be <HardFault_Handler+0x4>

080013c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c4:	e7fe      	b.n	80013c4 <MemManage_Handler+0x4>

080013c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ca:	e7fe      	b.n	80013ca <BusFault_Handler+0x4>

080013cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d0:	e7fe      	b.n	80013d0 <UsageFault_Handler+0x4>

080013d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013d2:	b480      	push	{r7}
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013d6:	bf00      	nop
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ee:	b480      	push	{r7}
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001400:	f001 fe4c 	bl	800309c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}

08001408 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
	return 1;
 800140c:	2301      	movs	r3, #1
}
 800140e:	4618      	mov	r0, r3
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr

08001418 <_kill>:

int _kill(int pid, int sig)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001422:	f004 ff99 	bl	8006358 <__errno>
 8001426:	4603      	mov	r3, r0
 8001428:	2216      	movs	r2, #22
 800142a:	601a      	str	r2, [r3, #0]
	return -1;
 800142c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001430:	4618      	mov	r0, r3
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <_exit>:

void _exit (int status)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001440:	f04f 31ff 	mov.w	r1, #4294967295
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ffe7 	bl	8001418 <_kill>
	while (1) {}		/* Make sure we hang here */
 800144a:	e7fe      	b.n	800144a <_exit+0x12>

0800144c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	e00a      	b.n	8001474 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800145e:	f3af 8000 	nop.w
 8001462:	4601      	mov	r1, r0
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	1c5a      	adds	r2, r3, #1
 8001468:	60ba      	str	r2, [r7, #8]
 800146a:	b2ca      	uxtb	r2, r1
 800146c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	3301      	adds	r3, #1
 8001472:	617b      	str	r3, [r7, #20]
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	429a      	cmp	r2, r3
 800147a:	dbf0      	blt.n	800145e <_read+0x12>
	}

return len;
 800147c:	687b      	ldr	r3, [r7, #4]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3718      	adds	r7, #24
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b086      	sub	sp, #24
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	60b9      	str	r1, [r7, #8]
 8001490:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001492:	2300      	movs	r3, #0
 8001494:	617b      	str	r3, [r7, #20]
 8001496:	e009      	b.n	80014ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	1c5a      	adds	r2, r3, #1
 800149c:	60ba      	str	r2, [r7, #8]
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	3301      	adds	r3, #1
 80014aa:	617b      	str	r3, [r7, #20]
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	dbf1      	blt.n	8001498 <_write+0x12>
	}
	return len;
 80014b4:	687b      	ldr	r3, [r7, #4]
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3718      	adds	r7, #24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <_close>:

int _close(int file)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
	return -1;
 80014c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014d6:	b480      	push	{r7}
 80014d8:	b083      	sub	sp, #12
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014e6:	605a      	str	r2, [r3, #4]
	return 0;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <_isatty>:

int _isatty(int file)
{
 80014f6:	b480      	push	{r7}
 80014f8:	b083      	sub	sp, #12
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
	return 1;
 80014fe:	2301      	movs	r3, #1
}
 8001500:	4618      	mov	r0, r3
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
	return 0;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
	...

08001528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001530:	4a14      	ldr	r2, [pc, #80]	; (8001584 <_sbrk+0x5c>)
 8001532:	4b15      	ldr	r3, [pc, #84]	; (8001588 <_sbrk+0x60>)
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800153c:	4b13      	ldr	r3, [pc, #76]	; (800158c <_sbrk+0x64>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d102      	bne.n	800154a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001544:	4b11      	ldr	r3, [pc, #68]	; (800158c <_sbrk+0x64>)
 8001546:	4a12      	ldr	r2, [pc, #72]	; (8001590 <_sbrk+0x68>)
 8001548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800154a:	4b10      	ldr	r3, [pc, #64]	; (800158c <_sbrk+0x64>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	429a      	cmp	r2, r3
 8001556:	d207      	bcs.n	8001568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001558:	f004 fefe 	bl	8006358 <__errno>
 800155c:	4603      	mov	r3, r0
 800155e:	220c      	movs	r2, #12
 8001560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001562:	f04f 33ff 	mov.w	r3, #4294967295
 8001566:	e009      	b.n	800157c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <_sbrk+0x64>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156e:	4b07      	ldr	r3, [pc, #28]	; (800158c <_sbrk+0x64>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	4a05      	ldr	r2, [pc, #20]	; (800158c <_sbrk+0x64>)
 8001578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800157a:	68fb      	ldr	r3, [r7, #12]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3718      	adds	r7, #24
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20030000 	.word	0x20030000
 8001588:	00000400 	.word	0x00000400
 800158c:	200002d0 	.word	0x200002d0
 8001590:	20000540 	.word	0x20000540

08001594 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <SystemInit+0x20>)
 800159a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800159e:	4a05      	ldr	r2, [pc, #20]	; (80015b4 <SystemInit+0x20>)
 80015a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80015b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015f0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015bc:	480d      	ldr	r0, [pc, #52]	; (80015f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015be:	490e      	ldr	r1, [pc, #56]	; (80015f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015c0:	4a0e      	ldr	r2, [pc, #56]	; (80015fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c4:	e002      	b.n	80015cc <LoopCopyDataInit>

080015c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ca:	3304      	adds	r3, #4

080015cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d0:	d3f9      	bcc.n	80015c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015d2:	4a0b      	ldr	r2, [pc, #44]	; (8001600 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015d4:	4c0b      	ldr	r4, [pc, #44]	; (8001604 <LoopFillZerobss+0x26>)
  movs r3, #0
 80015d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015d8:	e001      	b.n	80015de <LoopFillZerobss>

080015da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015dc:	3204      	adds	r2, #4

080015de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e0:	d3fb      	bcc.n	80015da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015e2:	f7ff ffd7 	bl	8001594 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015e6:	f004 febd 	bl	8006364 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015ea:	f7ff fd15 	bl	8001018 <main>
  bx  lr    
 80015ee:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80015f0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80015f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015f8:	2000025c 	.word	0x2000025c
  ldr r2, =_sidata
 80015fc:	0800cc6c 	.word	0x0800cc6c
  ldr r2, =_sbss
 8001600:	2000025c 	.word	0x2000025c
  ldr r4, =_ebss
 8001604:	20000540 	.word	0x20000540

08001608 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001608:	e7fe      	b.n	8001608 <ADC_IRQHandler>

0800160a <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800160e:	f000 fc79 	bl	8001f04 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001612:	20ca      	movs	r0, #202	; 0xca
 8001614:	f000 f95d 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001618:	20c3      	movs	r0, #195	; 0xc3
 800161a:	f000 f967 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x08);
 800161e:	2008      	movs	r0, #8
 8001620:	f000 f964 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001624:	2050      	movs	r0, #80	; 0x50
 8001626:	f000 f961 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 800162a:	20cf      	movs	r0, #207	; 0xcf
 800162c:	f000 f951 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001630:	2000      	movs	r0, #0
 8001632:	f000 f95b 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001636:	20c1      	movs	r0, #193	; 0xc1
 8001638:	f000 f958 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x30);
 800163c:	2030      	movs	r0, #48	; 0x30
 800163e:	f000 f955 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001642:	20ed      	movs	r0, #237	; 0xed
 8001644:	f000 f945 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001648:	2064      	movs	r0, #100	; 0x64
 800164a:	f000 f94f 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x03);
 800164e:	2003      	movs	r0, #3
 8001650:	f000 f94c 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001654:	2012      	movs	r0, #18
 8001656:	f000 f949 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x81);
 800165a:	2081      	movs	r0, #129	; 0x81
 800165c:	f000 f946 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001660:	20e8      	movs	r0, #232	; 0xe8
 8001662:	f000 f936 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001666:	2085      	movs	r0, #133	; 0x85
 8001668:	f000 f940 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800166c:	2000      	movs	r0, #0
 800166e:	f000 f93d 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001672:	2078      	movs	r0, #120	; 0x78
 8001674:	f000 f93a 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001678:	20cb      	movs	r0, #203	; 0xcb
 800167a:	f000 f92a 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 800167e:	2039      	movs	r0, #57	; 0x39
 8001680:	f000 f934 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001684:	202c      	movs	r0, #44	; 0x2c
 8001686:	f000 f931 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800168a:	2000      	movs	r0, #0
 800168c:	f000 f92e 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001690:	2034      	movs	r0, #52	; 0x34
 8001692:	f000 f92b 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001696:	2002      	movs	r0, #2
 8001698:	f000 f928 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 800169c:	20f7      	movs	r0, #247	; 0xf7
 800169e:	f000 f918 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 80016a2:	2020      	movs	r0, #32
 80016a4:	f000 f922 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80016a8:	20ea      	movs	r0, #234	; 0xea
 80016aa:	f000 f912 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80016ae:	2000      	movs	r0, #0
 80016b0:	f000 f91c 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80016b4:	2000      	movs	r0, #0
 80016b6:	f000 f919 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80016ba:	20b1      	movs	r0, #177	; 0xb1
 80016bc:	f000 f909 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80016c0:	2000      	movs	r0, #0
 80016c2:	f000 f913 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80016c6:	201b      	movs	r0, #27
 80016c8:	f000 f910 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80016cc:	20b6      	movs	r0, #182	; 0xb6
 80016ce:	f000 f900 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80016d2:	200a      	movs	r0, #10
 80016d4:	f000 f90a 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80016d8:	20a2      	movs	r0, #162	; 0xa2
 80016da:	f000 f907 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80016de:	20c0      	movs	r0, #192	; 0xc0
 80016e0:	f000 f8f7 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80016e4:	2010      	movs	r0, #16
 80016e6:	f000 f901 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80016ea:	20c1      	movs	r0, #193	; 0xc1
 80016ec:	f000 f8f1 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80016f0:	2010      	movs	r0, #16
 80016f2:	f000 f8fb 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80016f6:	20c5      	movs	r0, #197	; 0xc5
 80016f8:	f000 f8eb 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80016fc:	2045      	movs	r0, #69	; 0x45
 80016fe:	f000 f8f5 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001702:	2015      	movs	r0, #21
 8001704:	f000 f8f2 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001708:	20c7      	movs	r0, #199	; 0xc7
 800170a:	f000 f8e2 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 800170e:	2090      	movs	r0, #144	; 0x90
 8001710:	f000 f8ec 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001714:	2036      	movs	r0, #54	; 0x36
 8001716:	f000 f8dc 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 800171a:	20c8      	movs	r0, #200	; 0xc8
 800171c:	f000 f8e6 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001720:	20f2      	movs	r0, #242	; 0xf2
 8001722:	f000 f8d6 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001726:	2000      	movs	r0, #0
 8001728:	f000 f8e0 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 800172c:	20b0      	movs	r0, #176	; 0xb0
 800172e:	f000 f8d0 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001732:	20c2      	movs	r0, #194	; 0xc2
 8001734:	f000 f8da 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001738:	20b6      	movs	r0, #182	; 0xb6
 800173a:	f000 f8ca 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800173e:	200a      	movs	r0, #10
 8001740:	f000 f8d4 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001744:	20a7      	movs	r0, #167	; 0xa7
 8001746:	f000 f8d1 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x27);
 800174a:	2027      	movs	r0, #39	; 0x27
 800174c:	f000 f8ce 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001750:	2004      	movs	r0, #4
 8001752:	f000 f8cb 	bl	80018ec <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001756:	202a      	movs	r0, #42	; 0x2a
 8001758:	f000 f8bb 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800175c:	2000      	movs	r0, #0
 800175e:	f000 f8c5 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001762:	2000      	movs	r0, #0
 8001764:	f000 f8c2 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001768:	2000      	movs	r0, #0
 800176a:	f000 f8bf 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 800176e:	20ef      	movs	r0, #239	; 0xef
 8001770:	f000 f8bc 	bl	80018ec <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001774:	202b      	movs	r0, #43	; 0x2b
 8001776:	f000 f8ac 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800177a:	2000      	movs	r0, #0
 800177c:	f000 f8b6 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001780:	2000      	movs	r0, #0
 8001782:	f000 f8b3 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001786:	2001      	movs	r0, #1
 8001788:	f000 f8b0 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 800178c:	203f      	movs	r0, #63	; 0x3f
 800178e:	f000 f8ad 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001792:	20f6      	movs	r0, #246	; 0xf6
 8001794:	f000 f89d 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001798:	2001      	movs	r0, #1
 800179a:	f000 f8a7 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800179e:	2000      	movs	r0, #0
 80017a0:	f000 f8a4 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x06);
 80017a4:	2006      	movs	r0, #6
 80017a6:	f000 f8a1 	bl	80018ec <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 80017aa:	202c      	movs	r0, #44	; 0x2c
 80017ac:	f000 f891 	bl	80018d2 <ili9341_WriteReg>
  LCD_Delay(200);
 80017b0:	20c8      	movs	r0, #200	; 0xc8
 80017b2:	f000 fc95 	bl	80020e0 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80017b6:	2026      	movs	r0, #38	; 0x26
 80017b8:	f000 f88b 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80017bc:	2001      	movs	r0, #1
 80017be:	f000 f895 	bl	80018ec <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80017c2:	20e0      	movs	r0, #224	; 0xe0
 80017c4:	f000 f885 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80017c8:	200f      	movs	r0, #15
 80017ca:	f000 f88f 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80017ce:	2029      	movs	r0, #41	; 0x29
 80017d0:	f000 f88c 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80017d4:	2024      	movs	r0, #36	; 0x24
 80017d6:	f000 f889 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80017da:	200c      	movs	r0, #12
 80017dc:	f000 f886 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80017e0:	200e      	movs	r0, #14
 80017e2:	f000 f883 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80017e6:	2009      	movs	r0, #9
 80017e8:	f000 f880 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80017ec:	204e      	movs	r0, #78	; 0x4e
 80017ee:	f000 f87d 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80017f2:	2078      	movs	r0, #120	; 0x78
 80017f4:	f000 f87a 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80017f8:	203c      	movs	r0, #60	; 0x3c
 80017fa:	f000 f877 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80017fe:	2009      	movs	r0, #9
 8001800:	f000 f874 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001804:	2013      	movs	r0, #19
 8001806:	f000 f871 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800180a:	2005      	movs	r0, #5
 800180c:	f000 f86e 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001810:	2017      	movs	r0, #23
 8001812:	f000 f86b 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001816:	2011      	movs	r0, #17
 8001818:	f000 f868 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800181c:	2000      	movs	r0, #0
 800181e:	f000 f865 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001822:	20e1      	movs	r0, #225	; 0xe1
 8001824:	f000 f855 	bl	80018d2 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001828:	2000      	movs	r0, #0
 800182a:	f000 f85f 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x16);
 800182e:	2016      	movs	r0, #22
 8001830:	f000 f85c 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001834:	201b      	movs	r0, #27
 8001836:	f000 f859 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800183a:	2004      	movs	r0, #4
 800183c:	f000 f856 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001840:	2011      	movs	r0, #17
 8001842:	f000 f853 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001846:	2007      	movs	r0, #7
 8001848:	f000 f850 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x31);
 800184c:	2031      	movs	r0, #49	; 0x31
 800184e:	f000 f84d 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001852:	2033      	movs	r0, #51	; 0x33
 8001854:	f000 f84a 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001858:	2042      	movs	r0, #66	; 0x42
 800185a:	f000 f847 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800185e:	2005      	movs	r0, #5
 8001860:	f000 f844 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001864:	200c      	movs	r0, #12
 8001866:	f000 f841 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 800186a:	200a      	movs	r0, #10
 800186c:	f000 f83e 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001870:	2028      	movs	r0, #40	; 0x28
 8001872:	f000 f83b 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001876:	202f      	movs	r0, #47	; 0x2f
 8001878:	f000 f838 	bl	80018ec <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 800187c:	200f      	movs	r0, #15
 800187e:	f000 f835 	bl	80018ec <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001882:	2011      	movs	r0, #17
 8001884:	f000 f825 	bl	80018d2 <ili9341_WriteReg>
  LCD_Delay(200);
 8001888:	20c8      	movs	r0, #200	; 0xc8
 800188a:	f000 fc29 	bl	80020e0 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800188e:	2029      	movs	r0, #41	; 0x29
 8001890:	f000 f81f 	bl	80018d2 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001894:	202c      	movs	r0, #44	; 0x2c
 8001896:	f000 f81c 	bl	80018d2 <ili9341_WriteReg>
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}

0800189e <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80018a2:	f000 fb2f 	bl	8001f04 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80018a6:	2103      	movs	r1, #3
 80018a8:	20d3      	movs	r0, #211	; 0xd3
 80018aa:	f000 f82c 	bl	8001906 <ili9341_ReadData>
 80018ae:	4603      	mov	r3, r0
 80018b0:	b29b      	uxth	r3, r3
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80018ba:	2029      	movs	r0, #41	; 0x29
 80018bc:	f000 f809 	bl	80018d2 <ili9341_WriteReg>
}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80018c8:	2028      	movs	r0, #40	; 0x28
 80018ca:	f000 f802 	bl	80018d2 <ili9341_WriteReg>
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	4603      	mov	r3, r0
 80018da:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	4618      	mov	r0, r3
 80018e0:	f000 fbaa 	bl	8002038 <LCD_IO_WriteReg>
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80018f6:	88fb      	ldrh	r3, [r7, #6]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f000 fb7b 	bl	8001ff4 <LCD_IO_WriteData>
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	4603      	mov	r3, r0
 800190e:	460a      	mov	r2, r1
 8001910:	80fb      	strh	r3, [r7, #6]
 8001912:	4613      	mov	r3, r2
 8001914:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001916:	797a      	ldrb	r2, [r7, #5]
 8001918:	88fb      	ldrh	r3, [r7, #6]
 800191a:	4611      	mov	r1, r2
 800191c:	4618      	mov	r0, r3
 800191e:	f000 fbad 	bl	800207c <LCD_IO_ReadData>
 8001922:	4603      	mov	r3, r0
}
 8001924:	4618      	mov	r0, r3
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001930:	23f0      	movs	r3, #240	; 0xf0
}
 8001932:	4618      	mov	r0, r3
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001940:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8001944:	4618      	mov	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr

0800194e <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 800194e:	b580      	push	{r7, lr}
 8001950:	b084      	sub	sp, #16
 8001952:	af00      	add	r7, sp, #0
 8001954:	4603      	mov	r3, r0
 8001956:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001958:	2300      	movs	r3, #0
 800195a:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 800195c:	f000 fbcc 	bl	80020f8 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001960:	88fb      	ldrh	r3, [r7, #6]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001966:	f107 030f 	add.w	r3, r7, #15
 800196a:	2201      	movs	r2, #1
 800196c:	2120      	movs	r1, #32
 800196e:	4618      	mov	r0, r3
 8001970:	f000 fc0e 	bl	8002190 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	0a1b      	lsrs	r3, r3, #8
 8001978:	b29b      	uxth	r3, r3
 800197a:	b2db      	uxtb	r3, r3
 800197c:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 800197e:	f107 030f 	add.w	r3, r7, #15
 8001982:	2201      	movs	r2, #1
 8001984:	2123      	movs	r1, #35	; 0x23
 8001986:	4618      	mov	r0, r3
 8001988:	f000 fc02 	bl	8002190 <GYRO_IO_Write>
}
 800198c:	bf00      	nop
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 80019a8:	f000 fba6 	bl	80020f8 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 80019ac:	1dfb      	adds	r3, r7, #7
 80019ae:	2201      	movs	r2, #1
 80019b0:	210f      	movs	r1, #15
 80019b2:	4618      	mov	r0, r3
 80019b4:	f000 fc1e 	bl	80021f4 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 80019b8:	79fb      	ldrb	r3, [r7, #7]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80019c8:	1dfb      	adds	r3, r7, #7
 80019ca:	2201      	movs	r2, #1
 80019cc:	2124      	movs	r1, #36	; 0x24
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 fc10 	bl	80021f4 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80019de:	1dfb      	adds	r3, r7, #7
 80019e0:	2201      	movs	r2, #1
 80019e2:	2124      	movs	r1, #36	; 0x24
 80019e4:	4618      	mov	r0, r3
 80019e6:	f000 fbd3 	bl	8002190 <GYRO_IO_Write>
}
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b084      	sub	sp, #16
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	4603      	mov	r3, r0
 80019fa:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80019fc:	2300      	movs	r3, #0
 80019fe:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001a00:	88fb      	ldrh	r3, [r7, #6]
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001a06:	f107 030f 	add.w	r3, r7, #15
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	2120      	movs	r1, #32
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 fbbe 	bl	8002190 <GYRO_IO_Write>
}
 8001a14:	bf00      	nop
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8001a26:	2300      	movs	r3, #0
 8001a28:	73fb      	strb	r3, [r7, #15]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001a2e:	f107 030f 	add.w	r3, r7, #15
 8001a32:	2201      	movs	r2, #1
 8001a34:	2130      	movs	r1, #48	; 0x30
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 fbdc 	bl	80021f4 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001a3c:	f107 030e 	add.w	r3, r7, #14
 8001a40:	2201      	movs	r2, #1
 8001a42:	2122      	movs	r1, #34	; 0x22
 8001a44:	4618      	mov	r0, r3
 8001a46:	f000 fbd5 	bl	80021f4 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8001a54:	88fb      	ldrh	r3, [r7, #6]
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	121b      	asrs	r3, r3, #8
 8001a5a:	b25a      	sxtb	r2, r3
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	b25b      	sxtb	r3, r3
 8001a60:	4313      	orrs	r3, r2
 8001a62:	b25b      	sxtb	r3, r3
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 8001a68:	7bbb      	ldrb	r3, [r7, #14]
 8001a6a:	f023 0320 	bic.w	r3, r3, #32
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	7bbb      	ldrb	r3, [r7, #14]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001a7e:	f107 030f 	add.w	r3, r7, #15
 8001a82:	2201      	movs	r2, #1
 8001a84:	2130      	movs	r1, #48	; 0x30
 8001a86:	4618      	mov	r0, r3
 8001a88:	f000 fb82 	bl	8002190 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001a8c:	f107 030e 	add.w	r3, r7, #14
 8001a90:	2201      	movs	r2, #1
 8001a92:	2122      	movs	r1, #34	; 0x22
 8001a94:	4618      	mov	r0, r3
 8001a96:	f000 fb7b 	bl	8002190 <GYRO_IO_Write>
}
 8001a9a:	bf00      	nop
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b084      	sub	sp, #16
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001aac:	f107 030f 	add.w	r3, r7, #15
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	2122      	movs	r1, #34	; 0x22
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f000 fb9d 	bl	80021f4 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d10a      	bne.n	8001ad6 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8001aca:	7bfb      	ldrb	r3, [r7, #15]
 8001acc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	73fb      	strb	r3, [r7, #15]
 8001ad4:	e00c      	b.n	8001af0 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d109      	bne.n	8001af0 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
 8001ade:	f023 0308 	bic.w	r3, r3, #8
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
 8001ae8:	f043 0308 	orr.w	r3, r3, #8
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001af0:	f107 030f 	add.w	r3, r7, #15
 8001af4:	2201      	movs	r2, #1
 8001af6:	2122      	movs	r1, #34	; 0x22
 8001af8:	4618      	mov	r0, r3
 8001afa:	f000 fb49 	bl	8002190 <GYRO_IO_Write>
}
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b084      	sub	sp, #16
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001b10:	f107 030f 	add.w	r3, r7, #15
 8001b14:	2201      	movs	r2, #1
 8001b16:	2122      	movs	r1, #34	; 0x22
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f000 fb6b 	bl	80021f4 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d107      	bne.n	8001b34 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	73fb      	strb	r3, [r7, #15]
 8001b32:	e009      	b.n	8001b48 <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8001b34:	79fb      	ldrb	r3, [r7, #7]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d106      	bne.n	8001b48 <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
 8001b3c:	f023 0308 	bic.w	r3, r3, #8
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8001b44:	7bfb      	ldrb	r3, [r7, #15]
 8001b46:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001b48:	f107 030f 	add.w	r3, r7, #15
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	2122      	movs	r1, #34	; 0x22
 8001b50:	4618      	mov	r0, r3
 8001b52:	f000 fb1d 	bl	8002190 <GYRO_IO_Write>
}
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b084      	sub	sp, #16
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	4603      	mov	r3, r0
 8001b66:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001b68:	f107 030f 	add.w	r3, r7, #15
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	2121      	movs	r1, #33	; 0x21
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 fb3f 	bl	80021f4 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8001b80:	7bfa      	ldrb	r2, [r7, #15]
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001b8a:	f107 030f 	add.w	r3, r7, #15
 8001b8e:	2201      	movs	r2, #1
 8001b90:	2121      	movs	r1, #33	; 0x21
 8001b92:	4618      	mov	r0, r3
 8001b94:	f000 fafc 	bl	8002190 <GYRO_IO_Write>
}
 8001b98:	bf00      	nop
 8001b9a:	3710      	adds	r7, #16
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001baa:	f107 030f 	add.w	r3, r7, #15
 8001bae:	2201      	movs	r2, #1
 8001bb0:	2124      	movs	r1, #36	; 0x24
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f000 fb1e 	bl	80021f4 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	f023 0310 	bic.w	r3, r3, #16
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8001bc2:	7bfa      	ldrb	r2, [r7, #15]
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001bcc:	f107 030f 	add.w	r3, r7, #15
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	2124      	movs	r1, #36	; 0x24
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f000 fadb 	bl	8002190 <GYRO_IO_Write>
}
 8001bda:	bf00      	nop
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
	...

08001be4 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08a      	sub	sp, #40	; 0x28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8001bec:	2300      	movs	r3, #0
 8001bee:	61bb      	str	r3, [r7, #24]
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8001c0c:	f107 030f 	add.w	r3, r7, #15
 8001c10:	2201      	movs	r2, #1
 8001c12:	2123      	movs	r1, #35	; 0x23
 8001c14:	4618      	mov	r0, r3
 8001c16:	f000 faed 	bl	80021f4 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8001c1a:	f107 0318 	add.w	r3, r7, #24
 8001c1e:	2206      	movs	r2, #6
 8001c20:	2128      	movs	r1, #40	; 0x28
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 fae6 	bl	80021f4 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8001c28:	7bfb      	ldrb	r3, [r7, #15]
 8001c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d123      	bne.n	8001c7a <L3GD20_ReadXYZAngRate+0x96>
  {
    for(i=0; i<3; i++)
 8001c32:	2300      	movs	r3, #0
 8001c34:	623b      	str	r3, [r7, #32]
 8001c36:	e01c      	b.n	8001c72 <L3GD20_ReadXYZAngRate+0x8e>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8001c38:	6a3b      	ldr	r3, [r7, #32]
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	3328      	adds	r3, #40	; 0x28
 8001c40:	443b      	add	r3, r7
 8001c42:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	021b      	lsls	r3, r3, #8
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	6a3b      	ldr	r3, [r7, #32]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	3328      	adds	r3, #40	; 0x28
 8001c52:	443b      	add	r3, r7
 8001c54:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	b21a      	sxth	r2, r3
 8001c60:	6a3b      	ldr	r3, [r7, #32]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	3328      	adds	r3, #40	; 0x28
 8001c66:	443b      	add	r3, r7
 8001c68:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001c6c:	6a3b      	ldr	r3, [r7, #32]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	623b      	str	r3, [r7, #32]
 8001c72:	6a3b      	ldr	r3, [r7, #32]
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	dddf      	ble.n	8001c38 <L3GD20_ReadXYZAngRate+0x54>
 8001c78:	e022      	b.n	8001cc0 <L3GD20_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	623b      	str	r3, [r7, #32]
 8001c7e:	e01c      	b.n	8001cba <L3GD20_ReadXYZAngRate+0xd6>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8001c80:	6a3b      	ldr	r3, [r7, #32]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	3328      	adds	r3, #40	; 0x28
 8001c86:	443b      	add	r3, r7
 8001c88:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	021b      	lsls	r3, r3, #8
 8001c90:	b29a      	uxth	r2, r3
 8001c92:	6a3b      	ldr	r3, [r7, #32]
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	3301      	adds	r3, #1
 8001c98:	3328      	adds	r3, #40	; 0x28
 8001c9a:	443b      	add	r3, r7
 8001c9c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	4413      	add	r3, r2
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	b21a      	sxth	r2, r3
 8001ca8:	6a3b      	ldr	r3, [r7, #32]
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	3328      	adds	r3, #40	; 0x28
 8001cae:	443b      	add	r3, r7
 8001cb0:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001cb4:	6a3b      	ldr	r3, [r7, #32]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	623b      	str	r3, [r7, #32]
 8001cba:	6a3b      	ldr	r3, [r7, #32]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	dddf      	ble.n	8001c80 <L3GD20_ReadXYZAngRate+0x9c>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001cc6:	2b20      	cmp	r3, #32
 8001cc8:	d00c      	beq.n	8001ce4 <L3GD20_ReadXYZAngRate+0x100>
 8001cca:	2b20      	cmp	r3, #32
 8001ccc:	dc0d      	bgt.n	8001cea <L3GD20_ReadXYZAngRate+0x106>
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d002      	beq.n	8001cd8 <L3GD20_ReadXYZAngRate+0xf4>
 8001cd2:	2b10      	cmp	r3, #16
 8001cd4:	d003      	beq.n	8001cde <L3GD20_ReadXYZAngRate+0xfa>
 8001cd6:	e008      	b.n	8001cea <L3GD20_ReadXYZAngRate+0x106>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8001cd8:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <L3GD20_ReadXYZAngRate+0x154>)
 8001cda:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001cdc:	e005      	b.n	8001cea <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8001cde:	4b17      	ldr	r3, [pc, #92]	; (8001d3c <L3GD20_ReadXYZAngRate+0x158>)
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001ce2:	e002      	b.n	8001cea <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8001ce4:	4b16      	ldr	r3, [pc, #88]	; (8001d40 <L3GD20_ReadXYZAngRate+0x15c>)
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001ce8:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 8001cea:	2300      	movs	r3, #0
 8001cec:	623b      	str	r3, [r7, #32]
 8001cee:	e01a      	b.n	8001d26 <L3GD20_ReadXYZAngRate+0x142>
  {
    pfData[i]=(float)(RawData[i] * sensitivity)/1000;
 8001cf0:	6a3b      	ldr	r3, [r7, #32]
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	3328      	adds	r3, #40	; 0x28
 8001cf6:	443b      	add	r3, r7
 8001cf8:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8001cfc:	ee07 3a90 	vmov	s15, r3
 8001d00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d04:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001d08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	4413      	add	r3, r2
 8001d14:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001d44 <L3GD20_ReadXYZAngRate+0x160>
 8001d18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d1c:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8001d20:	6a3b      	ldr	r3, [r7, #32]
 8001d22:	3301      	adds	r3, #1
 8001d24:	623b      	str	r3, [r7, #32]
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	dde1      	ble.n	8001cf0 <L3GD20_ReadXYZAngRate+0x10c>
  }
}
 8001d2c:	bf00      	nop
 8001d2e:	bf00      	nop
 8001d30:	3728      	adds	r7, #40	; 0x28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	410c0000 	.word	0x410c0000
 8001d3c:	418c0000 	.word	0x418c0000
 8001d40:	428c0000 	.word	0x428c0000
 8001d44:	447a0000 	.word	0x447a0000

08001d48 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001d4c:	4819      	ldr	r0, [pc, #100]	; (8001db4 <SPIx_Init+0x6c>)
 8001d4e:	f004 f8aa 	bl	8005ea6 <HAL_SPI_GetState>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d12b      	bne.n	8001db0 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001d58:	4b16      	ldr	r3, [pc, #88]	; (8001db4 <SPIx_Init+0x6c>)
 8001d5a:	4a17      	ldr	r2, [pc, #92]	; (8001db8 <SPIx_Init+0x70>)
 8001d5c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d5e:	4b15      	ldr	r3, [pc, #84]	; (8001db4 <SPIx_Init+0x6c>)
 8001d60:	2218      	movs	r2, #24
 8001d62:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001d64:	4b13      	ldr	r3, [pc, #76]	; (8001db4 <SPIx_Init+0x6c>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001d6a:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <SPIx_Init+0x6c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001d70:	4b10      	ldr	r3, [pc, #64]	; (8001db4 <SPIx_Init+0x6c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001d76:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <SPIx_Init+0x6c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001d7c:	4b0d      	ldr	r3, [pc, #52]	; (8001db4 <SPIx_Init+0x6c>)
 8001d7e:	2207      	movs	r2, #7
 8001d80:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001d82:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <SPIx_Init+0x6c>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001d88:	4b0a      	ldr	r3, [pc, #40]	; (8001db4 <SPIx_Init+0x6c>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <SPIx_Init+0x6c>)
 8001d90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d94:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001d96:	4b07      	ldr	r3, [pc, #28]	; (8001db4 <SPIx_Init+0x6c>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001d9c:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <SPIx_Init+0x6c>)
 8001d9e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001da2:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8001da4:	4803      	ldr	r0, [pc, #12]	; (8001db4 <SPIx_Init+0x6c>)
 8001da6:	f000 f873 	bl	8001e90 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001daa:	4802      	ldr	r0, [pc, #8]	; (8001db4 <SPIx_Init+0x6c>)
 8001dac:	f003 fbdb 	bl	8005566 <HAL_SPI_Init>
  } 
}
 8001db0:	bf00      	nop
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	200002d4 	.word	0x200002d4
 8001db8:	40015000 	.word	0x40015000

08001dbc <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	b29a      	uxth	r2, r3
 8001dce:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <SPIx_Read+0x38>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f107 0108 	add.w	r1, r7, #8
 8001dd6:	4808      	ldr	r0, [pc, #32]	; (8001df8 <SPIx_Read+0x3c>)
 8001dd8:	f003 fdb2 	bl	8005940 <HAL_SPI_Receive>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001de6:	f000 f847 	bl	8001e78 <SPIx_Error>
  }
  
  return readvalue;
 8001dea:	68bb      	ldr	r3, [r7, #8]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20000070 	.word	0x20000070
 8001df8:	200002d4 	.word	0x200002d4

08001dfc <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8001e0a:	4b09      	ldr	r3, [pc, #36]	; (8001e30 <SPIx_Write+0x34>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	1db9      	adds	r1, r7, #6
 8001e10:	2201      	movs	r2, #1
 8001e12:	4808      	ldr	r0, [pc, #32]	; (8001e34 <SPIx_Write+0x38>)
 8001e14:	f003 fc58 	bl	80056c8 <HAL_SPI_Transmit>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001e22:	f000 f829 	bl	8001e78 <SPIx_Error>
  }
}
 8001e26:	bf00      	nop
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000070 	.word	0x20000070
 8001e34:	200002d4 	.word	0x200002d4

08001e38 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af02      	add	r7, sp, #8
 8001e3e:	4603      	mov	r3, r0
 8001e40:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8001e46:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <SPIx_WriteRead+0x38>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f107 020f 	add.w	r2, r7, #15
 8001e4e:	1df9      	adds	r1, r7, #7
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	2301      	movs	r3, #1
 8001e54:	4807      	ldr	r0, [pc, #28]	; (8001e74 <SPIx_WriteRead+0x3c>)
 8001e56:	f003 fe84 	bl	8005b62 <HAL_SPI_TransmitReceive>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 8001e60:	f000 f80a 	bl	8001e78 <SPIx_Error>
  }
  
  return receivedbyte;
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000070 	.word	0x20000070
 8001e74:	200002d4 	.word	0x200002d4

08001e78 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001e7c:	4803      	ldr	r0, [pc, #12]	; (8001e8c <SPIx_Error+0x14>)
 8001e7e:	f003 fbfb 	bl	8005678 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001e82:	f7ff ff61 	bl	8001d48 <SPIx_Init>
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	200002d4 	.word	0x200002d4

08001e90 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	; 0x28
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001e98:	2300      	movs	r3, #0
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	4b17      	ldr	r3, [pc, #92]	; (8001efc <SPIx_MspInit+0x6c>)
 8001e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea0:	4a16      	ldr	r2, [pc, #88]	; (8001efc <SPIx_MspInit+0x6c>)
 8001ea2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ea6:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea8:	4b14      	ldr	r3, [pc, #80]	; (8001efc <SPIx_MspInit+0x6c>)
 8001eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	4b10      	ldr	r3, [pc, #64]	; (8001efc <SPIx_MspInit+0x6c>)
 8001eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebc:	4a0f      	ldr	r2, [pc, #60]	; (8001efc <SPIx_MspInit+0x6c>)
 8001ebe:	f043 0320 	orr.w	r3, r3, #32
 8001ec2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec4:	4b0d      	ldr	r3, [pc, #52]	; (8001efc <SPIx_MspInit+0x6c>)
 8001ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec8:	f003 0320 	and.w	r3, r3, #32
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001ed0:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001ed4:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001eda:	2302      	movs	r3, #2
 8001edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001ee2:	2305      	movs	r3, #5
 8001ee4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	4619      	mov	r1, r3
 8001eec:	4804      	ldr	r0, [pc, #16]	; (8001f00 <SPIx_MspInit+0x70>)
 8001eee:	f001 fe7f 	bl	8003bf0 <HAL_GPIO_Init>
}
 8001ef2:	bf00      	nop
 8001ef4:	3728      	adds	r7, #40	; 0x28
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40021400 	.word	0x40021400

08001f04 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8001f0a:	4b36      	ldr	r3, [pc, #216]	; (8001fe4 <LCD_IO_Init+0xe0>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d164      	bne.n	8001fdc <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8001f12:	4b34      	ldr	r3, [pc, #208]	; (8001fe4 <LCD_IO_Init+0xe0>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	4b32      	ldr	r3, [pc, #200]	; (8001fe8 <LCD_IO_Init+0xe4>)
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f20:	4a31      	ldr	r2, [pc, #196]	; (8001fe8 <LCD_IO_Init+0xe4>)
 8001f22:	f043 0308 	orr.w	r3, r3, #8
 8001f26:	6313      	str	r3, [r2, #48]	; 0x30
 8001f28:	4b2f      	ldr	r3, [pc, #188]	; (8001fe8 <LCD_IO_Init+0xe4>)
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	f003 0308 	and.w	r3, r3, #8
 8001f30:	60bb      	str	r3, [r7, #8]
 8001f32:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001f34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f38:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001f42:	2302      	movs	r3, #2
 8001f44:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001f46:	f107 030c 	add.w	r3, r7, #12
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4827      	ldr	r0, [pc, #156]	; (8001fec <LCD_IO_Init+0xe8>)
 8001f4e:	f001 fe4f 	bl	8003bf0 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	607b      	str	r3, [r7, #4]
 8001f56:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <LCD_IO_Init+0xe4>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	4a23      	ldr	r2, [pc, #140]	; (8001fe8 <LCD_IO_Init+0xe4>)
 8001f5c:	f043 0308 	orr.w	r3, r3, #8
 8001f60:	6313      	str	r3, [r2, #48]	; 0x30
 8001f62:	4b21      	ldr	r3, [pc, #132]	; (8001fe8 <LCD_IO_Init+0xe4>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	f003 0308 	and.w	r3, r3, #8
 8001f6a:	607b      	str	r3, [r7, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f72:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001f74:	2301      	movs	r3, #1
 8001f76:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001f80:	f107 030c 	add.w	r3, r7, #12
 8001f84:	4619      	mov	r1, r3
 8001f86:	4819      	ldr	r0, [pc, #100]	; (8001fec <LCD_IO_Init+0xe8>)
 8001f88:	f001 fe32 	bl	8003bf0 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	603b      	str	r3, [r7, #0]
 8001f90:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <LCD_IO_Init+0xe4>)
 8001f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f94:	4a14      	ldr	r2, [pc, #80]	; (8001fe8 <LCD_IO_Init+0xe4>)
 8001f96:	f043 0304 	orr.w	r3, r3, #4
 8001f9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9c:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <LCD_IO_Init+0xe4>)
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	603b      	str	r3, [r7, #0]
 8001fa6:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001fa8:	2304      	movs	r3, #4
 8001faa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001fac:	2301      	movs	r3, #1
 8001fae:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001fb8:	f107 030c 	add.w	r3, r7, #12
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	480c      	ldr	r0, [pc, #48]	; (8001ff0 <LCD_IO_Init+0xec>)
 8001fc0:	f001 fe16 	bl	8003bf0 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	2104      	movs	r1, #4
 8001fc8:	4809      	ldr	r0, [pc, #36]	; (8001ff0 <LCD_IO_Init+0xec>)
 8001fca:	f002 f8c9 	bl	8004160 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001fce:	2201      	movs	r2, #1
 8001fd0:	2104      	movs	r1, #4
 8001fd2:	4807      	ldr	r0, [pc, #28]	; (8001ff0 <LCD_IO_Init+0xec>)
 8001fd4:	f002 f8c4 	bl	8004160 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8001fd8:	f7ff feb6 	bl	8001d48 <SPIx_Init>
  }
}
 8001fdc:	bf00      	nop
 8001fde:	3720      	adds	r7, #32
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	2000032c 	.word	0x2000032c
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	40020c00 	.word	0x40020c00
 8001ff0:	40020800 	.word	0x40020800

08001ff4 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001ffe:	2201      	movs	r2, #1
 8002000:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002004:	480a      	ldr	r0, [pc, #40]	; (8002030 <LCD_IO_WriteData+0x3c>)
 8002006:	f002 f8ab 	bl	8004160 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 800200a:	2200      	movs	r2, #0
 800200c:	2104      	movs	r1, #4
 800200e:	4809      	ldr	r0, [pc, #36]	; (8002034 <LCD_IO_WriteData+0x40>)
 8002010:	f002 f8a6 	bl	8004160 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002014:	88fb      	ldrh	r3, [r7, #6]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fef0 	bl	8001dfc <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800201c:	2201      	movs	r2, #1
 800201e:	2104      	movs	r1, #4
 8002020:	4804      	ldr	r0, [pc, #16]	; (8002034 <LCD_IO_WriteData+0x40>)
 8002022:	f002 f89d 	bl	8004160 <HAL_GPIO_WritePin>
}
 8002026:	bf00      	nop
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40020c00 	.word	0x40020c00
 8002034:	40020800 	.word	0x40020800

08002038 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002042:	2200      	movs	r2, #0
 8002044:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002048:	480a      	ldr	r0, [pc, #40]	; (8002074 <LCD_IO_WriteReg+0x3c>)
 800204a:	f002 f889 	bl	8004160 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800204e:	2200      	movs	r2, #0
 8002050:	2104      	movs	r1, #4
 8002052:	4809      	ldr	r0, [pc, #36]	; (8002078 <LCD_IO_WriteReg+0x40>)
 8002054:	f002 f884 	bl	8004160 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	b29b      	uxth	r3, r3
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff fecd 	bl	8001dfc <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002062:	2201      	movs	r2, #1
 8002064:	2104      	movs	r1, #4
 8002066:	4804      	ldr	r0, [pc, #16]	; (8002078 <LCD_IO_WriteReg+0x40>)
 8002068:	f002 f87a 	bl	8004160 <HAL_GPIO_WritePin>
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40020c00 	.word	0x40020c00
 8002078:	40020800 	.word	0x40020800

0800207c <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	460a      	mov	r2, r1
 8002086:	80fb      	strh	r3, [r7, #6]
 8002088:	4613      	mov	r3, r2
 800208a:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002090:	2200      	movs	r2, #0
 8002092:	2104      	movs	r1, #4
 8002094:	4810      	ldr	r0, [pc, #64]	; (80020d8 <LCD_IO_ReadData+0x5c>)
 8002096:	f002 f863 	bl	8004160 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800209a:	2200      	movs	r2, #0
 800209c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020a0:	480e      	ldr	r0, [pc, #56]	; (80020dc <LCD_IO_ReadData+0x60>)
 80020a2:	f002 f85d 	bl	8004160 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 80020a6:	88fb      	ldrh	r3, [r7, #6]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff fea7 	bl	8001dfc <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 80020ae:	797b      	ldrb	r3, [r7, #5]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff fe83 	bl	8001dbc <SPIx_Read>
 80020b6:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80020b8:	2201      	movs	r2, #1
 80020ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020be:	4807      	ldr	r0, [pc, #28]	; (80020dc <LCD_IO_ReadData+0x60>)
 80020c0:	f002 f84e 	bl	8004160 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80020c4:	2201      	movs	r2, #1
 80020c6:	2104      	movs	r1, #4
 80020c8:	4803      	ldr	r0, [pc, #12]	; (80020d8 <LCD_IO_ReadData+0x5c>)
 80020ca:	f002 f849 	bl	8004160 <HAL_GPIO_WritePin>
  
  return readvalue;
 80020ce:	68fb      	ldr	r3, [r7, #12]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40020800 	.word	0x40020800
 80020dc:	40020c00 	.word	0x40020c00

080020e0 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 fff7 	bl	80030dc <HAL_Delay>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <GYRO_IO_Init>:

/**
  * @brief  Configures the Gyroscope SPI interface.
  */
void GYRO_IO_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b088      	sub	sp, #32
 80020fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 80020fe:	2300      	movs	r3, #0
 8002100:	60bb      	str	r3, [r7, #8]
 8002102:	4b20      	ldr	r3, [pc, #128]	; (8002184 <GYRO_IO_Init+0x8c>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4a1f      	ldr	r2, [pc, #124]	; (8002184 <GYRO_IO_Init+0x8c>)
 8002108:	f043 0304 	orr.w	r3, r3, #4
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4b1d      	ldr	r3, [pc, #116]	; (8002184 <GYRO_IO_Init+0x8c>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	60bb      	str	r3, [r7, #8]
 8002118:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 800211a:	2302      	movs	r3, #2
 800211c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800211e:	2301      	movs	r3, #1
 8002120:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 8002126:	2301      	movs	r3, #1
 8002128:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 800212a:	f107 030c 	add.w	r3, r7, #12
 800212e:	4619      	mov	r1, r3
 8002130:	4815      	ldr	r0, [pc, #84]	; (8002188 <GYRO_IO_Init+0x90>)
 8002132:	f001 fd5d 	bl	8003bf0 <HAL_GPIO_Init>
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
 8002136:	2201      	movs	r2, #1
 8002138:	2102      	movs	r1, #2
 800213a:	4813      	ldr	r0, [pc, #76]	; (8002188 <GYRO_IO_Init+0x90>)
 800213c:	f002 f810 	bl	8004160 <HAL_GPIO_WritePin>
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8002140:	2300      	movs	r3, #0
 8002142:	607b      	str	r3, [r7, #4]
 8002144:	4b0f      	ldr	r3, [pc, #60]	; (8002184 <GYRO_IO_Init+0x8c>)
 8002146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002148:	4a0e      	ldr	r2, [pc, #56]	; (8002184 <GYRO_IO_Init+0x8c>)
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	6313      	str	r3, [r2, #48]	; 0x30
 8002150:	4b0c      	ldr	r3, [pc, #48]	; (8002184 <GYRO_IO_Init+0x8c>)
 8002152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002154:	f003 0301 	and.w	r3, r3, #1
 8002158:	607b      	str	r3, [r7, #4]
 800215a:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 800215c:	2306      	movs	r3, #6
 800215e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8002160:	2300      	movs	r3, #0
 8002162:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002164:	2302      	movs	r3, #2
 8002166:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8002168:	2300      	movs	r3, #0
 800216a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 800216c:	f107 030c 	add.w	r3, r7, #12
 8002170:	4619      	mov	r1, r3
 8002172:	4806      	ldr	r0, [pc, #24]	; (800218c <GYRO_IO_Init+0x94>)
 8002174:	f001 fd3c 	bl	8003bf0 <HAL_GPIO_Init>

  SPIx_Init();
 8002178:	f7ff fde6 	bl	8001d48 <SPIx_Init>
}
 800217c:	bf00      	nop
 800217e:	3720      	adds	r7, #32
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40023800 	.word	0x40023800
 8002188:	40020800 	.word	0x40020800
 800218c:	40020000 	.word	0x40020000

08002190 <GYRO_IO_Write>:
  * @param  pBuffer: Pointer to the buffer containing the data to be written to the Gyroscope.
  * @param  WriteAddr: Gyroscope's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	460b      	mov	r3, r1
 800219a:	70fb      	strb	r3, [r7, #3]
 800219c:	4613      	mov	r3, r2
 800219e:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 80021a0:	883b      	ldrh	r3, [r7, #0]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d903      	bls.n	80021ae <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 80021a6:	78fb      	ldrb	r3, [r7, #3]
 80021a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021ac:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80021ae:	2200      	movs	r2, #0
 80021b0:	2102      	movs	r1, #2
 80021b2:	480f      	ldr	r0, [pc, #60]	; (80021f0 <GYRO_IO_Write+0x60>)
 80021b4:	f001 ffd4 	bl	8004160 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 80021b8:	78fb      	ldrb	r3, [r7, #3]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff fe3c 	bl	8001e38 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 80021c0:	e00a      	b.n	80021d8 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fe36 	bl	8001e38 <SPIx_WriteRead>
    NumByteToWrite--;
 80021cc:	883b      	ldrh	r3, [r7, #0]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	3301      	adds	r3, #1
 80021d6:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 80021d8:	883b      	ldrh	r3, [r7, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1f1      	bne.n	80021c2 <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80021de:	2201      	movs	r2, #1
 80021e0:	2102      	movs	r1, #2
 80021e2:	4803      	ldr	r0, [pc, #12]	; (80021f0 <GYRO_IO_Write+0x60>)
 80021e4:	f001 ffbc 	bl	8004160 <HAL_GPIO_WritePin>
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40020800 	.word	0x40020800

080021f4 <GYRO_IO_Read>:
  * @param  pBuffer: Pointer to the buffer that receives the data read from the Gyroscope.
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	460b      	mov	r3, r1
 80021fe:	70fb      	strb	r3, [r7, #3]
 8002200:	4613      	mov	r3, r2
 8002202:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8002204:	883b      	ldrh	r3, [r7, #0]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d904      	bls.n	8002214 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 800220a:	78fb      	ldrb	r3, [r7, #3]
 800220c:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002210:	70fb      	strb	r3, [r7, #3]
 8002212:	e003      	b.n	800221c <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8002214:	78fb      	ldrb	r3, [r7, #3]
 8002216:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800221a:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 800221c:	2200      	movs	r2, #0
 800221e:	2102      	movs	r1, #2
 8002220:	4810      	ldr	r0, [pc, #64]	; (8002264 <GYRO_IO_Read+0x70>)
 8002222:	f001 ff9d 	bl	8004160 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8002226:	78fb      	ldrb	r3, [r7, #3]
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff fe05 	bl	8001e38 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800222e:	e00c      	b.n	800224a <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to Gyroscope (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8002230:	2000      	movs	r0, #0
 8002232:	f7ff fe01 	bl	8001e38 <SPIx_WriteRead>
 8002236:	4603      	mov	r3, r0
 8002238:	461a      	mov	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 800223e:	883b      	ldrh	r3, [r7, #0]
 8002240:	3b01      	subs	r3, #1
 8002242:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	3301      	adds	r3, #1
 8002248:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 800224a:	883b      	ldrh	r3, [r7, #0]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1ef      	bne.n	8002230 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8002250:	2201      	movs	r2, #1
 8002252:	2102      	movs	r1, #2
 8002254:	4803      	ldr	r0, [pc, #12]	; (8002264 <GYRO_IO_Read+0x70>)
 8002256:	f001 ff83 	bl	8004160 <HAL_GPIO_WritePin>
}  
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40020800 	.word	0x40020800

08002268 <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002272:	2300      	movs	r3, #0
 8002274:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 8002276:	2300      	movs	r3, #0
 8002278:	703b      	strb	r3, [r7, #0]
 800227a:	2300      	movs	r3, #0
 800227c:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 800227e:	4b2b      	ldr	r3, [pc, #172]	; (800232c <BSP_GYRO_Init+0xc4>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	4798      	blx	r3
 8002284:	4603      	mov	r3, r0
 8002286:	2bd4      	cmp	r3, #212	; 0xd4
 8002288:	d005      	beq.n	8002296 <BSP_GYRO_Init+0x2e>
 800228a:	4b28      	ldr	r3, [pc, #160]	; (800232c <BSP_GYRO_Init+0xc4>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	4798      	blx	r3
 8002290:	4603      	mov	r3, r0
 8002292:	2bd5      	cmp	r3, #213	; 0xd5
 8002294:	d145      	bne.n	8002322 <BSP_GYRO_Init+0xba>
  {	
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8002296:	4b26      	ldr	r3, [pc, #152]	; (8002330 <BSP_GYRO_Init+0xc8>)
 8002298:	4a24      	ldr	r2, [pc, #144]	; (800232c <BSP_GYRO_Init+0xc4>)
 800229a:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 800229c:	2308      	movs	r3, #8
 800229e:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 80022a0:	2300      	movs	r3, #0
 80022a2:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 80022a4:	2307      	movs	r3, #7
 80022a6:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 80022a8:	2330      	movs	r3, #48	; 0x30
 80022aa:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 80022ac:	2300      	movs	r3, #0
 80022ae:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 80022b0:	2300      	movs	r3, #0
 80022b2:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 80022b4:	2310      	movs	r3, #16
 80022b6:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80022b8:	793a      	ldrb	r2, [r7, #4]
 80022ba:	797b      	ldrb	r3, [r7, #5]
 80022bc:	4313      	orrs	r3, r2
 80022be:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 80022c0:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80022c2:	4313      	orrs	r3, r2
 80022c4:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 80022c6:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80022c8:	4313      	orrs	r3, r2
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80022ce:	7a3a      	ldrb	r2, [r7, #8]
 80022d0:	7a7b      	ldrb	r3, [r7, #9]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 80022d6:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80022d8:	4313      	orrs	r3, r2
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	b29b      	uxth	r3, r3
 80022de:	021b      	lsls	r3, r3, #8
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	89bb      	ldrh	r3, [r7, #12]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	81bb      	strh	r3, [r7, #12]
    
    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 80022e8:	4b11      	ldr	r3, [pc, #68]	; (8002330 <BSP_GYRO_Init+0xc8>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	89ba      	ldrh	r2, [r7, #12]
 80022f0:	4610      	mov	r0, r2
 80022f2:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 80022f4:	2300      	movs	r3, #0
 80022f6:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 80022f8:	2300      	movs	r3, #0
 80022fa:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80022fc:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 80022fe:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002300:	4313      	orrs	r3, r2
 8002302:	b2db      	uxtb	r3, r3
 8002304:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 8002306:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <BSP_GYRO_Init+0xc8>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	89ba      	ldrh	r2, [r7, #12]
 800230e:	b2d2      	uxtb	r2, r2
 8002310:	4610      	mov	r0, r2
 8002312:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8002314:	4b06      	ldr	r3, [pc, #24]	; (8002330 <BSP_GYRO_Init+0xc8>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231a:	2010      	movs	r0, #16
 800231c:	4798      	blx	r3

    ret = GYRO_OK;
 800231e:	2300      	movs	r3, #0
 8002320:	73fb      	strb	r3, [r7, #15]
    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);

    ret = GYRO_OK;
  }
#endif /* USE_STM32F429I_DISCOVERY_REVD */
  return ret;
 8002322:	7bfb      	ldrb	r3, [r7, #15]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	2000003c 	.word	0x2000003c
 8002330:	20000330 	.word	0x20000330

08002334 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8002338:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <BSP_LCD_Init+0xbc>)
 800233a:	4a2e      	ldr	r2, [pc, #184]	; (80023f4 <BSP_LCD_Init+0xc0>)
 800233c:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 800233e:	4b2c      	ldr	r3, [pc, #176]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002340:	2209      	movs	r2, #9
 8002342:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002344:	4b2a      	ldr	r3, [pc, #168]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002346:	2201      	movs	r2, #1
 8002348:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800234a:	4b29      	ldr	r3, [pc, #164]	; (80023f0 <BSP_LCD_Init+0xbc>)
 800234c:	221d      	movs	r2, #29
 800234e:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002350:	4b27      	ldr	r3, [pc, #156]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002352:	2203      	movs	r2, #3
 8002354:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002356:	4b26      	ldr	r3, [pc, #152]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002358:	f240 120d 	movw	r2, #269	; 0x10d
 800235c:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800235e:	4b24      	ldr	r3, [pc, #144]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002360:	f240 1243 	movw	r2, #323	; 0x143
 8002364:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002366:	4b22      	ldr	r3, [pc, #136]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002368:	f240 1217 	movw	r2, #279	; 0x117
 800236c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 800236e:	4b20      	ldr	r3, [pc, #128]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002370:	f240 1247 	movw	r2, #327	; 0x147
 8002374:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002376:	4b1e      	ldr	r3, [pc, #120]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 800237e:	4b1c      	ldr	r3, [pc, #112]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002380:	2200      	movs	r2, #0
 8002382:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002386:	4b1a      	ldr	r3, [pc, #104]	; (80023f0 <BSP_LCD_Init+0xbc>)
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800238e:	4b1a      	ldr	r3, [pc, #104]	; (80023f8 <BSP_LCD_Init+0xc4>)
 8002390:	2208      	movs	r2, #8
 8002392:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002394:	4b18      	ldr	r3, [pc, #96]	; (80023f8 <BSP_LCD_Init+0xc4>)
 8002396:	22c0      	movs	r2, #192	; 0xc0
 8002398:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800239a:	4b17      	ldr	r3, [pc, #92]	; (80023f8 <BSP_LCD_Init+0xc4>)
 800239c:	2204      	movs	r2, #4
 800239e:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80023a0:	4b15      	ldr	r3, [pc, #84]	; (80023f8 <BSP_LCD_Init+0xc4>)
 80023a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80023a6:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80023a8:	4813      	ldr	r0, [pc, #76]	; (80023f8 <BSP_LCD_Init+0xc4>)
 80023aa:	f002 fe81 	bl	80050b0 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80023ae:	4b10      	ldr	r3, [pc, #64]	; (80023f0 <BSP_LCD_Init+0xbc>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80023b4:	4b0e      	ldr	r3, [pc, #56]	; (80023f0 <BSP_LCD_Init+0xbc>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80023ba:	4b0d      	ldr	r3, [pc, #52]	; (80023f0 <BSP_LCD_Init+0xbc>)
 80023bc:	2200      	movs	r2, #0
 80023be:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80023c0:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <BSP_LCD_Init+0xbc>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 80023c6:	f000 fa5f 	bl	8002888 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 80023ca:	4809      	ldr	r0, [pc, #36]	; (80023f0 <BSP_LCD_Init+0xbc>)
 80023cc:	f001 fee2 	bl	8004194 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80023d0:	4b0a      	ldr	r3, [pc, #40]	; (80023fc <BSP_LCD_Init+0xc8>)
 80023d2:	4a0b      	ldr	r2, [pc, #44]	; (8002400 <BSP_LCD_Init+0xcc>)
 80023d4:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80023d6:	4b09      	ldr	r3, [pc, #36]	; (80023fc <BSP_LCD_Init+0xc8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80023de:	f000 fc41 	bl	8002c64 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80023e2:	4808      	ldr	r0, [pc, #32]	; (8002404 <BSP_LCD_Init+0xd0>)
 80023e4:	f000 f8ce 	bl	8002584 <BSP_LCD_SetFont>

  return LCD_OK;
 80023e8:	2300      	movs	r3, #0
}  
 80023ea:	4618      	mov	r0, r3
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000334 	.word	0x20000334
 80023f4:	40016800 	.word	0x40016800
 80023f8:	2000041c 	.word	0x2000041c
 80023fc:	20000468 	.word	0x20000468
 8002400:	20000004 	.word	0x20000004
 8002404:	20000074 	.word	0x20000074

08002408 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 800240c:	4b03      	ldr	r3, [pc, #12]	; (800241c <BSP_LCD_GetXSize+0x14>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002412:	4798      	blx	r3
 8002414:	4603      	mov	r3, r0
}
 8002416:	4618      	mov	r0, r3
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000468 	.word	0x20000468

08002420 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002424:	4b03      	ldr	r3, [pc, #12]	; (8002434 <BSP_LCD_GetYSize+0x14>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242a:	4798      	blx	r3
 800242c:	4603      	mov	r3, r0
}
 800242e:	4618      	mov	r0, r3
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000468 	.word	0x20000468

08002438 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002438:	b580      	push	{r7, lr}
 800243a:	b090      	sub	sp, #64	; 0x40
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	6039      	str	r1, [r7, #0]
 8002442:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002448:	f7ff ffde 	bl	8002408 <BSP_LCD_GetXSize>
 800244c:	4603      	mov	r3, r0
 800244e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002454:	f7ff ffe4 	bl	8002420 <BSP_LCD_GetYSize>
 8002458:	4603      	mov	r3, r0
 800245a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800245c:	2300      	movs	r3, #0
 800245e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002464:	23ff      	movs	r3, #255	; 0xff
 8002466:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002468:	2300      	movs	r3, #0
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002472:	2300      	movs	r3, #0
 8002474:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800247e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002482:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002484:	2307      	movs	r3, #7
 8002486:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002488:	f7ff ffbe 	bl	8002408 <BSP_LCD_GetXSize>
 800248c:	4603      	mov	r3, r0
 800248e:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002490:	f7ff ffc6 	bl	8002420 <BSP_LCD_GetYSize>
 8002494:	4603      	mov	r3, r0
 8002496:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002498:	88fa      	ldrh	r2, [r7, #6]
 800249a:	f107 030c 	add.w	r3, r7, #12
 800249e:	4619      	mov	r1, r3
 80024a0:	4814      	ldr	r0, [pc, #80]	; (80024f4 <BSP_LCD_LayerDefaultInit+0xbc>)
 80024a2:	f001 ff51 	bl	8004348 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80024a6:	88fa      	ldrh	r2, [r7, #6]
 80024a8:	4913      	ldr	r1, [pc, #76]	; (80024f8 <BSP_LCD_LayerDefaultInit+0xc0>)
 80024aa:	4613      	mov	r3, r2
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	440b      	add	r3, r1
 80024b4:	3304      	adds	r3, #4
 80024b6:	f04f 32ff 	mov.w	r2, #4294967295
 80024ba:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80024bc:	88fa      	ldrh	r2, [r7, #6]
 80024be:	490e      	ldr	r1, [pc, #56]	; (80024f8 <BSP_LCD_LayerDefaultInit+0xc0>)
 80024c0:	4613      	mov	r3, r2
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	4413      	add	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	3308      	adds	r3, #8
 80024cc:	4a0b      	ldr	r2, [pc, #44]	; (80024fc <BSP_LCD_LayerDefaultInit+0xc4>)
 80024ce:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80024d0:	88fa      	ldrh	r2, [r7, #6]
 80024d2:	4909      	ldr	r1, [pc, #36]	; (80024f8 <BSP_LCD_LayerDefaultInit+0xc0>)
 80024d4:	4613      	mov	r3, r2
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4413      	add	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80024e2:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80024e4:	4803      	ldr	r0, [pc, #12]	; (80024f4 <BSP_LCD_LayerDefaultInit+0xbc>)
 80024e6:	f001 ff6d 	bl	80043c4 <HAL_LTDC_EnableDither>
}
 80024ea:	bf00      	nop
 80024ec:	3740      	adds	r7, #64	; 0x40
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	20000334 	.word	0x20000334
 80024f8:	20000450 	.word	0x20000450
 80024fc:	20000074 	.word	0x20000074

08002500 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002508:	4a04      	ldr	r2, [pc, #16]	; (800251c <BSP_LCD_SelectLayer+0x1c>)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6013      	str	r3, [r2, #0]
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	2000044c 	.word	0x2000044c

08002520 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002528:	4b07      	ldr	r3, [pc, #28]	; (8002548 <BSP_LCD_SetTextColor+0x28>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4907      	ldr	r1, [pc, #28]	; (800254c <BSP_LCD_SetTextColor+0x2c>)
 800252e:	4613      	mov	r3, r2
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4413      	add	r3, r2
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	440b      	add	r3, r1
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	601a      	str	r2, [r3, #0]
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	2000044c 	.word	0x2000044c
 800254c:	20000450 	.word	0x20000450

08002550 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002558:	4b08      	ldr	r3, [pc, #32]	; (800257c <BSP_LCD_SetBackColor+0x2c>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4908      	ldr	r1, [pc, #32]	; (8002580 <BSP_LCD_SetBackColor+0x30>)
 800255e:	4613      	mov	r3, r2
 8002560:	005b      	lsls	r3, r3, #1
 8002562:	4413      	add	r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	440b      	add	r3, r1
 8002568:	3304      	adds	r3, #4
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	601a      	str	r2, [r3, #0]
}
 800256e:	bf00      	nop
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	2000044c 	.word	0x2000044c
 8002580:	20000450 	.word	0x20000450

08002584 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800258c:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <BSP_LCD_SetFont+0x2c>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4908      	ldr	r1, [pc, #32]	; (80025b4 <BSP_LCD_SetFont+0x30>)
 8002592:	4613      	mov	r3, r2
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	4413      	add	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	440b      	add	r3, r1
 800259c:	3308      	adds	r3, #8
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	601a      	str	r2, [r3, #0]
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	2000044c 	.word	0x2000044c
 80025b4:	20000450 	.word	0x20000450

080025b8 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 80025bc:	4b07      	ldr	r3, [pc, #28]	; (80025dc <BSP_LCD_GetFont+0x24>)
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	4907      	ldr	r1, [pc, #28]	; (80025e0 <BSP_LCD_GetFont+0x28>)
 80025c2:	4613      	mov	r3, r2
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	4413      	add	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	440b      	add	r3, r1
 80025cc:	3308      	adds	r3, #8
 80025ce:	681b      	ldr	r3, [r3, #0]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	2000044c 	.word	0x2000044c
 80025e0:	20000450 	.word	0x20000450

080025e4 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80025e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80025ec:	4b0f      	ldr	r3, [pc, #60]	; (800262c <BSP_LCD_Clear+0x48>)
 80025ee:	681c      	ldr	r4, [r3, #0]
 80025f0:	4b0e      	ldr	r3, [pc, #56]	; (800262c <BSP_LCD_Clear+0x48>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a0e      	ldr	r2, [pc, #56]	; (8002630 <BSP_LCD_Clear+0x4c>)
 80025f6:	2134      	movs	r1, #52	; 0x34
 80025f8:	fb01 f303 	mul.w	r3, r1, r3
 80025fc:	4413      	add	r3, r2
 80025fe:	335c      	adds	r3, #92	; 0x5c
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	461e      	mov	r6, r3
 8002604:	f7ff ff00 	bl	8002408 <BSP_LCD_GetXSize>
 8002608:	4605      	mov	r5, r0
 800260a:	f7ff ff09 	bl	8002420 <BSP_LCD_GetYSize>
 800260e:	4602      	mov	r2, r0
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	9301      	str	r3, [sp, #4]
 8002614:	2300      	movs	r3, #0
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	4613      	mov	r3, r2
 800261a:	462a      	mov	r2, r5
 800261c:	4631      	mov	r1, r6
 800261e:	4620      	mov	r0, r4
 8002620:	f000 fae8 	bl	8002bf4 <FillBuffer>
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800262c:	2000044c 	.word	0x2000044c
 8002630:	20000334 	.word	0x20000334

08002634 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002634:	b590      	push	{r4, r7, lr}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	80fb      	strh	r3, [r7, #6]
 800263e:	460b      	mov	r3, r1
 8002640:	80bb      	strh	r3, [r7, #4]
 8002642:	4613      	mov	r3, r2
 8002644:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002646:	4b1b      	ldr	r3, [pc, #108]	; (80026b4 <BSP_LCD_DisplayChar+0x80>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	491b      	ldr	r1, [pc, #108]	; (80026b8 <BSP_LCD_DisplayChar+0x84>)
 800264c:	4613      	mov	r3, r2
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	4413      	add	r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	440b      	add	r3, r1
 8002656:	3308      	adds	r3, #8
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6819      	ldr	r1, [r3, #0]
 800265c:	78fb      	ldrb	r3, [r7, #3]
 800265e:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002662:	4b14      	ldr	r3, [pc, #80]	; (80026b4 <BSP_LCD_DisplayChar+0x80>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	4c14      	ldr	r4, [pc, #80]	; (80026b8 <BSP_LCD_DisplayChar+0x84>)
 8002668:	4613      	mov	r3, r2
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	4413      	add	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4423      	add	r3, r4
 8002672:	3308      	adds	r3, #8
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002678:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800267c:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <BSP_LCD_DisplayChar+0x80>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4c0d      	ldr	r4, [pc, #52]	; (80026b8 <BSP_LCD_DisplayChar+0x84>)
 8002682:	4613      	mov	r3, r2
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	4413      	add	r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4423      	add	r3, r4
 800268c:	3308      	adds	r3, #8
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	889b      	ldrh	r3, [r3, #4]
 8002692:	3307      	adds	r3, #7
 8002694:	2b00      	cmp	r3, #0
 8002696:	da00      	bge.n	800269a <BSP_LCD_DisplayChar+0x66>
 8002698:	3307      	adds	r3, #7
 800269a:	10db      	asrs	r3, r3, #3
 800269c:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80026a0:	18ca      	adds	r2, r1, r3
 80026a2:	88b9      	ldrh	r1, [r7, #4]
 80026a4:	88fb      	ldrh	r3, [r7, #6]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 f9ea 	bl	8002a80 <DrawChar>
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd90      	pop	{r4, r7, pc}
 80026b4:	2000044c 	.word	0x2000044c
 80026b8:	20000450 	.word	0x20000450

080026bc <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 80026bc:	b5b0      	push	{r4, r5, r7, lr}
 80026be:	b088      	sub	sp, #32
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60ba      	str	r2, [r7, #8]
 80026c4:	461a      	mov	r2, r3
 80026c6:	4603      	mov	r3, r0
 80026c8:	81fb      	strh	r3, [r7, #14]
 80026ca:	460b      	mov	r3, r1
 80026cc:	81bb      	strh	r3, [r7, #12]
 80026ce:	4613      	mov	r3, r2
 80026d0:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80026d2:	2301      	movs	r3, #1
 80026d4:	83fb      	strh	r3, [r7, #30]
 80026d6:	2300      	movs	r3, #0
 80026d8:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80026da:	2300      	movs	r3, #0
 80026dc:	61bb      	str	r3, [r7, #24]
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80026e6:	e002      	b.n	80026ee <BSP_LCD_DisplayStringAt+0x32>
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	3301      	adds	r3, #1
 80026ec:	61bb      	str	r3, [r7, #24]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	1c5a      	adds	r2, r3, #1
 80026f2:	617a      	str	r2, [r7, #20]
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f6      	bne.n	80026e8 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80026fa:	f7ff fe85 	bl	8002408 <BSP_LCD_GetXSize>
 80026fe:	4601      	mov	r1, r0
 8002700:	4b4b      	ldr	r3, [pc, #300]	; (8002830 <BSP_LCD_DisplayStringAt+0x174>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	484b      	ldr	r0, [pc, #300]	; (8002834 <BSP_LCD_DisplayStringAt+0x178>)
 8002706:	4613      	mov	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	4413      	add	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4403      	add	r3, r0
 8002710:	3308      	adds	r3, #8
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	889b      	ldrh	r3, [r3, #4]
 8002716:	fbb1 f3f3 	udiv	r3, r1, r3
 800271a:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	2b03      	cmp	r3, #3
 8002720:	d01c      	beq.n	800275c <BSP_LCD_DisplayStringAt+0xa0>
 8002722:	2b03      	cmp	r3, #3
 8002724:	dc33      	bgt.n	800278e <BSP_LCD_DisplayStringAt+0xd2>
 8002726:	2b01      	cmp	r3, #1
 8002728:	d002      	beq.n	8002730 <BSP_LCD_DisplayStringAt+0x74>
 800272a:	2b02      	cmp	r3, #2
 800272c:	d019      	beq.n	8002762 <BSP_LCD_DisplayStringAt+0xa6>
 800272e:	e02e      	b.n	800278e <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	1ad1      	subs	r1, r2, r3
 8002736:	4b3e      	ldr	r3, [pc, #248]	; (8002830 <BSP_LCD_DisplayStringAt+0x174>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	483e      	ldr	r0, [pc, #248]	; (8002834 <BSP_LCD_DisplayStringAt+0x178>)
 800273c:	4613      	mov	r3, r2
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	4413      	add	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4403      	add	r3, r0
 8002746:	3308      	adds	r3, #8
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	889b      	ldrh	r3, [r3, #4]
 800274c:	fb01 f303 	mul.w	r3, r1, r3
 8002750:	085b      	lsrs	r3, r3, #1
 8002752:	b29a      	uxth	r2, r3
 8002754:	89fb      	ldrh	r3, [r7, #14]
 8002756:	4413      	add	r3, r2
 8002758:	83fb      	strh	r3, [r7, #30]
      break;
 800275a:	e01b      	b.n	8002794 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 800275c:	89fb      	ldrh	r3, [r7, #14]
 800275e:	83fb      	strh	r3, [r7, #30]
      break;
 8002760:	e018      	b.n	8002794 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	b299      	uxth	r1, r3
 800276a:	4b31      	ldr	r3, [pc, #196]	; (8002830 <BSP_LCD_DisplayStringAt+0x174>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	4831      	ldr	r0, [pc, #196]	; (8002834 <BSP_LCD_DisplayStringAt+0x178>)
 8002770:	4613      	mov	r3, r2
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4413      	add	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4403      	add	r3, r0
 800277a:	3308      	adds	r3, #8
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	889b      	ldrh	r3, [r3, #4]
 8002780:	fb11 f303 	smulbb	r3, r1, r3
 8002784:	b29a      	uxth	r2, r3
 8002786:	89fb      	ldrh	r3, [r7, #14]
 8002788:	4413      	add	r3, r2
 800278a:	83fb      	strh	r3, [r7, #30]
      break;
 800278c:	e002      	b.n	8002794 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 800278e:	89fb      	ldrh	r3, [r7, #14]
 8002790:	83fb      	strh	r3, [r7, #30]
      break;
 8002792:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002794:	e01a      	b.n	80027cc <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	781a      	ldrb	r2, [r3, #0]
 800279a:	89b9      	ldrh	r1, [r7, #12]
 800279c:	8bfb      	ldrh	r3, [r7, #30]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff ff48 	bl	8002634 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80027a4:	4b22      	ldr	r3, [pc, #136]	; (8002830 <BSP_LCD_DisplayStringAt+0x174>)
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4922      	ldr	r1, [pc, #136]	; (8002834 <BSP_LCD_DisplayStringAt+0x178>)
 80027aa:	4613      	mov	r3, r2
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	4413      	add	r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	440b      	add	r3, r1
 80027b4:	3308      	adds	r3, #8
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	889a      	ldrh	r2, [r3, #4]
 80027ba:	8bfb      	ldrh	r3, [r7, #30]
 80027bc:	4413      	add	r3, r2
 80027be:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	3301      	adds	r3, #1
 80027c4:	60bb      	str	r3, [r7, #8]
    i++;
 80027c6:	8bbb      	ldrh	r3, [r7, #28]
 80027c8:	3301      	adds	r3, #1
 80027ca:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bf14      	ite	ne
 80027d4:	2301      	movne	r3, #1
 80027d6:	2300      	moveq	r3, #0
 80027d8:	b2dc      	uxtb	r4, r3
 80027da:	f7ff fe15 	bl	8002408 <BSP_LCD_GetXSize>
 80027de:	8bb9      	ldrh	r1, [r7, #28]
 80027e0:	4b13      	ldr	r3, [pc, #76]	; (8002830 <BSP_LCD_DisplayStringAt+0x174>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	4d13      	ldr	r5, [pc, #76]	; (8002834 <BSP_LCD_DisplayStringAt+0x178>)
 80027e6:	4613      	mov	r3, r2
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	4413      	add	r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	442b      	add	r3, r5
 80027f0:	3308      	adds	r3, #8
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	889b      	ldrh	r3, [r3, #4]
 80027f6:	fb01 f303 	mul.w	r3, r1, r3
 80027fa:	1ac3      	subs	r3, r0, r3
 80027fc:	b299      	uxth	r1, r3
 80027fe:	4b0c      	ldr	r3, [pc, #48]	; (8002830 <BSP_LCD_DisplayStringAt+0x174>)
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	480c      	ldr	r0, [pc, #48]	; (8002834 <BSP_LCD_DisplayStringAt+0x178>)
 8002804:	4613      	mov	r3, r2
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	4413      	add	r3, r2
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	4403      	add	r3, r0
 800280e:	3308      	adds	r3, #8
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	889b      	ldrh	r3, [r3, #4]
 8002814:	4299      	cmp	r1, r3
 8002816:	bf2c      	ite	cs
 8002818:	2301      	movcs	r3, #1
 800281a:	2300      	movcc	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	4023      	ands	r3, r4
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1b7      	bne.n	8002796 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8002826:	bf00      	nop
 8002828:	bf00      	nop
 800282a:	3720      	adds	r7, #32
 800282c:	46bd      	mov	sp, r7
 800282e:	bdb0      	pop	{r4, r5, r7, pc}
 8002830:	2000044c 	.word	0x2000044c
 8002834:	20000450 	.word	0x20000450

08002838 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 20 char on the LCD.
  * @param  Line: the Line where to display the character shape
  * @param  ptr: pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	6039      	str	r1, [r7, #0]
 8002842:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8002844:	f7ff feb8 	bl	80025b8 <BSP_LCD_GetFont>
 8002848:	4603      	mov	r3, r0
 800284a:	88db      	ldrh	r3, [r3, #6]
 800284c:	88fa      	ldrh	r2, [r7, #6]
 800284e:	fb12 f303 	smulbb	r3, r2, r3
 8002852:	b299      	uxth	r1, r3
 8002854:	2303      	movs	r3, #3
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	2000      	movs	r0, #0
 800285a:	f7ff ff2f 	bl	80026bc <BSP_LCD_DisplayStringAt>
}
 800285e:	bf00      	nop
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
	...

08002868 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 800286c:	4b05      	ldr	r3, [pc, #20]	; (8002884 <BSP_LCD_DisplayOn+0x1c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d003      	beq.n	800287e <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002876:	4b03      	ldr	r3, [pc, #12]	; (8002884 <BSP_LCD_DisplayOn+0x1c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	4798      	blx	r3
  }
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20000468 	.word	0x20000468

08002888 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08e      	sub	sp, #56	; 0x38
 800288c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	623b      	str	r3, [r7, #32]
 8002892:	4b61      	ldr	r3, [pc, #388]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	4a60      	ldr	r2, [pc, #384]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002898:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800289c:	6453      	str	r3, [r2, #68]	; 0x44
 800289e:	4b5e      	ldr	r3, [pc, #376]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028a6:	623b      	str	r3, [r7, #32]
 80028a8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 80028aa:	2300      	movs	r3, #0
 80028ac:	61fb      	str	r3, [r7, #28]
 80028ae:	4b5a      	ldr	r3, [pc, #360]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	4a59      	ldr	r2, [pc, #356]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80028b8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ba:	4b57      	ldr	r3, [pc, #348]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80028c2:	61fb      	str	r3, [r7, #28]
 80028c4:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
 80028ca:	4b53      	ldr	r3, [pc, #332]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	4a52      	ldr	r2, [pc, #328]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028d0:	f043 0301 	orr.w	r3, r3, #1
 80028d4:	6313      	str	r3, [r2, #48]	; 0x30
 80028d6:	4b50      	ldr	r3, [pc, #320]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	61bb      	str	r3, [r7, #24]
 80028e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
 80028e6:	4b4c      	ldr	r3, [pc, #304]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	4a4b      	ldr	r2, [pc, #300]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028ec:	f043 0302 	orr.w	r3, r3, #2
 80028f0:	6313      	str	r3, [r2, #48]	; 0x30
 80028f2:	4b49      	ldr	r3, [pc, #292]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	617b      	str	r3, [r7, #20]
 80028fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	613b      	str	r3, [r7, #16]
 8002902:	4b45      	ldr	r3, [pc, #276]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	4a44      	ldr	r2, [pc, #272]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002908:	f043 0304 	orr.w	r3, r3, #4
 800290c:	6313      	str	r3, [r2, #48]	; 0x30
 800290e:	4b42      	ldr	r3, [pc, #264]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	613b      	str	r3, [r7, #16]
 8002918:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	4b3e      	ldr	r3, [pc, #248]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	4a3d      	ldr	r2, [pc, #244]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002924:	f043 0308 	orr.w	r3, r3, #8
 8002928:	6313      	str	r3, [r2, #48]	; 0x30
 800292a:	4b3b      	ldr	r3, [pc, #236]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	60bb      	str	r3, [r7, #8]
 800293a:	4b37      	ldr	r3, [pc, #220]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293e:	4a36      	ldr	r2, [pc, #216]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002940:	f043 0320 	orr.w	r3, r3, #32
 8002944:	6313      	str	r3, [r2, #48]	; 0x30
 8002946:	4b34      	ldr	r3, [pc, #208]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294a:	f003 0320 	and.w	r3, r3, #32
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	607b      	str	r3, [r7, #4]
 8002956:	4b30      	ldr	r3, [pc, #192]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	4a2f      	ldr	r2, [pc, #188]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 800295c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002960:	6313      	str	r3, [r2, #48]	; 0x30
 8002962:	4b2d      	ldr	r3, [pc, #180]	; (8002a18 <BSP_LCD_MspInit+0x190>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800296e:	f641 0358 	movw	r3, #6232	; 0x1858
 8002972:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002974:	2302      	movs	r3, #2
 8002976:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800297c:	2302      	movs	r3, #2
 800297e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8002980:	230e      	movs	r3, #14
 8002982:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002984:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002988:	4619      	mov	r1, r3
 800298a:	4824      	ldr	r0, [pc, #144]	; (8002a1c <BSP_LCD_MspInit+0x194>)
 800298c:	f001 f930 	bl	8003bf0 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002990:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002994:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002996:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800299a:	4619      	mov	r1, r3
 800299c:	4820      	ldr	r0, [pc, #128]	; (8002a20 <BSP_LCD_MspInit+0x198>)
 800299e:	f001 f927 	bl	8003bf0 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80029a2:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80029a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80029a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029ac:	4619      	mov	r1, r3
 80029ae:	481d      	ldr	r0, [pc, #116]	; (8002a24 <BSP_LCD_MspInit+0x19c>)
 80029b0:	f001 f91e 	bl	8003bf0 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80029b4:	2348      	movs	r3, #72	; 0x48
 80029b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80029b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029bc:	4619      	mov	r1, r3
 80029be:	481a      	ldr	r0, [pc, #104]	; (8002a28 <BSP_LCD_MspInit+0x1a0>)
 80029c0:	f001 f916 	bl	8003bf0 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80029c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80029ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029ce:	4619      	mov	r1, r3
 80029d0:	4816      	ldr	r0, [pc, #88]	; (8002a2c <BSP_LCD_MspInit+0x1a4>)
 80029d2:	f001 f90d 	bl	8003bf0 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80029d6:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80029da:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80029dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029e0:	4619      	mov	r1, r3
 80029e2:	4813      	ldr	r0, [pc, #76]	; (8002a30 <BSP_LCD_MspInit+0x1a8>)
 80029e4:	f001 f904 	bl	8003bf0 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80029e8:	2303      	movs	r3, #3
 80029ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80029ec:	2309      	movs	r3, #9
 80029ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80029f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029f4:	4619      	mov	r1, r3
 80029f6:	480a      	ldr	r0, [pc, #40]	; (8002a20 <BSP_LCD_MspInit+0x198>)
 80029f8:	f001 f8fa 	bl	8003bf0 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80029fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002a02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a06:	4619      	mov	r1, r3
 8002a08:	4809      	ldr	r0, [pc, #36]	; (8002a30 <BSP_LCD_MspInit+0x1a8>)
 8002a0a:	f001 f8f1 	bl	8003bf0 <HAL_GPIO_Init>
}
 8002a0e:	bf00      	nop
 8002a10:	3738      	adds	r7, #56	; 0x38
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	40020000 	.word	0x40020000
 8002a20:	40020400 	.word	0x40020400
 8002a24:	40020800 	.word	0x40020800
 8002a28:	40020c00 	.word	0x40020c00
 8002a2c:	40021400 	.word	0x40021400
 8002a30:	40021800 	.word	0x40021800

08002a34 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002a34:	b5b0      	push	{r4, r5, r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	603a      	str	r2, [r7, #0]
 8002a3e:	80fb      	strh	r3, [r7, #6]
 8002a40:	460b      	mov	r3, r1
 8002a42:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002a44:	4b0c      	ldr	r3, [pc, #48]	; (8002a78 <BSP_LCD_DrawPixel+0x44>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a0c      	ldr	r2, [pc, #48]	; (8002a7c <BSP_LCD_DrawPixel+0x48>)
 8002a4a:	2134      	movs	r1, #52	; 0x34
 8002a4c:	fb01 f303 	mul.w	r3, r1, r3
 8002a50:	4413      	add	r3, r2
 8002a52:	335c      	adds	r3, #92	; 0x5c
 8002a54:	681c      	ldr	r4, [r3, #0]
 8002a56:	88bd      	ldrh	r5, [r7, #4]
 8002a58:	f7ff fcd6 	bl	8002408 <BSP_LCD_GetXSize>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	fb03 f205 	mul.w	r2, r3, r5
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4423      	add	r3, r4
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	6013      	str	r3, [r2, #0]
}
 8002a70:	bf00      	nop
 8002a72:	3708      	adds	r7, #8
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bdb0      	pop	{r4, r5, r7, pc}
 8002a78:	2000044c 	.word	0x2000044c
 8002a7c:	20000334 	.word	0x20000334

08002a80 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b088      	sub	sp, #32
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	603a      	str	r2, [r7, #0]
 8002a8a:	80fb      	strh	r3, [r7, #6]
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002a90:	2300      	movs	r3, #0
 8002a92:	61fb      	str	r3, [r7, #28]
 8002a94:	2300      	movs	r3, #0
 8002a96:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002a9c:	4b53      	ldr	r3, [pc, #332]	; (8002bec <DrawChar+0x16c>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	4953      	ldr	r1, [pc, #332]	; (8002bf0 <DrawChar+0x170>)
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	4413      	add	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	440b      	add	r3, r1
 8002aac:	3308      	adds	r3, #8
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	88db      	ldrh	r3, [r3, #6]
 8002ab2:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002ab4:	4b4d      	ldr	r3, [pc, #308]	; (8002bec <DrawChar+0x16c>)
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	494d      	ldr	r1, [pc, #308]	; (8002bf0 <DrawChar+0x170>)
 8002aba:	4613      	mov	r3, r2
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	4413      	add	r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	440b      	add	r3, r1
 8002ac4:	3308      	adds	r3, #8
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	889b      	ldrh	r3, [r3, #4]
 8002aca:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8002acc:	8a3b      	ldrh	r3, [r7, #16]
 8002ace:	3307      	adds	r3, #7
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	da00      	bge.n	8002ad6 <DrawChar+0x56>
 8002ad4:	3307      	adds	r3, #7
 8002ad6:	10db      	asrs	r3, r3, #3
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	b2da      	uxtb	r2, r3
 8002ade:	8a3b      	ldrh	r3, [r7, #16]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61fb      	str	r3, [r7, #28]
 8002aea:	e076      	b.n	8002bda <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002aec:	8a3b      	ldrh	r3, [r7, #16]
 8002aee:	3307      	adds	r3, #7
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	da00      	bge.n	8002af6 <DrawChar+0x76>
 8002af4:	3307      	adds	r3, #7
 8002af6:	10db      	asrs	r3, r3, #3
 8002af8:	461a      	mov	r2, r3
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	fb02 f303 	mul.w	r3, r2, r3
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	4413      	add	r3, r2
 8002b04:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8002b06:	8a3b      	ldrh	r3, [r7, #16]
 8002b08:	3307      	adds	r3, #7
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	da00      	bge.n	8002b10 <DrawChar+0x90>
 8002b0e:	3307      	adds	r3, #7
 8002b10:	10db      	asrs	r3, r3, #3
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d002      	beq.n	8002b1c <DrawChar+0x9c>
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d004      	beq.n	8002b24 <DrawChar+0xa4>
 8002b1a:	e00c      	b.n	8002b36 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	617b      	str	r3, [r7, #20]
      break;
 8002b22:	e016      	b.n	8002b52 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	021b      	lsls	r3, r3, #8
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	3201      	adds	r2, #1
 8002b2e:	7812      	ldrb	r2, [r2, #0]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	617b      	str	r3, [r7, #20]
      break;
 8002b34:	e00d      	b.n	8002b52 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	041a      	lsls	r2, r3, #16
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	3301      	adds	r3, #1
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	021b      	lsls	r3, r3, #8
 8002b44:	4313      	orrs	r3, r2
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	3202      	adds	r2, #2
 8002b4a:	7812      	ldrb	r2, [r2, #0]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	617b      	str	r3, [r7, #20]
      break;
 8002b50:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002b52:	2300      	movs	r3, #0
 8002b54:	61bb      	str	r3, [r7, #24]
 8002b56:	e036      	b.n	8002bc6 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002b58:	8a3a      	ldrh	r2, [r7, #16]
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	1ad2      	subs	r2, r2, r3
 8002b5e:	7bfb      	ldrb	r3, [r7, #15]
 8002b60:	4413      	add	r3, r2
 8002b62:	3b01      	subs	r3, #1
 8002b64:	2201      	movs	r2, #1
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d012      	beq.n	8002b9a <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	88fb      	ldrh	r3, [r7, #6]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	b298      	uxth	r0, r3
 8002b7e:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <DrawChar+0x16c>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	491b      	ldr	r1, [pc, #108]	; (8002bf0 <DrawChar+0x170>)
 8002b84:	4613      	mov	r3, r2
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	4413      	add	r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	88bb      	ldrh	r3, [r7, #4]
 8002b92:	4619      	mov	r1, r3
 8002b94:	f7ff ff4e 	bl	8002a34 <BSP_LCD_DrawPixel>
 8002b98:	e012      	b.n	8002bc0 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	88fb      	ldrh	r3, [r7, #6]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	b298      	uxth	r0, r3
 8002ba4:	4b11      	ldr	r3, [pc, #68]	; (8002bec <DrawChar+0x16c>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	4911      	ldr	r1, [pc, #68]	; (8002bf0 <DrawChar+0x170>)
 8002baa:	4613      	mov	r3, r2
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	4413      	add	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	440b      	add	r3, r1
 8002bb4:	3304      	adds	r3, #4
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	88bb      	ldrh	r3, [r7, #4]
 8002bba:	4619      	mov	r1, r3
 8002bbc:	f7ff ff3a 	bl	8002a34 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	61bb      	str	r3, [r7, #24]
 8002bc6:	8a3b      	ldrh	r3, [r7, #16]
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d3c4      	bcc.n	8002b58 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8002bce:	88bb      	ldrh	r3, [r7, #4]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	61fb      	str	r3, [r7, #28]
 8002bda:	8a7b      	ldrh	r3, [r7, #18]
 8002bdc:	69fa      	ldr	r2, [r7, #28]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d384      	bcc.n	8002aec <DrawChar+0x6c>
  }
}
 8002be2:	bf00      	nop
 8002be4:	bf00      	nop
 8002be6:	3720      	adds	r7, #32
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	2000044c 	.word	0x2000044c
 8002bf0:	20000450 	.word	0x20000450

08002bf4 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af02      	add	r7, sp, #8
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
 8002c00:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002c02:	4b16      	ldr	r3, [pc, #88]	; (8002c5c <FillBuffer+0x68>)
 8002c04:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002c08:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002c0a:	4b14      	ldr	r3, [pc, #80]	; (8002c5c <FillBuffer+0x68>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8002c10:	4a12      	ldr	r2, [pc, #72]	; (8002c5c <FillBuffer+0x68>)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8002c16:	4b11      	ldr	r3, [pc, #68]	; (8002c5c <FillBuffer+0x68>)
 8002c18:	4a11      	ldr	r2, [pc, #68]	; (8002c60 <FillBuffer+0x6c>)
 8002c1a:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8002c1c:	480f      	ldr	r0, [pc, #60]	; (8002c5c <FillBuffer+0x68>)
 8002c1e:	f000 fd51 	bl	80036c4 <HAL_DMA2D_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d115      	bne.n	8002c54 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8002c28:	68f9      	ldr	r1, [r7, #12]
 8002c2a:	480c      	ldr	r0, [pc, #48]	; (8002c5c <FillBuffer+0x68>)
 8002c2c:	f000 feb2 	bl	8003994 <HAL_DMA2D_ConfigLayer>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10e      	bne.n	8002c54 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	69f9      	ldr	r1, [r7, #28]
 8002c40:	4806      	ldr	r0, [pc, #24]	; (8002c5c <FillBuffer+0x68>)
 8002c42:	f000 fd92 	bl	800376a <HAL_DMA2D_Start>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d103      	bne.n	8002c54 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002c4c:	210a      	movs	r1, #10
 8002c4e:	4803      	ldr	r0, [pc, #12]	; (8002c5c <FillBuffer+0x68>)
 8002c50:	f000 fdb6 	bl	80037c0 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8002c54:	bf00      	nop
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	200003dc 	.word	0x200003dc
 8002c60:	4002b000 	.word	0x4002b000

08002c64 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002c68:	4b29      	ldr	r3, [pc, #164]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002c6a:	4a2a      	ldr	r2, [pc, #168]	; (8002d14 <BSP_SDRAM_Init+0xb0>)
 8002c6c:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002c6e:	4b2a      	ldr	r3, [pc, #168]	; (8002d18 <BSP_SDRAM_Init+0xb4>)
 8002c70:	2202      	movs	r2, #2
 8002c72:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002c74:	4b28      	ldr	r3, [pc, #160]	; (8002d18 <BSP_SDRAM_Init+0xb4>)
 8002c76:	2207      	movs	r2, #7
 8002c78:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002c7a:	4b27      	ldr	r3, [pc, #156]	; (8002d18 <BSP_SDRAM_Init+0xb4>)
 8002c7c:	2204      	movs	r2, #4
 8002c7e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002c80:	4b25      	ldr	r3, [pc, #148]	; (8002d18 <BSP_SDRAM_Init+0xb4>)
 8002c82:	2207      	movs	r2, #7
 8002c84:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002c86:	4b24      	ldr	r3, [pc, #144]	; (8002d18 <BSP_SDRAM_Init+0xb4>)
 8002c88:	2202      	movs	r2, #2
 8002c8a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002c8c:	4b22      	ldr	r3, [pc, #136]	; (8002d18 <BSP_SDRAM_Init+0xb4>)
 8002c8e:	2202      	movs	r2, #2
 8002c90:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002c92:	4b21      	ldr	r3, [pc, #132]	; (8002d18 <BSP_SDRAM_Init+0xb4>)
 8002c94:	2202      	movs	r2, #2
 8002c96:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002c98:	4b1d      	ldr	r3, [pc, #116]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002c9e:	4b1c      	ldr	r3, [pc, #112]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002ca4:	4b1a      	ldr	r3, [pc, #104]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002ca6:	2204      	movs	r2, #4
 8002ca8:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002caa:	4b19      	ldr	r3, [pc, #100]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002cac:	2210      	movs	r2, #16
 8002cae:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002cb0:	4b17      	ldr	r3, [pc, #92]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002cb2:	2240      	movs	r2, #64	; 0x40
 8002cb4:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002cb6:	4b16      	ldr	r3, [pc, #88]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002cb8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002cbc:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002cbe:	4b14      	ldr	r3, [pc, #80]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002cc4:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002cc6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002cca:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002ccc:	4b10      	ldr	r3, [pc, #64]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002cd2:	4b0f      	ldr	r3, [pc, #60]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002cd4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cd8:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002cda:	2100      	movs	r1, #0
 8002cdc:	480c      	ldr	r0, [pc, #48]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002cde:	f000 f87f 	bl	8002de0 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002ce2:	490d      	ldr	r1, [pc, #52]	; (8002d18 <BSP_SDRAM_Init+0xb4>)
 8002ce4:	480a      	ldr	r0, [pc, #40]	; (8002d10 <BSP_SDRAM_Init+0xac>)
 8002ce6:	f002 fba3 	bl	8005430 <HAL_SDRAM_Init>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d003      	beq.n	8002cf8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002cf0:	4b0a      	ldr	r3, [pc, #40]	; (8002d1c <BSP_SDRAM_Init+0xb8>)
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	701a      	strb	r2, [r3, #0]
 8002cf6:	e002      	b.n	8002cfe <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002cf8:	4b08      	ldr	r3, [pc, #32]	; (8002d1c <BSP_SDRAM_Init+0xb8>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002cfe:	f240 506a 	movw	r0, #1386	; 0x56a
 8002d02:	f000 f80d 	bl	8002d20 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8002d06:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <BSP_SDRAM_Init+0xb8>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	2000046c 	.word	0x2000046c
 8002d14:	a0000140 	.word	0xa0000140
 8002d18:	200004a0 	.word	0x200004a0
 8002d1c:	2000007c 	.word	0x2000007c

08002d20 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002d2c:	4b2a      	ldr	r3, [pc, #168]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002d32:	4b29      	ldr	r3, [pc, #164]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d34:	2208      	movs	r2, #8
 8002d36:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002d38:	4b27      	ldr	r3, [pc, #156]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002d3e:	4b26      	ldr	r3, [pc, #152]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002d44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d48:	4923      	ldr	r1, [pc, #140]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d4a:	4824      	ldr	r0, [pc, #144]	; (8002ddc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d4c:	f002 fbae 	bl	80054ac <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002d50:	2001      	movs	r0, #1
 8002d52:	f000 f9c3 	bl	80030dc <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8002d56:	4b20      	ldr	r3, [pc, #128]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d58:	2202      	movs	r2, #2
 8002d5a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002d5c:	4b1e      	ldr	r3, [pc, #120]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d5e:	2208      	movs	r2, #8
 8002d60:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002d62:	4b1d      	ldr	r3, [pc, #116]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d64:	2201      	movs	r2, #1
 8002d66:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002d68:	4b1b      	ldr	r3, [pc, #108]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8002d6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d72:	4919      	ldr	r1, [pc, #100]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d74:	4819      	ldr	r0, [pc, #100]	; (8002ddc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d76:	f002 fb99 	bl	80054ac <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002d7a:	4b17      	ldr	r3, [pc, #92]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002d80:	4b15      	ldr	r3, [pc, #84]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d82:	2208      	movs	r2, #8
 8002d84:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8002d86:	4b14      	ldr	r3, [pc, #80]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d88:	2204      	movs	r2, #4
 8002d8a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002d8c:	4b12      	ldr	r3, [pc, #72]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002d92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d96:	4910      	ldr	r1, [pc, #64]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d98:	4810      	ldr	r0, [pc, #64]	; (8002ddc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d9a:	f002 fb87 	bl	80054ac <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002d9e:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002da2:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002da4:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002da6:	2204      	movs	r2, #4
 8002da8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002daa:	4b0b      	ldr	r3, [pc, #44]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002dac:	2208      	movs	r2, #8
 8002dae:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002db0:	4b09      	ldr	r3, [pc, #36]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002db2:	2201      	movs	r2, #1
 8002db4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	4a07      	ldr	r2, [pc, #28]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002dba:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002dbc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002dc0:	4905      	ldr	r1, [pc, #20]	; (8002dd8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002dc2:	4806      	ldr	r0, [pc, #24]	; (8002ddc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002dc4:	f002 fb72 	bl	80054ac <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8002dc8:	6879      	ldr	r1, [r7, #4]
 8002dca:	4804      	ldr	r0, [pc, #16]	; (8002ddc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002dcc:	f002 fba3 	bl	8005516 <HAL_SDRAM_ProgramRefreshRate>
}
 8002dd0:	bf00      	nop
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	200004bc 	.word	0x200004bc
 8002ddc:	2000046c 	.word	0x2000046c

08002de0 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b090      	sub	sp, #64	; 0x40
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 80ec 	beq.w	8002fca <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002df6:	4b77      	ldr	r3, [pc, #476]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dfa:	4a76      	ldr	r2, [pc, #472]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	6393      	str	r3, [r2, #56]	; 0x38
 8002e02:	4b74      	ldr	r3, [pc, #464]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	627b      	str	r3, [r7, #36]	; 0x24
 8002e12:	4b70      	ldr	r3, [pc, #448]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	4a6f      	ldr	r2, [pc, #444]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e1e:	4b6d      	ldr	r3, [pc, #436]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e26:	627b      	str	r3, [r7, #36]	; 0x24
 8002e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	623b      	str	r3, [r7, #32]
 8002e2e:	4b69      	ldr	r3, [pc, #420]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e32:	4a68      	ldr	r2, [pc, #416]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e34:	f043 0302 	orr.w	r3, r3, #2
 8002e38:	6313      	str	r3, [r2, #48]	; 0x30
 8002e3a:	4b66      	ldr	r3, [pc, #408]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	623b      	str	r3, [r7, #32]
 8002e44:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e46:	2300      	movs	r3, #0
 8002e48:	61fb      	str	r3, [r7, #28]
 8002e4a:	4b62      	ldr	r3, [pc, #392]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4e:	4a61      	ldr	r2, [pc, #388]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e50:	f043 0304 	orr.w	r3, r3, #4
 8002e54:	6313      	str	r3, [r2, #48]	; 0x30
 8002e56:	4b5f      	ldr	r3, [pc, #380]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	61fb      	str	r3, [r7, #28]
 8002e60:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	61bb      	str	r3, [r7, #24]
 8002e66:	4b5b      	ldr	r3, [pc, #364]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	4a5a      	ldr	r2, [pc, #360]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e6c:	f043 0308 	orr.w	r3, r3, #8
 8002e70:	6313      	str	r3, [r2, #48]	; 0x30
 8002e72:	4b58      	ldr	r3, [pc, #352]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	f003 0308 	and.w	r3, r3, #8
 8002e7a:	61bb      	str	r3, [r7, #24]
 8002e7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e7e:	2300      	movs	r3, #0
 8002e80:	617b      	str	r3, [r7, #20]
 8002e82:	4b54      	ldr	r3, [pc, #336]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	4a53      	ldr	r2, [pc, #332]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e88:	f043 0310 	orr.w	r3, r3, #16
 8002e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8e:	4b51      	ldr	r3, [pc, #324]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	f003 0310 	and.w	r3, r3, #16
 8002e96:	617b      	str	r3, [r7, #20]
 8002e98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	613b      	str	r3, [r7, #16]
 8002e9e:	4b4d      	ldr	r3, [pc, #308]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	4a4c      	ldr	r2, [pc, #304]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002ea4:	f043 0320 	orr.w	r3, r3, #32
 8002ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eaa:	4b4a      	ldr	r3, [pc, #296]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	f003 0320 	and.w	r3, r3, #32
 8002eb2:	613b      	str	r3, [r7, #16]
 8002eb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	4b46      	ldr	r3, [pc, #280]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	4a45      	ldr	r2, [pc, #276]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec6:	4b43      	ldr	r3, [pc, #268]	; (8002fd4 <BSP_SDRAM_MspInit+0x1f4>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002ede:	230c      	movs	r3, #12
 8002ee0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002ee2:	2360      	movs	r3, #96	; 0x60
 8002ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8002ee6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002eea:	4619      	mov	r1, r3
 8002eec:	483a      	ldr	r0, [pc, #232]	; (8002fd8 <BSP_SDRAM_MspInit+0x1f8>)
 8002eee:	f000 fe7f 	bl	8003bf0 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8002ef6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002efa:	4619      	mov	r1, r3
 8002efc:	4837      	ldr	r0, [pc, #220]	; (8002fdc <BSP_SDRAM_MspInit+0x1fc>)
 8002efe:	f000 fe77 	bl	8003bf0 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8002f02:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002f06:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002f08:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4834      	ldr	r0, [pc, #208]	; (8002fe0 <BSP_SDRAM_MspInit+0x200>)
 8002f10:	f000 fe6e 	bl	8003bf0 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8002f14:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002f18:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002f1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f1e:	4619      	mov	r1, r3
 8002f20:	4830      	ldr	r0, [pc, #192]	; (8002fe4 <BSP_SDRAM_MspInit+0x204>)
 8002f22:	f000 fe65 	bl	8003bf0 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8002f26:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002f2c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f30:	4619      	mov	r1, r3
 8002f32:	482d      	ldr	r0, [pc, #180]	; (8002fe8 <BSP_SDRAM_MspInit+0x208>)
 8002f34:	f000 fe5c 	bl	8003bf0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8002f38:	f248 1333 	movw	r3, #33075	; 0x8133
 8002f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002f3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f42:	4619      	mov	r1, r3
 8002f44:	4829      	ldr	r0, [pc, #164]	; (8002fec <BSP_SDRAM_MspInit+0x20c>)
 8002f46:	f000 fe53 	bl	8003bf0 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002f4a:	4b29      	ldr	r3, [pc, #164]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002f50:	4b27      	ldr	r3, [pc, #156]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f52:	2280      	movs	r2, #128	; 0x80
 8002f54:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002f56:	4b26      	ldr	r3, [pc, #152]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f5c:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002f5e:	4b24      	ldr	r3, [pc, #144]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f64:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002f66:	4b22      	ldr	r3, [pc, #136]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f6c:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002f6e:	4b20      	ldr	r3, [pc, #128]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f70:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002f74:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8002f76:	4b1e      	ldr	r3, [pc, #120]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002f82:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002f84:	4b1a      	ldr	r3, [pc, #104]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002f8a:	4b19      	ldr	r3, [pc, #100]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f8c:	2203      	movs	r2, #3
 8002f8e:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002f90:	4b17      	ldr	r3, [pc, #92]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002f96:	4b16      	ldr	r3, [pc, #88]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002f9c:	4b14      	ldr	r3, [pc, #80]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002f9e:	4a15      	ldr	r2, [pc, #84]	; (8002ff4 <BSP_SDRAM_MspInit+0x214>)
 8002fa0:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a12      	ldr	r2, [pc, #72]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002fa6:	631a      	str	r2, [r3, #48]	; 0x30
 8002fa8:	4a11      	ldr	r2, [pc, #68]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8002fae:	4810      	ldr	r0, [pc, #64]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002fb0:	f000 fa78 	bl	80034a4 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8002fb4:	480e      	ldr	r0, [pc, #56]	; (8002ff0 <BSP_SDRAM_MspInit+0x210>)
 8002fb6:	f000 f9c7 	bl	8003348 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002fba:	2200      	movs	r2, #0
 8002fbc:	210f      	movs	r1, #15
 8002fbe:	2038      	movs	r0, #56	; 0x38
 8002fc0:	f000 f98b 	bl	80032da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002fc4:	2038      	movs	r0, #56	; 0x38
 8002fc6:	f000 f9a4 	bl	8003312 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8002fca:	bf00      	nop
 8002fcc:	3740      	adds	r7, #64	; 0x40
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	40020400 	.word	0x40020400
 8002fdc:	40020800 	.word	0x40020800
 8002fe0:	40020c00 	.word	0x40020c00
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	40021400 	.word	0x40021400
 8002fec:	40021800 	.word	0x40021800
 8002ff0:	200004cc 	.word	0x200004cc
 8002ff4:	40026410 	.word	0x40026410

08002ff8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ffc:	4b0e      	ldr	r3, [pc, #56]	; (8003038 <HAL_Init+0x40>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a0d      	ldr	r2, [pc, #52]	; (8003038 <HAL_Init+0x40>)
 8003002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003006:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003008:	4b0b      	ldr	r3, [pc, #44]	; (8003038 <HAL_Init+0x40>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a0a      	ldr	r2, [pc, #40]	; (8003038 <HAL_Init+0x40>)
 800300e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003012:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003014:	4b08      	ldr	r3, [pc, #32]	; (8003038 <HAL_Init+0x40>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a07      	ldr	r2, [pc, #28]	; (8003038 <HAL_Init+0x40>)
 800301a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800301e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003020:	2003      	movs	r0, #3
 8003022:	f000 f94f 	bl	80032c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003026:	200f      	movs	r0, #15
 8003028:	f000 f808 	bl	800303c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800302c:	f7fe f934 	bl	8001298 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40023c00 	.word	0x40023c00

0800303c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003044:	4b12      	ldr	r3, [pc, #72]	; (8003090 <HAL_InitTick+0x54>)
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	4b12      	ldr	r3, [pc, #72]	; (8003094 <HAL_InitTick+0x58>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	4619      	mov	r1, r3
 800304e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003052:	fbb3 f3f1 	udiv	r3, r3, r1
 8003056:	fbb2 f3f3 	udiv	r3, r2, r3
 800305a:	4618      	mov	r0, r3
 800305c:	f000 f967 	bl	800332e <HAL_SYSTICK_Config>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e00e      	b.n	8003088 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b0f      	cmp	r3, #15
 800306e:	d80a      	bhi.n	8003086 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003070:	2200      	movs	r2, #0
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	f04f 30ff 	mov.w	r0, #4294967295
 8003078:	f000 f92f 	bl	80032da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800307c:	4a06      	ldr	r2, [pc, #24]	; (8003098 <HAL_InitTick+0x5c>)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	e000      	b.n	8003088 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
}
 8003088:	4618      	mov	r0, r3
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	20000000 	.word	0x20000000
 8003094:	20000084 	.word	0x20000084
 8003098:	20000080 	.word	0x20000080

0800309c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030a0:	4b06      	ldr	r3, [pc, #24]	; (80030bc <HAL_IncTick+0x20>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	461a      	mov	r2, r3
 80030a6:	4b06      	ldr	r3, [pc, #24]	; (80030c0 <HAL_IncTick+0x24>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4413      	add	r3, r2
 80030ac:	4a04      	ldr	r2, [pc, #16]	; (80030c0 <HAL_IncTick+0x24>)
 80030ae:	6013      	str	r3, [r2, #0]
}
 80030b0:	bf00      	nop
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	20000084 	.word	0x20000084
 80030c0:	2000052c 	.word	0x2000052c

080030c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  return uwTick;
 80030c8:	4b03      	ldr	r3, [pc, #12]	; (80030d8 <HAL_GetTick+0x14>)
 80030ca:	681b      	ldr	r3, [r3, #0]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	2000052c 	.word	0x2000052c

080030dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030e4:	f7ff ffee 	bl	80030c4 <HAL_GetTick>
 80030e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f4:	d005      	beq.n	8003102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030f6:	4b0a      	ldr	r3, [pc, #40]	; (8003120 <HAL_Delay+0x44>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	461a      	mov	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	4413      	add	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003102:	bf00      	nop
 8003104:	f7ff ffde 	bl	80030c4 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	429a      	cmp	r2, r3
 8003112:	d8f7      	bhi.n	8003104 <HAL_Delay+0x28>
  {
  }
}
 8003114:	bf00      	nop
 8003116:	bf00      	nop
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20000084 	.word	0x20000084

08003124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f003 0307 	and.w	r3, r3, #7
 8003132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003134:	4b0c      	ldr	r3, [pc, #48]	; (8003168 <__NVIC_SetPriorityGrouping+0x44>)
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003140:	4013      	ands	r3, r2
 8003142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800314c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003156:	4a04      	ldr	r2, [pc, #16]	; (8003168 <__NVIC_SetPriorityGrouping+0x44>)
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	60d3      	str	r3, [r2, #12]
}
 800315c:	bf00      	nop
 800315e:	3714      	adds	r7, #20
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	e000ed00 	.word	0xe000ed00

0800316c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003170:	4b04      	ldr	r3, [pc, #16]	; (8003184 <__NVIC_GetPriorityGrouping+0x18>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	0a1b      	lsrs	r3, r3, #8
 8003176:	f003 0307 	and.w	r3, r3, #7
}
 800317a:	4618      	mov	r0, r3
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	e000ed00 	.word	0xe000ed00

08003188 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003196:	2b00      	cmp	r3, #0
 8003198:	db0b      	blt.n	80031b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800319a:	79fb      	ldrb	r3, [r7, #7]
 800319c:	f003 021f 	and.w	r2, r3, #31
 80031a0:	4907      	ldr	r1, [pc, #28]	; (80031c0 <__NVIC_EnableIRQ+0x38>)
 80031a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a6:	095b      	lsrs	r3, r3, #5
 80031a8:	2001      	movs	r0, #1
 80031aa:	fa00 f202 	lsl.w	r2, r0, r2
 80031ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	e000e100 	.word	0xe000e100

080031c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	6039      	str	r1, [r7, #0]
 80031ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	db0a      	blt.n	80031ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	490c      	ldr	r1, [pc, #48]	; (8003210 <__NVIC_SetPriority+0x4c>)
 80031de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e2:	0112      	lsls	r2, r2, #4
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	440b      	add	r3, r1
 80031e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031ec:	e00a      	b.n	8003204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	4908      	ldr	r1, [pc, #32]	; (8003214 <__NVIC_SetPriority+0x50>)
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	3b04      	subs	r3, #4
 80031fc:	0112      	lsls	r2, r2, #4
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	440b      	add	r3, r1
 8003202:	761a      	strb	r2, [r3, #24]
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000e100 	.word	0xe000e100
 8003214:	e000ed00 	.word	0xe000ed00

08003218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003218:	b480      	push	{r7}
 800321a:	b089      	sub	sp, #36	; 0x24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	f1c3 0307 	rsb	r3, r3, #7
 8003232:	2b04      	cmp	r3, #4
 8003234:	bf28      	it	cs
 8003236:	2304      	movcs	r3, #4
 8003238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	3304      	adds	r3, #4
 800323e:	2b06      	cmp	r3, #6
 8003240:	d902      	bls.n	8003248 <NVIC_EncodePriority+0x30>
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	3b03      	subs	r3, #3
 8003246:	e000      	b.n	800324a <NVIC_EncodePriority+0x32>
 8003248:	2300      	movs	r3, #0
 800324a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800324c:	f04f 32ff 	mov.w	r2, #4294967295
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43da      	mvns	r2, r3
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	401a      	ands	r2, r3
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003260:	f04f 31ff 	mov.w	r1, #4294967295
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	fa01 f303 	lsl.w	r3, r1, r3
 800326a:	43d9      	mvns	r1, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003270:	4313      	orrs	r3, r2
         );
}
 8003272:	4618      	mov	r0, r3
 8003274:	3724      	adds	r7, #36	; 0x24
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
	...

08003280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	3b01      	subs	r3, #1
 800328c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003290:	d301      	bcc.n	8003296 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003292:	2301      	movs	r3, #1
 8003294:	e00f      	b.n	80032b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003296:	4a0a      	ldr	r2, [pc, #40]	; (80032c0 <SysTick_Config+0x40>)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3b01      	subs	r3, #1
 800329c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800329e:	210f      	movs	r1, #15
 80032a0:	f04f 30ff 	mov.w	r0, #4294967295
 80032a4:	f7ff ff8e 	bl	80031c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032a8:	4b05      	ldr	r3, [pc, #20]	; (80032c0 <SysTick_Config+0x40>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032ae:	4b04      	ldr	r3, [pc, #16]	; (80032c0 <SysTick_Config+0x40>)
 80032b0:	2207      	movs	r2, #7
 80032b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	e000e010 	.word	0xe000e010

080032c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f7ff ff29 	bl	8003124 <__NVIC_SetPriorityGrouping>
}
 80032d2:	bf00      	nop
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032da:	b580      	push	{r7, lr}
 80032dc:	b086      	sub	sp, #24
 80032de:	af00      	add	r7, sp, #0
 80032e0:	4603      	mov	r3, r0
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	607a      	str	r2, [r7, #4]
 80032e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032e8:	2300      	movs	r3, #0
 80032ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032ec:	f7ff ff3e 	bl	800316c <__NVIC_GetPriorityGrouping>
 80032f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	68b9      	ldr	r1, [r7, #8]
 80032f6:	6978      	ldr	r0, [r7, #20]
 80032f8:	f7ff ff8e 	bl	8003218 <NVIC_EncodePriority>
 80032fc:	4602      	mov	r2, r0
 80032fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003302:	4611      	mov	r1, r2
 8003304:	4618      	mov	r0, r3
 8003306:	f7ff ff5d 	bl	80031c4 <__NVIC_SetPriority>
}
 800330a:	bf00      	nop
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b082      	sub	sp, #8
 8003316:	af00      	add	r7, sp, #0
 8003318:	4603      	mov	r3, r0
 800331a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800331c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff ff31 	bl	8003188 <__NVIC_EnableIRQ>
}
 8003326:	bf00      	nop
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b082      	sub	sp, #8
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff ffa2 	bl	8003280 <SysTick_Config>
 800333c:	4603      	mov	r3, r0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3708      	adds	r7, #8
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
	...

08003348 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003354:	f7ff feb6 	bl	80030c4 <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e099      	b.n	8003498 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2202      	movs	r2, #2
 8003368:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0201 	bic.w	r2, r2, #1
 8003382:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003384:	e00f      	b.n	80033a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003386:	f7ff fe9d 	bl	80030c4 <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	2b05      	cmp	r3, #5
 8003392:	d908      	bls.n	80033a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2220      	movs	r2, #32
 8003398:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2203      	movs	r2, #3
 800339e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e078      	b.n	8003498 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1e8      	bne.n	8003386 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	4b38      	ldr	r3, [pc, #224]	; (80034a0 <HAL_DMA_Init+0x158>)
 80033c0:	4013      	ands	r3, r2
 80033c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a1b      	ldr	r3, [r3, #32]
 80033f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033f2:	697a      	ldr	r2, [r7, #20]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	2b04      	cmp	r3, #4
 80033fe:	d107      	bne.n	8003410 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003408:	4313      	orrs	r3, r2
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	4313      	orrs	r3, r2
 800340e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	f023 0307 	bic.w	r3, r3, #7
 8003426:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	4313      	orrs	r3, r2
 8003430:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003436:	2b04      	cmp	r3, #4
 8003438:	d117      	bne.n	800346a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	4313      	orrs	r3, r2
 8003442:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00e      	beq.n	800346a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 f8bd 	bl	80035cc <DMA_CheckFifoParam>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d008      	beq.n	800346a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2240      	movs	r2, #64	; 0x40
 800345c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2201      	movs	r2, #1
 8003462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003466:	2301      	movs	r3, #1
 8003468:	e016      	b.n	8003498 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f874 	bl	8003560 <DMA_CalcBaseAndBitshift>
 8003478:	4603      	mov	r3, r0
 800347a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003480:	223f      	movs	r2, #63	; 0x3f
 8003482:	409a      	lsls	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2201      	movs	r2, #1
 8003492:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3718      	adds	r7, #24
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	f010803f 	.word	0xf010803f

080034a4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e050      	b.n	8003558 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d101      	bne.n	80034c6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80034c2:	2302      	movs	r3, #2
 80034c4:	e048      	b.n	8003558 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f022 0201 	bic.w	r2, r2, #1
 80034d4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2200      	movs	r2, #0
 80034dc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2200      	movs	r2, #0
 80034e4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2200      	movs	r2, #0
 80034ec:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2200      	movs	r2, #0
 80034f4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2200      	movs	r2, #0
 80034fc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2221      	movs	r2, #33	; 0x21
 8003504:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f82a 	bl	8003560 <DMA_CalcBaseAndBitshift>
 800350c:	4603      	mov	r3, r0
 800350e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003538:	223f      	movs	r2, #63	; 0x3f
 800353a:	409a      	lsls	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3710      	adds	r7, #16
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	b2db      	uxtb	r3, r3
 800356e:	3b10      	subs	r3, #16
 8003570:	4a14      	ldr	r2, [pc, #80]	; (80035c4 <DMA_CalcBaseAndBitshift+0x64>)
 8003572:	fba2 2303 	umull	r2, r3, r2, r3
 8003576:	091b      	lsrs	r3, r3, #4
 8003578:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800357a:	4a13      	ldr	r2, [pc, #76]	; (80035c8 <DMA_CalcBaseAndBitshift+0x68>)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	4413      	add	r3, r2
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2b03      	cmp	r3, #3
 800358c:	d909      	bls.n	80035a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003596:	f023 0303 	bic.w	r3, r3, #3
 800359a:	1d1a      	adds	r2, r3, #4
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	659a      	str	r2, [r3, #88]	; 0x58
 80035a0:	e007      	b.n	80035b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035aa:	f023 0303 	bic.w	r3, r3, #3
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	aaaaaaab 	.word	0xaaaaaaab
 80035c8:	0800c7b0 	.word	0x0800c7b0

080035cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035d4:	2300      	movs	r3, #0
 80035d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d11f      	bne.n	8003626 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	2b03      	cmp	r3, #3
 80035ea:	d856      	bhi.n	800369a <DMA_CheckFifoParam+0xce>
 80035ec:	a201      	add	r2, pc, #4	; (adr r2, 80035f4 <DMA_CheckFifoParam+0x28>)
 80035ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f2:	bf00      	nop
 80035f4:	08003605 	.word	0x08003605
 80035f8:	08003617 	.word	0x08003617
 80035fc:	08003605 	.word	0x08003605
 8003600:	0800369b 	.word	0x0800369b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003608:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d046      	beq.n	800369e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003614:	e043      	b.n	800369e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800361e:	d140      	bne.n	80036a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003624:	e03d      	b.n	80036a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800362e:	d121      	bne.n	8003674 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2b03      	cmp	r3, #3
 8003634:	d837      	bhi.n	80036a6 <DMA_CheckFifoParam+0xda>
 8003636:	a201      	add	r2, pc, #4	; (adr r2, 800363c <DMA_CheckFifoParam+0x70>)
 8003638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363c:	0800364d 	.word	0x0800364d
 8003640:	08003653 	.word	0x08003653
 8003644:	0800364d 	.word	0x0800364d
 8003648:	08003665 	.word	0x08003665
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	73fb      	strb	r3, [r7, #15]
      break;
 8003650:	e030      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003656:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d025      	beq.n	80036aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003662:	e022      	b.n	80036aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003668:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800366c:	d11f      	bne.n	80036ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003672:	e01c      	b.n	80036ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d903      	bls.n	8003682 <DMA_CheckFifoParam+0xb6>
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	2b03      	cmp	r3, #3
 800367e:	d003      	beq.n	8003688 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003680:	e018      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	73fb      	strb	r3, [r7, #15]
      break;
 8003686:	e015      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800368c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00e      	beq.n	80036b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	73fb      	strb	r3, [r7, #15]
      break;
 8003698:	e00b      	b.n	80036b2 <DMA_CheckFifoParam+0xe6>
      break;
 800369a:	bf00      	nop
 800369c:	e00a      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 800369e:	bf00      	nop
 80036a0:	e008      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 80036a2:	bf00      	nop
 80036a4:	e006      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 80036a6:	bf00      	nop
 80036a8:	e004      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 80036aa:	bf00      	nop
 80036ac:	e002      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80036ae:	bf00      	nop
 80036b0:	e000      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 80036b2:	bf00      	nop
    }
  } 
  
  return status; 
 80036b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop

080036c4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e03b      	b.n	800374e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d106      	bne.n	80036f0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f833 	bl	8003756 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2202      	movs	r2, #2
 80036f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003714:	f023 0107 	bic.w	r1, r3, #7
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689a      	ldr	r2, [r3, #8]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800372e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	68d1      	ldr	r1, [r2, #12]
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	6812      	ldr	r2, [r2, #0]
 800373a:	430b      	orrs	r3, r1
 800373c:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8003756:	b480      	push	{r7}
 8003758:	b083      	sub	sp, #12
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b086      	sub	sp, #24
 800376e:	af02      	add	r7, sp, #8
 8003770:	60f8      	str	r0, [r7, #12]
 8003772:	60b9      	str	r1, [r7, #8]
 8003774:	607a      	str	r2, [r7, #4]
 8003776:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800377e:	2b01      	cmp	r3, #1
 8003780:	d101      	bne.n	8003786 <HAL_DMA2D_Start+0x1c>
 8003782:	2302      	movs	r3, #2
 8003784:	e018      	b.n	80037b8 <HAL_DMA2D_Start+0x4e>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2201      	movs	r2, #1
 800378a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2202      	movs	r2, #2
 8003792:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	68b9      	ldr	r1, [r7, #8]
 80037a0:	68f8      	ldr	r0, [r7, #12]
 80037a2:	f000 f989 	bl	8003ab8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f042 0201 	orr.w	r2, r2, #1
 80037b4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d056      	beq.n	800388a <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80037dc:	f7ff fc72 	bl	80030c4 <HAL_GetTick>
 80037e0:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80037e2:	e04b      	b.n	800387c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d023      	beq.n	800383e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f003 0320 	and.w	r3, r3, #32
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003804:	f043 0202 	orr.w	r2, r3, #2
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d005      	beq.n	8003822 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800381a:	f043 0201 	orr.w	r2, r3, #1
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2221      	movs	r2, #33	; 0x21
 8003828:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2204      	movs	r2, #4
 800382e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e0a5      	b.n	800398a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003844:	d01a      	beq.n	800387c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003846:	f7ff fc3d 	bl	80030c4 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	429a      	cmp	r2, r3
 8003854:	d302      	bcc.n	800385c <HAL_DMA2D_PollForTransfer+0x9c>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10f      	bne.n	800387c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003860:	f043 0220 	orr.w	r2, r3, #32
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2203      	movs	r2, #3
 800386c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e086      	b.n	800398a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d0ac      	beq.n	80037e4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	69db      	ldr	r3, [r3, #28]
 8003890:	f003 0320 	and.w	r3, r3, #32
 8003894:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389c:	f003 0320 	and.w	r3, r3, #32
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d061      	beq.n	8003970 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80038ac:	f7ff fc0a 	bl	80030c4 <HAL_GetTick>
 80038b0:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80038b2:	e056      	b.n	8003962 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d02e      	beq.n	8003924 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f003 0308 	and.w	r3, r3, #8
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d005      	beq.n	80038dc <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d4:	f043 0204 	orr.w	r2, r3, #4
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f003 0320 	and.w	r3, r3, #32
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d005      	beq.n	80038f2 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ea:	f043 0202 	orr.w	r2, r3, #2
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d005      	beq.n	8003908 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003900:	f043 0201 	orr.w	r2, r3, #1
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2229      	movs	r2, #41	; 0x29
 800390e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2204      	movs	r2, #4
 8003914:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e032      	b.n	800398a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392a:	d01a      	beq.n	8003962 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800392c:	f7ff fbca 	bl	80030c4 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	683a      	ldr	r2, [r7, #0]
 8003938:	429a      	cmp	r2, r3
 800393a:	d302      	bcc.n	8003942 <HAL_DMA2D_PollForTransfer+0x182>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10f      	bne.n	8003962 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003946:	f043 0220 	orr.w	r2, r3, #32
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2203      	movs	r2, #3
 8003952:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e013      	b.n	800398a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	2b00      	cmp	r3, #0
 800396e:	d0a1      	beq.n	80038b4 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2212      	movs	r2, #18
 8003976:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3718      	adds	r7, #24
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003994:	b480      	push	{r7}
 8003996:	b087      	sub	sp, #28
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d101      	bne.n	80039b4 <HAL_DMA2D_ConfigLayer+0x20>
 80039b0:	2302      	movs	r3, #2
 80039b2:	e079      	b.n	8003aa8 <HAL_DMA2D_ConfigLayer+0x114>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2202      	movs	r2, #2
 80039c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	011b      	lsls	r3, r3, #4
 80039c8:	3318      	adds	r3, #24
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	4413      	add	r3, r2
 80039ce:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	685a      	ldr	r2, [r3, #4]
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	041b      	lsls	r3, r3, #16
 80039da:	4313      	orrs	r3, r2
 80039dc:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80039de:	4b35      	ldr	r3, [pc, #212]	; (8003ab4 <HAL_DMA2D_ConfigLayer+0x120>)
 80039e0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	2b0a      	cmp	r3, #10
 80039e8:	d003      	beq.n	80039f2 <HAL_DMA2D_ConfigLayer+0x5e>
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2b09      	cmp	r3, #9
 80039f0:	d107      	bne.n	8003a02 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	617b      	str	r3, [r7, #20]
 8003a00:	e005      	b.n	8003a0e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	061b      	lsls	r3, r3, #24
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d120      	bne.n	8003a56 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	ea02 0103 	and.w	r1, r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	693a      	ldr	r2, [r7, #16]
 8003a32:	6812      	ldr	r2, [r2, #0]
 8003a34:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	2b0a      	cmp	r3, #10
 8003a3c:	d003      	beq.n	8003a46 <HAL_DMA2D_ConfigLayer+0xb2>
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b09      	cmp	r3, #9
 8003a44:	d127      	bne.n	8003a96 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003a52:	629a      	str	r2, [r3, #40]	; 0x28
 8003a54:	e01f      	b.n	8003a96 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	69da      	ldr	r2, [r3, #28]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	ea02 0103 	and.w	r1, r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	6812      	ldr	r2, [r2, #0]
 8003a76:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	2b0a      	cmp	r3, #10
 8003a7e:	d003      	beq.n	8003a88 <HAL_DMA2D_ConfigLayer+0xf4>
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	2b09      	cmp	r3, #9
 8003a86:	d106      	bne.n	8003a96 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	68da      	ldr	r2, [r3, #12]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003a94:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	371c      	adds	r7, #28
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr
 8003ab4:	ff03000f 	.word	0xff03000f

08003ab8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b08b      	sub	sp, #44	; 0x2c
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003acc:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	041a      	lsls	r2, r3, #16
 8003ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003af0:	d174      	bne.n	8003bdc <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003af8:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003b00:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003b08:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d108      	bne.n	8003b2a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	431a      	orrs	r2, r3
 8003b1e:	6a3b      	ldr	r3, [r7, #32]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	627b      	str	r3, [r7, #36]	; 0x24
 8003b28:	e053      	b.n	8003bd2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d106      	bne.n	8003b40 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b3e:	e048      	b.n	8003bd2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d111      	bne.n	8003b6c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	0cdb      	lsrs	r3, r3, #19
 8003b4c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	0a9b      	lsrs	r3, r3, #10
 8003b52:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	08db      	lsrs	r3, r3, #3
 8003b58:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	015a      	lsls	r2, r3, #5
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	02db      	lsls	r3, r3, #11
 8003b62:	4313      	orrs	r3, r2
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24
 8003b6a:	e032      	b.n	8003bd2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	2b03      	cmp	r3, #3
 8003b72:	d117      	bne.n	8003ba4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003b74:	6a3b      	ldr	r3, [r7, #32]
 8003b76:	0fdb      	lsrs	r3, r3, #31
 8003b78:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	0cdb      	lsrs	r3, r3, #19
 8003b7e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	0adb      	lsrs	r3, r3, #11
 8003b84:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	08db      	lsrs	r3, r3, #3
 8003b8a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	015a      	lsls	r2, r3, #5
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	029b      	lsls	r3, r3, #10
 8003b94:	431a      	orrs	r2, r3
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	03db      	lsls	r3, r3, #15
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ba2:	e016      	b.n	8003bd2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003ba4:	6a3b      	ldr	r3, [r7, #32]
 8003ba6:	0f1b      	lsrs	r3, r3, #28
 8003ba8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	0d1b      	lsrs	r3, r3, #20
 8003bae:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	0b1b      	lsrs	r3, r3, #12
 8003bb4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	091b      	lsrs	r3, r3, #4
 8003bba:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	011a      	lsls	r2, r3, #4
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	021b      	lsls	r3, r3, #8
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	031b      	lsls	r3, r3, #12
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd8:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003bda:	e003      	b.n	8003be4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68ba      	ldr	r2, [r7, #8]
 8003be2:	60da      	str	r2, [r3, #12]
}
 8003be4:	bf00      	nop
 8003be6:	372c      	adds	r7, #44	; 0x2c
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b089      	sub	sp, #36	; 0x24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c06:	2300      	movs	r3, #0
 8003c08:	61fb      	str	r3, [r7, #28]
 8003c0a:	e177      	b.n	8003efc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	fa02 f303 	lsl.w	r3, r2, r3
 8003c14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	f040 8166 	bne.w	8003ef6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f003 0303 	and.w	r3, r3, #3
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d005      	beq.n	8003c42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d130      	bne.n	8003ca4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	005b      	lsls	r3, r3, #1
 8003c4c:	2203      	movs	r2, #3
 8003c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c52:	43db      	mvns	r3, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	4013      	ands	r3, r2
 8003c58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	fa02 f303 	lsl.w	r3, r2, r3
 8003c66:	69ba      	ldr	r2, [r7, #24]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	69ba      	ldr	r2, [r7, #24]
 8003c70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c78:	2201      	movs	r2, #1
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	43db      	mvns	r3, r3
 8003c82:	69ba      	ldr	r2, [r7, #24]
 8003c84:	4013      	ands	r3, r2
 8003c86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	091b      	lsrs	r3, r3, #4
 8003c8e:	f003 0201 	and.w	r2, r3, #1
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 0303 	and.w	r3, r3, #3
 8003cac:	2b03      	cmp	r3, #3
 8003cae:	d017      	beq.n	8003ce0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	2203      	movs	r2, #3
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	69ba      	ldr	r2, [r7, #24]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f003 0303 	and.w	r3, r3, #3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d123      	bne.n	8003d34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	08da      	lsrs	r2, r3, #3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	3208      	adds	r2, #8
 8003cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	f003 0307 	and.w	r3, r3, #7
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	220f      	movs	r2, #15
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	691a      	ldr	r2, [r3, #16]
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	08da      	lsrs	r2, r3, #3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	3208      	adds	r2, #8
 8003d2e:	69b9      	ldr	r1, [r7, #24]
 8003d30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	2203      	movs	r2, #3
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	43db      	mvns	r3, r3
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f003 0203 	and.w	r2, r3, #3
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80c0 	beq.w	8003ef6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d76:	2300      	movs	r3, #0
 8003d78:	60fb      	str	r3, [r7, #12]
 8003d7a:	4b66      	ldr	r3, [pc, #408]	; (8003f14 <HAL_GPIO_Init+0x324>)
 8003d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7e:	4a65      	ldr	r2, [pc, #404]	; (8003f14 <HAL_GPIO_Init+0x324>)
 8003d80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d84:	6453      	str	r3, [r2, #68]	; 0x44
 8003d86:	4b63      	ldr	r3, [pc, #396]	; (8003f14 <HAL_GPIO_Init+0x324>)
 8003d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d8e:	60fb      	str	r3, [r7, #12]
 8003d90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d92:	4a61      	ldr	r2, [pc, #388]	; (8003f18 <HAL_GPIO_Init+0x328>)
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	089b      	lsrs	r3, r3, #2
 8003d98:	3302      	adds	r3, #2
 8003d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	f003 0303 	and.w	r3, r3, #3
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	220f      	movs	r2, #15
 8003daa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dae:	43db      	mvns	r3, r3
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	4013      	ands	r3, r2
 8003db4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a58      	ldr	r2, [pc, #352]	; (8003f1c <HAL_GPIO_Init+0x32c>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d037      	beq.n	8003e2e <HAL_GPIO_Init+0x23e>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a57      	ldr	r2, [pc, #348]	; (8003f20 <HAL_GPIO_Init+0x330>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d031      	beq.n	8003e2a <HAL_GPIO_Init+0x23a>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a56      	ldr	r2, [pc, #344]	; (8003f24 <HAL_GPIO_Init+0x334>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d02b      	beq.n	8003e26 <HAL_GPIO_Init+0x236>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a55      	ldr	r2, [pc, #340]	; (8003f28 <HAL_GPIO_Init+0x338>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d025      	beq.n	8003e22 <HAL_GPIO_Init+0x232>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a54      	ldr	r2, [pc, #336]	; (8003f2c <HAL_GPIO_Init+0x33c>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d01f      	beq.n	8003e1e <HAL_GPIO_Init+0x22e>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a53      	ldr	r2, [pc, #332]	; (8003f30 <HAL_GPIO_Init+0x340>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d019      	beq.n	8003e1a <HAL_GPIO_Init+0x22a>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a52      	ldr	r2, [pc, #328]	; (8003f34 <HAL_GPIO_Init+0x344>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d013      	beq.n	8003e16 <HAL_GPIO_Init+0x226>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a51      	ldr	r2, [pc, #324]	; (8003f38 <HAL_GPIO_Init+0x348>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d00d      	beq.n	8003e12 <HAL_GPIO_Init+0x222>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a50      	ldr	r2, [pc, #320]	; (8003f3c <HAL_GPIO_Init+0x34c>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d007      	beq.n	8003e0e <HAL_GPIO_Init+0x21e>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a4f      	ldr	r2, [pc, #316]	; (8003f40 <HAL_GPIO_Init+0x350>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d101      	bne.n	8003e0a <HAL_GPIO_Init+0x21a>
 8003e06:	2309      	movs	r3, #9
 8003e08:	e012      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e0a:	230a      	movs	r3, #10
 8003e0c:	e010      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e0e:	2308      	movs	r3, #8
 8003e10:	e00e      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e12:	2307      	movs	r3, #7
 8003e14:	e00c      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e16:	2306      	movs	r3, #6
 8003e18:	e00a      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e1a:	2305      	movs	r3, #5
 8003e1c:	e008      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e1e:	2304      	movs	r3, #4
 8003e20:	e006      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e22:	2303      	movs	r3, #3
 8003e24:	e004      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e26:	2302      	movs	r3, #2
 8003e28:	e002      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e000      	b.n	8003e30 <HAL_GPIO_Init+0x240>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	69fa      	ldr	r2, [r7, #28]
 8003e32:	f002 0203 	and.w	r2, r2, #3
 8003e36:	0092      	lsls	r2, r2, #2
 8003e38:	4093      	lsls	r3, r2
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e40:	4935      	ldr	r1, [pc, #212]	; (8003f18 <HAL_GPIO_Init+0x328>)
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	089b      	lsrs	r3, r3, #2
 8003e46:	3302      	adds	r3, #2
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e4e:	4b3d      	ldr	r3, [pc, #244]	; (8003f44 <HAL_GPIO_Init+0x354>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	43db      	mvns	r3, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e72:	4a34      	ldr	r2, [pc, #208]	; (8003f44 <HAL_GPIO_Init+0x354>)
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e78:	4b32      	ldr	r3, [pc, #200]	; (8003f44 <HAL_GPIO_Init+0x354>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	43db      	mvns	r3, r3
 8003e82:	69ba      	ldr	r2, [r7, #24]
 8003e84:	4013      	ands	r3, r2
 8003e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e9c:	4a29      	ldr	r2, [pc, #164]	; (8003f44 <HAL_GPIO_Init+0x354>)
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ea2:	4b28      	ldr	r3, [pc, #160]	; (8003f44 <HAL_GPIO_Init+0x354>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	43db      	mvns	r3, r3
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ec6:	4a1f      	ldr	r2, [pc, #124]	; (8003f44 <HAL_GPIO_Init+0x354>)
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ecc:	4b1d      	ldr	r3, [pc, #116]	; (8003f44 <HAL_GPIO_Init+0x354>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	43db      	mvns	r3, r3
 8003ed6:	69ba      	ldr	r2, [r7, #24]
 8003ed8:	4013      	ands	r3, r2
 8003eda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d003      	beq.n	8003ef0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ef0:	4a14      	ldr	r2, [pc, #80]	; (8003f44 <HAL_GPIO_Init+0x354>)
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	3301      	adds	r3, #1
 8003efa:	61fb      	str	r3, [r7, #28]
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	2b0f      	cmp	r3, #15
 8003f00:	f67f ae84 	bls.w	8003c0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f04:	bf00      	nop
 8003f06:	bf00      	nop
 8003f08:	3724      	adds	r7, #36	; 0x24
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	40023800 	.word	0x40023800
 8003f18:	40013800 	.word	0x40013800
 8003f1c:	40020000 	.word	0x40020000
 8003f20:	40020400 	.word	0x40020400
 8003f24:	40020800 	.word	0x40020800
 8003f28:	40020c00 	.word	0x40020c00
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	40021400 	.word	0x40021400
 8003f34:	40021800 	.word	0x40021800
 8003f38:	40021c00 	.word	0x40021c00
 8003f3c:	40022000 	.word	0x40022000
 8003f40:	40022400 	.word	0x40022400
 8003f44:	40013c00 	.word	0x40013c00

08003f48 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f52:	2300      	movs	r3, #0
 8003f54:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003f56:	2300      	movs	r3, #0
 8003f58:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f5e:	2300      	movs	r3, #0
 8003f60:	617b      	str	r3, [r7, #20]
 8003f62:	e0d9      	b.n	8004118 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f64:	2201      	movs	r2, #1
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003f6e:	683a      	ldr	r2, [r7, #0]
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	4013      	ands	r3, r2
 8003f74:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	f040 80c9 	bne.w	8004112 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003f80:	4a6b      	ldr	r2, [pc, #428]	; (8004130 <HAL_GPIO_DeInit+0x1e8>)
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	089b      	lsrs	r3, r3, #2
 8003f86:	3302      	adds	r3, #2
 8003f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f8c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	f003 0303 	and.w	r3, r3, #3
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	220f      	movs	r2, #15
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a63      	ldr	r2, [pc, #396]	; (8004134 <HAL_GPIO_DeInit+0x1ec>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d037      	beq.n	800401a <HAL_GPIO_DeInit+0xd2>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a62      	ldr	r2, [pc, #392]	; (8004138 <HAL_GPIO_DeInit+0x1f0>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d031      	beq.n	8004016 <HAL_GPIO_DeInit+0xce>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a61      	ldr	r2, [pc, #388]	; (800413c <HAL_GPIO_DeInit+0x1f4>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d02b      	beq.n	8004012 <HAL_GPIO_DeInit+0xca>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a60      	ldr	r2, [pc, #384]	; (8004140 <HAL_GPIO_DeInit+0x1f8>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d025      	beq.n	800400e <HAL_GPIO_DeInit+0xc6>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a5f      	ldr	r2, [pc, #380]	; (8004144 <HAL_GPIO_DeInit+0x1fc>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d01f      	beq.n	800400a <HAL_GPIO_DeInit+0xc2>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a5e      	ldr	r2, [pc, #376]	; (8004148 <HAL_GPIO_DeInit+0x200>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d019      	beq.n	8004006 <HAL_GPIO_DeInit+0xbe>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a5d      	ldr	r2, [pc, #372]	; (800414c <HAL_GPIO_DeInit+0x204>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d013      	beq.n	8004002 <HAL_GPIO_DeInit+0xba>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a5c      	ldr	r2, [pc, #368]	; (8004150 <HAL_GPIO_DeInit+0x208>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d00d      	beq.n	8003ffe <HAL_GPIO_DeInit+0xb6>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a5b      	ldr	r2, [pc, #364]	; (8004154 <HAL_GPIO_DeInit+0x20c>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d007      	beq.n	8003ffa <HAL_GPIO_DeInit+0xb2>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a5a      	ldr	r2, [pc, #360]	; (8004158 <HAL_GPIO_DeInit+0x210>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d101      	bne.n	8003ff6 <HAL_GPIO_DeInit+0xae>
 8003ff2:	2309      	movs	r3, #9
 8003ff4:	e012      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 8003ff6:	230a      	movs	r3, #10
 8003ff8:	e010      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 8003ffa:	2308      	movs	r3, #8
 8003ffc:	e00e      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 8003ffe:	2307      	movs	r3, #7
 8004000:	e00c      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 8004002:	2306      	movs	r3, #6
 8004004:	e00a      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 8004006:	2305      	movs	r3, #5
 8004008:	e008      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 800400a:	2304      	movs	r3, #4
 800400c:	e006      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 800400e:	2303      	movs	r3, #3
 8004010:	e004      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 8004012:	2302      	movs	r3, #2
 8004014:	e002      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 8004016:	2301      	movs	r3, #1
 8004018:	e000      	b.n	800401c <HAL_GPIO_DeInit+0xd4>
 800401a:	2300      	movs	r3, #0
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	f002 0203 	and.w	r2, r2, #3
 8004022:	0092      	lsls	r2, r2, #2
 8004024:	4093      	lsls	r3, r2
 8004026:	68ba      	ldr	r2, [r7, #8]
 8004028:	429a      	cmp	r2, r3
 800402a:	d132      	bne.n	8004092 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800402c:	4b4b      	ldr	r3, [pc, #300]	; (800415c <HAL_GPIO_DeInit+0x214>)
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	43db      	mvns	r3, r3
 8004034:	4949      	ldr	r1, [pc, #292]	; (800415c <HAL_GPIO_DeInit+0x214>)
 8004036:	4013      	ands	r3, r2
 8004038:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800403a:	4b48      	ldr	r3, [pc, #288]	; (800415c <HAL_GPIO_DeInit+0x214>)
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	43db      	mvns	r3, r3
 8004042:	4946      	ldr	r1, [pc, #280]	; (800415c <HAL_GPIO_DeInit+0x214>)
 8004044:	4013      	ands	r3, r2
 8004046:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004048:	4b44      	ldr	r3, [pc, #272]	; (800415c <HAL_GPIO_DeInit+0x214>)
 800404a:	68da      	ldr	r2, [r3, #12]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	43db      	mvns	r3, r3
 8004050:	4942      	ldr	r1, [pc, #264]	; (800415c <HAL_GPIO_DeInit+0x214>)
 8004052:	4013      	ands	r3, r2
 8004054:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004056:	4b41      	ldr	r3, [pc, #260]	; (800415c <HAL_GPIO_DeInit+0x214>)
 8004058:	689a      	ldr	r2, [r3, #8]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	43db      	mvns	r3, r3
 800405e:	493f      	ldr	r1, [pc, #252]	; (800415c <HAL_GPIO_DeInit+0x214>)
 8004060:	4013      	ands	r3, r2
 8004062:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	220f      	movs	r2, #15
 800406e:	fa02 f303 	lsl.w	r3, r2, r3
 8004072:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004074:	4a2e      	ldr	r2, [pc, #184]	; (8004130 <HAL_GPIO_DeInit+0x1e8>)
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	089b      	lsrs	r3, r3, #2
 800407a:	3302      	adds	r3, #2
 800407c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	43da      	mvns	r2, r3
 8004084:	482a      	ldr	r0, [pc, #168]	; (8004130 <HAL_GPIO_DeInit+0x1e8>)
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	089b      	lsrs	r3, r3, #2
 800408a:	400a      	ands	r2, r1
 800408c:	3302      	adds	r3, #2
 800408e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	2103      	movs	r1, #3
 800409c:	fa01 f303 	lsl.w	r3, r1, r3
 80040a0:	43db      	mvns	r3, r3
 80040a2:	401a      	ands	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	08da      	lsrs	r2, r3, #3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	3208      	adds	r2, #8
 80040b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	220f      	movs	r2, #15
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	43db      	mvns	r3, r3
 80040c4:	697a      	ldr	r2, [r7, #20]
 80040c6:	08d2      	lsrs	r2, r2, #3
 80040c8:	4019      	ands	r1, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	3208      	adds	r2, #8
 80040ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68da      	ldr	r2, [r3, #12]
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	2103      	movs	r1, #3
 80040dc:	fa01 f303 	lsl.w	r3, r1, r3
 80040e0:	43db      	mvns	r3, r3
 80040e2:	401a      	ands	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	2101      	movs	r1, #1
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	fa01 f303 	lsl.w	r3, r1, r3
 80040f4:	43db      	mvns	r3, r3
 80040f6:	401a      	ands	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689a      	ldr	r2, [r3, #8]
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	005b      	lsls	r3, r3, #1
 8004104:	2103      	movs	r1, #3
 8004106:	fa01 f303 	lsl.w	r3, r1, r3
 800410a:	43db      	mvns	r3, r3
 800410c:	401a      	ands	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	3301      	adds	r3, #1
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	2b0f      	cmp	r3, #15
 800411c:	f67f af22 	bls.w	8003f64 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004120:	bf00      	nop
 8004122:	bf00      	nop
 8004124:	371c      	adds	r7, #28
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	40013800 	.word	0x40013800
 8004134:	40020000 	.word	0x40020000
 8004138:	40020400 	.word	0x40020400
 800413c:	40020800 	.word	0x40020800
 8004140:	40020c00 	.word	0x40020c00
 8004144:	40021000 	.word	0x40021000
 8004148:	40021400 	.word	0x40021400
 800414c:	40021800 	.word	0x40021800
 8004150:	40021c00 	.word	0x40021c00
 8004154:	40022000 	.word	0x40022000
 8004158:	40022400 	.word	0x40022400
 800415c:	40013c00 	.word	0x40013c00

08004160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]
 800416c:	4613      	mov	r3, r2
 800416e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004170:	787b      	ldrb	r3, [r7, #1]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004176:	887a      	ldrh	r2, [r7, #2]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800417c:	e003      	b.n	8004186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800417e:	887b      	ldrh	r3, [r7, #2]
 8004180:	041a      	lsls	r2, r3, #16
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	619a      	str	r2, [r3, #24]
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e0bf      	b.n	8004326 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f8ba 	bl	8004334 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699a      	ldr	r2, [r3, #24]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80041d6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6999      	ldr	r1, [r3, #24]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80041ec:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	691b      	ldr	r3, [r3, #16]
 80041f2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	430a      	orrs	r2, r1
 80041fa:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6899      	ldr	r1, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	4b4a      	ldr	r3, [pc, #296]	; (8004330 <HAL_LTDC_Init+0x19c>)
 8004208:	400b      	ands	r3, r1
 800420a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	041b      	lsls	r3, r3, #16
 8004212:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6899      	ldr	r1, [r3, #8]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	699a      	ldr	r2, [r3, #24]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	431a      	orrs	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	68d9      	ldr	r1, [r3, #12]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	4b3e      	ldr	r3, [pc, #248]	; (8004330 <HAL_LTDC_Init+0x19c>)
 8004236:	400b      	ands	r3, r1
 8004238:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	69db      	ldr	r3, [r3, #28]
 800423e:	041b      	lsls	r3, r3, #16
 8004240:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68d9      	ldr	r1, [r3, #12]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a1a      	ldr	r2, [r3, #32]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	431a      	orrs	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	430a      	orrs	r2, r1
 8004256:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6919      	ldr	r1, [r3, #16]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	4b33      	ldr	r3, [pc, #204]	; (8004330 <HAL_LTDC_Init+0x19c>)
 8004264:	400b      	ands	r3, r1
 8004266:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426c:	041b      	lsls	r3, r3, #16
 800426e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6919      	ldr	r1, [r3, #16]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	431a      	orrs	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6959      	ldr	r1, [r3, #20]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	4b27      	ldr	r3, [pc, #156]	; (8004330 <HAL_LTDC_Init+0x19c>)
 8004292:	400b      	ands	r3, r1
 8004294:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800429a:	041b      	lsls	r3, r3, #16
 800429c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	6959      	ldr	r1, [r3, #20]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042ba:	021b      	lsls	r3, r3, #8
 80042bc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80042c4:	041b      	lsls	r3, r3, #16
 80042c6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80042d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0206 	orr.w	r2, r2, #6
 8004302:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	699a      	ldr	r2, [r3, #24]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3710      	adds	r7, #16
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	f000f800 	.word	0xf000f800

08004334 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004348:	b5b0      	push	{r4, r5, r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800435a:	2b01      	cmp	r3, #1
 800435c:	d101      	bne.n	8004362 <HAL_LTDC_ConfigLayer+0x1a>
 800435e:	2302      	movs	r3, #2
 8004360:	e02c      	b.n	80043bc <HAL_LTDC_ConfigLayer+0x74>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2202      	movs	r2, #2
 800436e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2134      	movs	r1, #52	; 0x34
 8004378:	fb01 f303 	mul.w	r3, r1, r3
 800437c:	4413      	add	r3, r2
 800437e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	4614      	mov	r4, r2
 8004386:	461d      	mov	r5, r3
 8004388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800438a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800438c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800438e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004390:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004392:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004394:	682b      	ldr	r3, [r5, #0]
 8004396:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	68b9      	ldr	r1, [r7, #8]
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 f83b 	bl	8004418 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2201      	movs	r2, #1
 80043a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bdb0      	pop	{r4, r5, r7, pc}

080043c4 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d101      	bne.n	80043da <HAL_LTDC_EnableDither+0x16>
 80043d6:	2302      	movs	r3, #2
 80043d8:	e016      	b.n	8004408 <HAL_LTDC_EnableDither+0x44>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2202      	movs	r2, #2
 80043e6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80043ea:	4b0a      	ldr	r3, [pc, #40]	; (8004414 <HAL_LTDC_EnableDither+0x50>)
 80043ec:	699b      	ldr	r3, [r3, #24]
 80043ee:	4a09      	ldr	r2, [pc, #36]	; (8004414 <HAL_LTDC_EnableDither+0x50>)
 80043f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043f4:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	40016800 	.word	0x40016800

08004418 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004418:	b480      	push	{r7}
 800441a:	b089      	sub	sp, #36	; 0x24
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	685a      	ldr	r2, [r3, #4]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	0c1b      	lsrs	r3, r3, #16
 8004430:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004434:	4413      	add	r3, r2
 8004436:	041b      	lsls	r3, r3, #16
 8004438:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	461a      	mov	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	01db      	lsls	r3, r3, #7
 8004444:	4413      	add	r3, r2
 8004446:	3384      	adds	r3, #132	; 0x84
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	6812      	ldr	r2, [r2, #0]
 800444e:	4611      	mov	r1, r2
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	01d2      	lsls	r2, r2, #7
 8004454:	440a      	add	r2, r1
 8004456:	3284      	adds	r2, #132	; 0x84
 8004458:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800445c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	0c1b      	lsrs	r3, r3, #16
 800446a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800446e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004470:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4619      	mov	r1, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	01db      	lsls	r3, r3, #7
 800447c:	440b      	add	r3, r1
 800447e:	3384      	adds	r3, #132	; 0x84
 8004480:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004486:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	68da      	ldr	r2, [r3, #12]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004496:	4413      	add	r3, r2
 8004498:	041b      	lsls	r3, r3, #16
 800449a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	461a      	mov	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	01db      	lsls	r3, r3, #7
 80044a6:	4413      	add	r3, r2
 80044a8:	3384      	adds	r3, #132	; 0x84
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	6812      	ldr	r2, [r2, #0]
 80044b0:	4611      	mov	r1, r2
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	01d2      	lsls	r2, r2, #7
 80044b6:	440a      	add	r2, r1
 80044b8:	3284      	adds	r2, #132	; 0x84
 80044ba:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80044be:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044ce:	4413      	add	r3, r2
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4619      	mov	r1, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	01db      	lsls	r3, r3, #7
 80044dc:	440b      	add	r3, r1
 80044de:	3384      	adds	r3, #132	; 0x84
 80044e0:	4619      	mov	r1, r3
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	461a      	mov	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	01db      	lsls	r3, r3, #7
 80044f2:	4413      	add	r3, r2
 80044f4:	3384      	adds	r3, #132	; 0x84
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	6812      	ldr	r2, [r2, #0]
 80044fc:	4611      	mov	r1, r2
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	01d2      	lsls	r2, r2, #7
 8004502:	440a      	add	r2, r1
 8004504:	3284      	adds	r2, #132	; 0x84
 8004506:	f023 0307 	bic.w	r3, r3, #7
 800450a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	461a      	mov	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	01db      	lsls	r3, r3, #7
 8004516:	4413      	add	r3, r2
 8004518:	3384      	adds	r3, #132	; 0x84
 800451a:	461a      	mov	r2, r3
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004528:	021b      	lsls	r3, r3, #8
 800452a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004532:	041b      	lsls	r3, r3, #16
 8004534:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	061b      	lsls	r3, r3, #24
 800453c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	461a      	mov	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	01db      	lsls	r3, r3, #7
 8004548:	4413      	add	r3, r2
 800454a:	3384      	adds	r3, #132	; 0x84
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	461a      	mov	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	01db      	lsls	r3, r3, #7
 8004558:	4413      	add	r3, r2
 800455a:	3384      	adds	r3, #132	; 0x84
 800455c:	461a      	mov	r2, r3
 800455e:	2300      	movs	r3, #0
 8004560:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004568:	461a      	mov	r2, r3
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	431a      	orrs	r2, r3
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	431a      	orrs	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4619      	mov	r1, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	01db      	lsls	r3, r3, #7
 800457c:	440b      	add	r3, r1
 800457e:	3384      	adds	r3, #132	; 0x84
 8004580:	4619      	mov	r1, r3
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	4313      	orrs	r3, r2
 8004586:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	461a      	mov	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	01db      	lsls	r3, r3, #7
 8004592:	4413      	add	r3, r2
 8004594:	3384      	adds	r3, #132	; 0x84
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	6812      	ldr	r2, [r2, #0]
 800459c:	4611      	mov	r1, r2
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	01d2      	lsls	r2, r2, #7
 80045a2:	440a      	add	r2, r1
 80045a4:	3284      	adds	r2, #132	; 0x84
 80045a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045aa:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	461a      	mov	r2, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	01db      	lsls	r3, r3, #7
 80045b6:	4413      	add	r3, r2
 80045b8:	3384      	adds	r3, #132	; 0x84
 80045ba:	461a      	mov	r2, r3
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	461a      	mov	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	01db      	lsls	r3, r3, #7
 80045cc:	4413      	add	r3, r2
 80045ce:	3384      	adds	r3, #132	; 0x84
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	6812      	ldr	r2, [r2, #0]
 80045d6:	4611      	mov	r1, r2
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	01d2      	lsls	r2, r2, #7
 80045dc:	440a      	add	r2, r1
 80045de:	3284      	adds	r2, #132	; 0x84
 80045e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80045e4:	f023 0307 	bic.w	r3, r3, #7
 80045e8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	69da      	ldr	r2, [r3, #28]
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	68f9      	ldr	r1, [r7, #12]
 80045f4:	6809      	ldr	r1, [r1, #0]
 80045f6:	4608      	mov	r0, r1
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	01c9      	lsls	r1, r1, #7
 80045fc:	4401      	add	r1, r0
 80045fe:	3184      	adds	r1, #132	; 0x84
 8004600:	4313      	orrs	r3, r2
 8004602:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	461a      	mov	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	01db      	lsls	r3, r3, #7
 800460e:	4413      	add	r3, r2
 8004610:	3384      	adds	r3, #132	; 0x84
 8004612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	461a      	mov	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	01db      	lsls	r3, r3, #7
 800461e:	4413      	add	r3, r2
 8004620:	3384      	adds	r3, #132	; 0x84
 8004622:	461a      	mov	r2, r3
 8004624:	2300      	movs	r3, #0
 8004626:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	461a      	mov	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	01db      	lsls	r3, r3, #7
 8004632:	4413      	add	r3, r2
 8004634:	3384      	adds	r3, #132	; 0x84
 8004636:	461a      	mov	r2, r3
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463c:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d102      	bne.n	800464c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004646:	2304      	movs	r3, #4
 8004648:	61fb      	str	r3, [r7, #28]
 800464a:	e01b      	b.n	8004684 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d102      	bne.n	800465a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004654:	2303      	movs	r3, #3
 8004656:	61fb      	str	r3, [r7, #28]
 8004658:	e014      	b.n	8004684 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	2b04      	cmp	r3, #4
 8004660:	d00b      	beq.n	800467a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004666:	2b02      	cmp	r3, #2
 8004668:	d007      	beq.n	800467a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800466e:	2b03      	cmp	r3, #3
 8004670:	d003      	beq.n	800467a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004676:	2b07      	cmp	r3, #7
 8004678:	d102      	bne.n	8004680 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800467a:	2302      	movs	r3, #2
 800467c:	61fb      	str	r3, [r7, #28]
 800467e:	e001      	b.n	8004684 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004680:	2301      	movs	r3, #1
 8004682:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	01db      	lsls	r3, r3, #7
 800468e:	4413      	add	r3, r2
 8004690:	3384      	adds	r3, #132	; 0x84
 8004692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	6812      	ldr	r2, [r2, #0]
 8004698:	4611      	mov	r1, r2
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	01d2      	lsls	r2, r2, #7
 800469e:	440a      	add	r2, r1
 80046a0:	3284      	adds	r2, #132	; 0x84
 80046a2:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80046a6:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ac:	69fa      	ldr	r2, [r7, #28]
 80046ae:	fb02 f303 	mul.w	r3, r2, r3
 80046b2:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	6859      	ldr	r1, [r3, #4]
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	1acb      	subs	r3, r1, r3
 80046be:	69f9      	ldr	r1, [r7, #28]
 80046c0:	fb01 f303 	mul.w	r3, r1, r3
 80046c4:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80046c6:	68f9      	ldr	r1, [r7, #12]
 80046c8:	6809      	ldr	r1, [r1, #0]
 80046ca:	4608      	mov	r0, r1
 80046cc:	6879      	ldr	r1, [r7, #4]
 80046ce:	01c9      	lsls	r1, r1, #7
 80046d0:	4401      	add	r1, r0
 80046d2:	3184      	adds	r1, #132	; 0x84
 80046d4:	4313      	orrs	r3, r2
 80046d6:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	461a      	mov	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	01db      	lsls	r3, r3, #7
 80046e2:	4413      	add	r3, r2
 80046e4:	3384      	adds	r3, #132	; 0x84
 80046e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	6812      	ldr	r2, [r2, #0]
 80046ec:	4611      	mov	r1, r2
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	01d2      	lsls	r2, r2, #7
 80046f2:	440a      	add	r2, r1
 80046f4:	3284      	adds	r2, #132	; 0x84
 80046f6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80046fa:	f023 0307 	bic.w	r3, r3, #7
 80046fe:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	461a      	mov	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	01db      	lsls	r3, r3, #7
 800470a:	4413      	add	r3, r2
 800470c:	3384      	adds	r3, #132	; 0x84
 800470e:	461a      	mov	r2, r3
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004714:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	461a      	mov	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	01db      	lsls	r3, r3, #7
 8004720:	4413      	add	r3, r2
 8004722:	3384      	adds	r3, #132	; 0x84
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	6812      	ldr	r2, [r2, #0]
 800472a:	4611      	mov	r1, r2
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	01d2      	lsls	r2, r2, #7
 8004730:	440a      	add	r2, r1
 8004732:	3284      	adds	r2, #132	; 0x84
 8004734:	f043 0301 	orr.w	r3, r3, #1
 8004738:	6013      	str	r3, [r2, #0]
}
 800473a:	bf00      	nop
 800473c:	3724      	adds	r7, #36	; 0x24
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
	...

08004748 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800474e:	2300      	movs	r3, #0
 8004750:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004752:	2300      	movs	r3, #0
 8004754:	603b      	str	r3, [r7, #0]
 8004756:	4b20      	ldr	r3, [pc, #128]	; (80047d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	4a1f      	ldr	r2, [pc, #124]	; (80047d8 <HAL_PWREx_EnableOverDrive+0x90>)
 800475c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004760:	6413      	str	r3, [r2, #64]	; 0x40
 8004762:	4b1d      	ldr	r3, [pc, #116]	; (80047d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800476a:	603b      	str	r3, [r7, #0]
 800476c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800476e:	4b1b      	ldr	r3, [pc, #108]	; (80047dc <HAL_PWREx_EnableOverDrive+0x94>)
 8004770:	2201      	movs	r2, #1
 8004772:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004774:	f7fe fca6 	bl	80030c4 <HAL_GetTick>
 8004778:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800477a:	e009      	b.n	8004790 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800477c:	f7fe fca2 	bl	80030c4 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800478a:	d901      	bls.n	8004790 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e01f      	b.n	80047d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004790:	4b13      	ldr	r3, [pc, #76]	; (80047e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800479c:	d1ee      	bne.n	800477c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800479e:	4b11      	ldr	r3, [pc, #68]	; (80047e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80047a0:	2201      	movs	r2, #1
 80047a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047a4:	f7fe fc8e 	bl	80030c4 <HAL_GetTick>
 80047a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80047aa:	e009      	b.n	80047c0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80047ac:	f7fe fc8a 	bl	80030c4 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047ba:	d901      	bls.n	80047c0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e007      	b.n	80047d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80047c0:	4b07      	ldr	r3, [pc, #28]	; (80047e0 <HAL_PWREx_EnableOverDrive+0x98>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80047cc:	d1ee      	bne.n	80047ac <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40023800 	.word	0x40023800
 80047dc:	420e0040 	.word	0x420e0040
 80047e0:	40007000 	.word	0x40007000
 80047e4:	420e0044 	.word	0x420e0044

080047e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e267      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b00      	cmp	r3, #0
 8004804:	d075      	beq.n	80048f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004806:	4b88      	ldr	r3, [pc, #544]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 030c 	and.w	r3, r3, #12
 800480e:	2b04      	cmp	r3, #4
 8004810:	d00c      	beq.n	800482c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004812:	4b85      	ldr	r3, [pc, #532]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800481a:	2b08      	cmp	r3, #8
 800481c:	d112      	bne.n	8004844 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800481e:	4b82      	ldr	r3, [pc, #520]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004826:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800482a:	d10b      	bne.n	8004844 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800482c:	4b7e      	ldr	r3, [pc, #504]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d05b      	beq.n	80048f0 <HAL_RCC_OscConfig+0x108>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d157      	bne.n	80048f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e242      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800484c:	d106      	bne.n	800485c <HAL_RCC_OscConfig+0x74>
 800484e:	4b76      	ldr	r3, [pc, #472]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a75      	ldr	r2, [pc, #468]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004858:	6013      	str	r3, [r2, #0]
 800485a:	e01d      	b.n	8004898 <HAL_RCC_OscConfig+0xb0>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004864:	d10c      	bne.n	8004880 <HAL_RCC_OscConfig+0x98>
 8004866:	4b70      	ldr	r3, [pc, #448]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a6f      	ldr	r2, [pc, #444]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 800486c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004870:	6013      	str	r3, [r2, #0]
 8004872:	4b6d      	ldr	r3, [pc, #436]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a6c      	ldr	r2, [pc, #432]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800487c:	6013      	str	r3, [r2, #0]
 800487e:	e00b      	b.n	8004898 <HAL_RCC_OscConfig+0xb0>
 8004880:	4b69      	ldr	r3, [pc, #420]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a68      	ldr	r2, [pc, #416]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800488a:	6013      	str	r3, [r2, #0]
 800488c:	4b66      	ldr	r3, [pc, #408]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a65      	ldr	r2, [pc, #404]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d013      	beq.n	80048c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a0:	f7fe fc10 	bl	80030c4 <HAL_GetTick>
 80048a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048a6:	e008      	b.n	80048ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048a8:	f7fe fc0c 	bl	80030c4 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b64      	cmp	r3, #100	; 0x64
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e207      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ba:	4b5b      	ldr	r3, [pc, #364]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d0f0      	beq.n	80048a8 <HAL_RCC_OscConfig+0xc0>
 80048c6:	e014      	b.n	80048f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c8:	f7fe fbfc 	bl	80030c4 <HAL_GetTick>
 80048cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048ce:	e008      	b.n	80048e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048d0:	f7fe fbf8 	bl	80030c4 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b64      	cmp	r3, #100	; 0x64
 80048dc:	d901      	bls.n	80048e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e1f3      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048e2:	4b51      	ldr	r3, [pc, #324]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1f0      	bne.n	80048d0 <HAL_RCC_OscConfig+0xe8>
 80048ee:	e000      	b.n	80048f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0302 	and.w	r3, r3, #2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d063      	beq.n	80049c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048fe:	4b4a      	ldr	r3, [pc, #296]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f003 030c 	and.w	r3, r3, #12
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00b      	beq.n	8004922 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800490a:	4b47      	ldr	r3, [pc, #284]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004912:	2b08      	cmp	r3, #8
 8004914:	d11c      	bne.n	8004950 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004916:	4b44      	ldr	r3, [pc, #272]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d116      	bne.n	8004950 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004922:	4b41      	ldr	r3, [pc, #260]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d005      	beq.n	800493a <HAL_RCC_OscConfig+0x152>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d001      	beq.n	800493a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e1c7      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800493a:	4b3b      	ldr	r3, [pc, #236]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	00db      	lsls	r3, r3, #3
 8004948:	4937      	ldr	r1, [pc, #220]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 800494a:	4313      	orrs	r3, r2
 800494c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800494e:	e03a      	b.n	80049c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d020      	beq.n	800499a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004958:	4b34      	ldr	r3, [pc, #208]	; (8004a2c <HAL_RCC_OscConfig+0x244>)
 800495a:	2201      	movs	r2, #1
 800495c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800495e:	f7fe fbb1 	bl	80030c4 <HAL_GetTick>
 8004962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004964:	e008      	b.n	8004978 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004966:	f7fe fbad 	bl	80030c4 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	2b02      	cmp	r3, #2
 8004972:	d901      	bls.n	8004978 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e1a8      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004978:	4b2b      	ldr	r3, [pc, #172]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d0f0      	beq.n	8004966 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004984:	4b28      	ldr	r3, [pc, #160]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	691b      	ldr	r3, [r3, #16]
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	4925      	ldr	r1, [pc, #148]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 8004994:	4313      	orrs	r3, r2
 8004996:	600b      	str	r3, [r1, #0]
 8004998:	e015      	b.n	80049c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800499a:	4b24      	ldr	r3, [pc, #144]	; (8004a2c <HAL_RCC_OscConfig+0x244>)
 800499c:	2200      	movs	r2, #0
 800499e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a0:	f7fe fb90 	bl	80030c4 <HAL_GetTick>
 80049a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049a6:	e008      	b.n	80049ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049a8:	f7fe fb8c 	bl	80030c4 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e187      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ba:	4b1b      	ldr	r3, [pc, #108]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d1f0      	bne.n	80049a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0308 	and.w	r3, r3, #8
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d036      	beq.n	8004a40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d016      	beq.n	8004a08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049da:	4b15      	ldr	r3, [pc, #84]	; (8004a30 <HAL_RCC_OscConfig+0x248>)
 80049dc:	2201      	movs	r2, #1
 80049de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e0:	f7fe fb70 	bl	80030c4 <HAL_GetTick>
 80049e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049e6:	e008      	b.n	80049fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049e8:	f7fe fb6c 	bl	80030c4 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e167      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049fa:	4b0b      	ldr	r3, [pc, #44]	; (8004a28 <HAL_RCC_OscConfig+0x240>)
 80049fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d0f0      	beq.n	80049e8 <HAL_RCC_OscConfig+0x200>
 8004a06:	e01b      	b.n	8004a40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a08:	4b09      	ldr	r3, [pc, #36]	; (8004a30 <HAL_RCC_OscConfig+0x248>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a0e:	f7fe fb59 	bl	80030c4 <HAL_GetTick>
 8004a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a14:	e00e      	b.n	8004a34 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a16:	f7fe fb55 	bl	80030c4 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d907      	bls.n	8004a34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e150      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
 8004a28:	40023800 	.word	0x40023800
 8004a2c:	42470000 	.word	0x42470000
 8004a30:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a34:	4b88      	ldr	r3, [pc, #544]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004a36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1ea      	bne.n	8004a16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0304 	and.w	r3, r3, #4
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 8097 	beq.w	8004b7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a52:	4b81      	ldr	r3, [pc, #516]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d10f      	bne.n	8004a7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60bb      	str	r3, [r7, #8]
 8004a62:	4b7d      	ldr	r3, [pc, #500]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a66:	4a7c      	ldr	r2, [pc, #496]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a6e:	4b7a      	ldr	r3, [pc, #488]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a76:	60bb      	str	r3, [r7, #8]
 8004a78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a7e:	4b77      	ldr	r3, [pc, #476]	; (8004c5c <HAL_RCC_OscConfig+0x474>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d118      	bne.n	8004abc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a8a:	4b74      	ldr	r3, [pc, #464]	; (8004c5c <HAL_RCC_OscConfig+0x474>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a73      	ldr	r2, [pc, #460]	; (8004c5c <HAL_RCC_OscConfig+0x474>)
 8004a90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a96:	f7fe fb15 	bl	80030c4 <HAL_GetTick>
 8004a9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a9c:	e008      	b.n	8004ab0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a9e:	f7fe fb11 	bl	80030c4 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d901      	bls.n	8004ab0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e10c      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab0:	4b6a      	ldr	r3, [pc, #424]	; (8004c5c <HAL_RCC_OscConfig+0x474>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d0f0      	beq.n	8004a9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d106      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x2ea>
 8004ac4:	4b64      	ldr	r3, [pc, #400]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac8:	4a63      	ldr	r2, [pc, #396]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004aca:	f043 0301 	orr.w	r3, r3, #1
 8004ace:	6713      	str	r3, [r2, #112]	; 0x70
 8004ad0:	e01c      	b.n	8004b0c <HAL_RCC_OscConfig+0x324>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	2b05      	cmp	r3, #5
 8004ad8:	d10c      	bne.n	8004af4 <HAL_RCC_OscConfig+0x30c>
 8004ada:	4b5f      	ldr	r3, [pc, #380]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ade:	4a5e      	ldr	r2, [pc, #376]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004ae0:	f043 0304 	orr.w	r3, r3, #4
 8004ae4:	6713      	str	r3, [r2, #112]	; 0x70
 8004ae6:	4b5c      	ldr	r3, [pc, #368]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aea:	4a5b      	ldr	r2, [pc, #364]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004aec:	f043 0301 	orr.w	r3, r3, #1
 8004af0:	6713      	str	r3, [r2, #112]	; 0x70
 8004af2:	e00b      	b.n	8004b0c <HAL_RCC_OscConfig+0x324>
 8004af4:	4b58      	ldr	r3, [pc, #352]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af8:	4a57      	ldr	r2, [pc, #348]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004afa:	f023 0301 	bic.w	r3, r3, #1
 8004afe:	6713      	str	r3, [r2, #112]	; 0x70
 8004b00:	4b55      	ldr	r3, [pc, #340]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b04:	4a54      	ldr	r2, [pc, #336]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004b06:	f023 0304 	bic.w	r3, r3, #4
 8004b0a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d015      	beq.n	8004b40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b14:	f7fe fad6 	bl	80030c4 <HAL_GetTick>
 8004b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b1a:	e00a      	b.n	8004b32 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b1c:	f7fe fad2 	bl	80030c4 <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e0cb      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b32:	4b49      	ldr	r3, [pc, #292]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0ee      	beq.n	8004b1c <HAL_RCC_OscConfig+0x334>
 8004b3e:	e014      	b.n	8004b6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b40:	f7fe fac0 	bl	80030c4 <HAL_GetTick>
 8004b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b46:	e00a      	b.n	8004b5e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b48:	f7fe fabc 	bl	80030c4 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e0b5      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b5e:	4b3e      	ldr	r3, [pc, #248]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b62:	f003 0302 	and.w	r3, r3, #2
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1ee      	bne.n	8004b48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b6a:	7dfb      	ldrb	r3, [r7, #23]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d105      	bne.n	8004b7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b70:	4b39      	ldr	r3, [pc, #228]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b74:	4a38      	ldr	r2, [pc, #224]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004b76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b7a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f000 80a1 	beq.w	8004cc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b86:	4b34      	ldr	r3, [pc, #208]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f003 030c 	and.w	r3, r3, #12
 8004b8e:	2b08      	cmp	r3, #8
 8004b90:	d05c      	beq.n	8004c4c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	699b      	ldr	r3, [r3, #24]
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d141      	bne.n	8004c1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b9a:	4b31      	ldr	r3, [pc, #196]	; (8004c60 <HAL_RCC_OscConfig+0x478>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba0:	f7fe fa90 	bl	80030c4 <HAL_GetTick>
 8004ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ba6:	e008      	b.n	8004bba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ba8:	f7fe fa8c 	bl	80030c4 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e087      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bba:	4b27      	ldr	r3, [pc, #156]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1f0      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69da      	ldr	r2, [r3, #28]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd4:	019b      	lsls	r3, r3, #6
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bdc:	085b      	lsrs	r3, r3, #1
 8004bde:	3b01      	subs	r3, #1
 8004be0:	041b      	lsls	r3, r3, #16
 8004be2:	431a      	orrs	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be8:	061b      	lsls	r3, r3, #24
 8004bea:	491b      	ldr	r1, [pc, #108]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bf0:	4b1b      	ldr	r3, [pc, #108]	; (8004c60 <HAL_RCC_OscConfig+0x478>)
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf6:	f7fe fa65 	bl	80030c4 <HAL_GetTick>
 8004bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bfc:	e008      	b.n	8004c10 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bfe:	f7fe fa61 	bl	80030c4 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d901      	bls.n	8004c10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e05c      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c10:	4b11      	ldr	r3, [pc, #68]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d0f0      	beq.n	8004bfe <HAL_RCC_OscConfig+0x416>
 8004c1c:	e054      	b.n	8004cc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c1e:	4b10      	ldr	r3, [pc, #64]	; (8004c60 <HAL_RCC_OscConfig+0x478>)
 8004c20:	2200      	movs	r2, #0
 8004c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c24:	f7fe fa4e 	bl	80030c4 <HAL_GetTick>
 8004c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c2a:	e008      	b.n	8004c3e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c2c:	f7fe fa4a 	bl	80030c4 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e045      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c3e:	4b06      	ldr	r3, [pc, #24]	; (8004c58 <HAL_RCC_OscConfig+0x470>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1f0      	bne.n	8004c2c <HAL_RCC_OscConfig+0x444>
 8004c4a:	e03d      	b.n	8004cc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d107      	bne.n	8004c64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e038      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	40007000 	.word	0x40007000
 8004c60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c64:	4b1b      	ldr	r3, [pc, #108]	; (8004cd4 <HAL_RCC_OscConfig+0x4ec>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	699b      	ldr	r3, [r3, #24]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d028      	beq.n	8004cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d121      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d11a      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c94:	4013      	ands	r3, r2
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d111      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004caa:	085b      	lsrs	r3, r3, #1
 8004cac:	3b01      	subs	r3, #1
 8004cae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d107      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d001      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e000      	b.n	8004cca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3718      	adds	r7, #24
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	40023800 	.word	0x40023800

08004cd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e0cc      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cec:	4b68      	ldr	r3, [pc, #416]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 030f 	and.w	r3, r3, #15
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d90c      	bls.n	8004d14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cfa:	4b65      	ldr	r3, [pc, #404]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004cfc:	683a      	ldr	r2, [r7, #0]
 8004cfe:	b2d2      	uxtb	r2, r2
 8004d00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d02:	4b63      	ldr	r3, [pc, #396]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 030f 	and.w	r3, r3, #15
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d001      	beq.n	8004d14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e0b8      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d020      	beq.n	8004d62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d2c:	4b59      	ldr	r3, [pc, #356]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	4a58      	ldr	r2, [pc, #352]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0308 	and.w	r3, r3, #8
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d005      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d44:	4b53      	ldr	r3, [pc, #332]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	4a52      	ldr	r2, [pc, #328]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d50:	4b50      	ldr	r3, [pc, #320]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	494d      	ldr	r1, [pc, #308]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d044      	beq.n	8004df8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d107      	bne.n	8004d86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d76:	4b47      	ldr	r3, [pc, #284]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d119      	bne.n	8004db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e07f      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d003      	beq.n	8004d96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d92:	2b03      	cmp	r3, #3
 8004d94:	d107      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d96:	4b3f      	ldr	r3, [pc, #252]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d109      	bne.n	8004db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e06f      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004da6:	4b3b      	ldr	r3, [pc, #236]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e067      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004db6:	4b37      	ldr	r3, [pc, #220]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f023 0203 	bic.w	r2, r3, #3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	4934      	ldr	r1, [pc, #208]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dc8:	f7fe f97c 	bl	80030c4 <HAL_GetTick>
 8004dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dce:	e00a      	b.n	8004de6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dd0:	f7fe f978 	bl	80030c4 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e04f      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004de6:	4b2b      	ldr	r3, [pc, #172]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f003 020c 	and.w	r2, r3, #12
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d1eb      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004df8:	4b25      	ldr	r3, [pc, #148]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 030f 	and.w	r3, r3, #15
 8004e00:	683a      	ldr	r2, [r7, #0]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d20c      	bcs.n	8004e20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e06:	4b22      	ldr	r3, [pc, #136]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e0e:	4b20      	ldr	r3, [pc, #128]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 030f 	and.w	r3, r3, #15
 8004e16:	683a      	ldr	r2, [r7, #0]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d001      	beq.n	8004e20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e032      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0304 	and.w	r3, r3, #4
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d008      	beq.n	8004e3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e2c:	4b19      	ldr	r3, [pc, #100]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	4916      	ldr	r1, [pc, #88]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0308 	and.w	r3, r3, #8
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d009      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e4a:	4b12      	ldr	r3, [pc, #72]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	00db      	lsls	r3, r3, #3
 8004e58:	490e      	ldr	r1, [pc, #56]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e5e:	f000 f821 	bl	8004ea4 <HAL_RCC_GetSysClockFreq>
 8004e62:	4602      	mov	r2, r0
 8004e64:	4b0b      	ldr	r3, [pc, #44]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	091b      	lsrs	r3, r3, #4
 8004e6a:	f003 030f 	and.w	r3, r3, #15
 8004e6e:	490a      	ldr	r1, [pc, #40]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004e70:	5ccb      	ldrb	r3, [r1, r3]
 8004e72:	fa22 f303 	lsr.w	r3, r2, r3
 8004e76:	4a09      	ldr	r2, [pc, #36]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e7a:	4b09      	ldr	r3, [pc, #36]	; (8004ea0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fe f8dc 	bl	800303c <HAL_InitTick>

  return HAL_OK;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	40023c00 	.word	0x40023c00
 8004e94:	40023800 	.word	0x40023800
 8004e98:	0800ace8 	.word	0x0800ace8
 8004e9c:	20000000 	.word	0x20000000
 8004ea0:	20000080 	.word	0x20000080

08004ea4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ea8:	b094      	sub	sp, #80	; 0x50
 8004eaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004eac:	2300      	movs	r3, #0
 8004eae:	647b      	str	r3, [r7, #68]	; 0x44
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ebc:	4b79      	ldr	r3, [pc, #484]	; (80050a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f003 030c 	and.w	r3, r3, #12
 8004ec4:	2b08      	cmp	r3, #8
 8004ec6:	d00d      	beq.n	8004ee4 <HAL_RCC_GetSysClockFreq+0x40>
 8004ec8:	2b08      	cmp	r3, #8
 8004eca:	f200 80e1 	bhi.w	8005090 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d002      	beq.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ed2:	2b04      	cmp	r3, #4
 8004ed4:	d003      	beq.n	8004ede <HAL_RCC_GetSysClockFreq+0x3a>
 8004ed6:	e0db      	b.n	8005090 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ed8:	4b73      	ldr	r3, [pc, #460]	; (80050a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004eda:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004edc:	e0db      	b.n	8005096 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ede:	4b73      	ldr	r3, [pc, #460]	; (80050ac <HAL_RCC_GetSysClockFreq+0x208>)
 8004ee0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004ee2:	e0d8      	b.n	8005096 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ee4:	4b6f      	ldr	r3, [pc, #444]	; (80050a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004eec:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004eee:	4b6d      	ldr	r3, [pc, #436]	; (80050a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d063      	beq.n	8004fc2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004efa:	4b6a      	ldr	r3, [pc, #424]	; (80050a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	099b      	lsrs	r3, r3, #6
 8004f00:	2200      	movs	r2, #0
 8004f02:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f04:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f0c:	633b      	str	r3, [r7, #48]	; 0x30
 8004f0e:	2300      	movs	r3, #0
 8004f10:	637b      	str	r3, [r7, #52]	; 0x34
 8004f12:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004f16:	4622      	mov	r2, r4
 8004f18:	462b      	mov	r3, r5
 8004f1a:	f04f 0000 	mov.w	r0, #0
 8004f1e:	f04f 0100 	mov.w	r1, #0
 8004f22:	0159      	lsls	r1, r3, #5
 8004f24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f28:	0150      	lsls	r0, r2, #5
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	4621      	mov	r1, r4
 8004f30:	1a51      	subs	r1, r2, r1
 8004f32:	6139      	str	r1, [r7, #16]
 8004f34:	4629      	mov	r1, r5
 8004f36:	eb63 0301 	sbc.w	r3, r3, r1
 8004f3a:	617b      	str	r3, [r7, #20]
 8004f3c:	f04f 0200 	mov.w	r2, #0
 8004f40:	f04f 0300 	mov.w	r3, #0
 8004f44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f48:	4659      	mov	r1, fp
 8004f4a:	018b      	lsls	r3, r1, #6
 8004f4c:	4651      	mov	r1, sl
 8004f4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f52:	4651      	mov	r1, sl
 8004f54:	018a      	lsls	r2, r1, #6
 8004f56:	4651      	mov	r1, sl
 8004f58:	ebb2 0801 	subs.w	r8, r2, r1
 8004f5c:	4659      	mov	r1, fp
 8004f5e:	eb63 0901 	sbc.w	r9, r3, r1
 8004f62:	f04f 0200 	mov.w	r2, #0
 8004f66:	f04f 0300 	mov.w	r3, #0
 8004f6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f76:	4690      	mov	r8, r2
 8004f78:	4699      	mov	r9, r3
 8004f7a:	4623      	mov	r3, r4
 8004f7c:	eb18 0303 	adds.w	r3, r8, r3
 8004f80:	60bb      	str	r3, [r7, #8]
 8004f82:	462b      	mov	r3, r5
 8004f84:	eb49 0303 	adc.w	r3, r9, r3
 8004f88:	60fb      	str	r3, [r7, #12]
 8004f8a:	f04f 0200 	mov.w	r2, #0
 8004f8e:	f04f 0300 	mov.w	r3, #0
 8004f92:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f96:	4629      	mov	r1, r5
 8004f98:	024b      	lsls	r3, r1, #9
 8004f9a:	4621      	mov	r1, r4
 8004f9c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fa0:	4621      	mov	r1, r4
 8004fa2:	024a      	lsls	r2, r1, #9
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004faa:	2200      	movs	r2, #0
 8004fac:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004fb4:	f7fb fe78 	bl	8000ca8 <__aeabi_uldivmod>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	460b      	mov	r3, r1
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fc0:	e058      	b.n	8005074 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fc2:	4b38      	ldr	r3, [pc, #224]	; (80050a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	099b      	lsrs	r3, r3, #6
 8004fc8:	2200      	movs	r2, #0
 8004fca:	4618      	mov	r0, r3
 8004fcc:	4611      	mov	r1, r2
 8004fce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fd2:	623b      	str	r3, [r7, #32]
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004fd8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004fdc:	4642      	mov	r2, r8
 8004fde:	464b      	mov	r3, r9
 8004fe0:	f04f 0000 	mov.w	r0, #0
 8004fe4:	f04f 0100 	mov.w	r1, #0
 8004fe8:	0159      	lsls	r1, r3, #5
 8004fea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fee:	0150      	lsls	r0, r2, #5
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	4641      	mov	r1, r8
 8004ff6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	eb63 0b01 	sbc.w	fp, r3, r1
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	f04f 0300 	mov.w	r3, #0
 8005008:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800500c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005010:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005014:	ebb2 040a 	subs.w	r4, r2, sl
 8005018:	eb63 050b 	sbc.w	r5, r3, fp
 800501c:	f04f 0200 	mov.w	r2, #0
 8005020:	f04f 0300 	mov.w	r3, #0
 8005024:	00eb      	lsls	r3, r5, #3
 8005026:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800502a:	00e2      	lsls	r2, r4, #3
 800502c:	4614      	mov	r4, r2
 800502e:	461d      	mov	r5, r3
 8005030:	4643      	mov	r3, r8
 8005032:	18e3      	adds	r3, r4, r3
 8005034:	603b      	str	r3, [r7, #0]
 8005036:	464b      	mov	r3, r9
 8005038:	eb45 0303 	adc.w	r3, r5, r3
 800503c:	607b      	str	r3, [r7, #4]
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	f04f 0300 	mov.w	r3, #0
 8005046:	e9d7 4500 	ldrd	r4, r5, [r7]
 800504a:	4629      	mov	r1, r5
 800504c:	028b      	lsls	r3, r1, #10
 800504e:	4621      	mov	r1, r4
 8005050:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005054:	4621      	mov	r1, r4
 8005056:	028a      	lsls	r2, r1, #10
 8005058:	4610      	mov	r0, r2
 800505a:	4619      	mov	r1, r3
 800505c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800505e:	2200      	movs	r2, #0
 8005060:	61bb      	str	r3, [r7, #24]
 8005062:	61fa      	str	r2, [r7, #28]
 8005064:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005068:	f7fb fe1e 	bl	8000ca8 <__aeabi_uldivmod>
 800506c:	4602      	mov	r2, r0
 800506e:	460b      	mov	r3, r1
 8005070:	4613      	mov	r3, r2
 8005072:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005074:	4b0b      	ldr	r3, [pc, #44]	; (80050a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	0c1b      	lsrs	r3, r3, #16
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	3301      	adds	r3, #1
 8005080:	005b      	lsls	r3, r3, #1
 8005082:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005084:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005086:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005088:	fbb2 f3f3 	udiv	r3, r2, r3
 800508c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800508e:	e002      	b.n	8005096 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005090:	4b05      	ldr	r3, [pc, #20]	; (80050a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005092:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005094:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005096:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005098:	4618      	mov	r0, r3
 800509a:	3750      	adds	r7, #80	; 0x50
 800509c:	46bd      	mov	sp, r7
 800509e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050a2:	bf00      	nop
 80050a4:	40023800 	.word	0x40023800
 80050a8:	00f42400 	.word	0x00f42400
 80050ac:	007a1200 	.word	0x007a1200

080050b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b086      	sub	sp, #24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0301 	and.w	r3, r3, #1
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d10b      	bne.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d105      	bne.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d075      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80050e4:	4b91      	ldr	r3, [pc, #580]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050ea:	f7fd ffeb 	bl	80030c4 <HAL_GetTick>
 80050ee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050f0:	e008      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050f2:	f7fd ffe7 	bl	80030c4 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d901      	bls.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e189      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005104:	4b8a      	ldr	r3, [pc, #552]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1f0      	bne.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b00      	cmp	r3, #0
 800511a:	d009      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	019a      	lsls	r2, r3, #6
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	071b      	lsls	r3, r3, #28
 8005128:	4981      	ldr	r1, [pc, #516]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800512a:	4313      	orrs	r3, r2
 800512c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0302 	and.w	r3, r3, #2
 8005138:	2b00      	cmp	r3, #0
 800513a:	d01f      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800513c:	4b7c      	ldr	r3, [pc, #496]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800513e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005142:	0f1b      	lsrs	r3, r3, #28
 8005144:	f003 0307 	and.w	r3, r3, #7
 8005148:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	019a      	lsls	r2, r3, #6
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	061b      	lsls	r3, r3, #24
 8005156:	431a      	orrs	r2, r3
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	071b      	lsls	r3, r3, #28
 800515c:	4974      	ldr	r1, [pc, #464]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800515e:	4313      	orrs	r3, r2
 8005160:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005164:	4b72      	ldr	r3, [pc, #456]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005166:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800516a:	f023 021f 	bic.w	r2, r3, #31
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	69db      	ldr	r3, [r3, #28]
 8005172:	3b01      	subs	r3, #1
 8005174:	496e      	ldr	r1, [pc, #440]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005176:	4313      	orrs	r3, r2
 8005178:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00d      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	019a      	lsls	r2, r3, #6
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	061b      	lsls	r3, r3, #24
 8005194:	431a      	orrs	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	071b      	lsls	r3, r3, #28
 800519c:	4964      	ldr	r1, [pc, #400]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80051a4:	4b61      	ldr	r3, [pc, #388]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80051a6:	2201      	movs	r2, #1
 80051a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051aa:	f7fd ff8b 	bl	80030c4 <HAL_GetTick>
 80051ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051b0:	e008      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80051b2:	f7fd ff87 	bl	80030c4 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d901      	bls.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e129      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051c4:	4b5a      	ldr	r3, [pc, #360]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d0f0      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0304 	and.w	r3, r3, #4
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d105      	bne.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d079      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80051e8:	4b52      	ldr	r3, [pc, #328]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051ee:	f7fd ff69 	bl	80030c4 <HAL_GetTick>
 80051f2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80051f4:	e008      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80051f6:	f7fd ff65 	bl	80030c4 <HAL_GetTick>
 80051fa:	4602      	mov	r2, r0
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	2b02      	cmp	r3, #2
 8005202:	d901      	bls.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005204:	2303      	movs	r3, #3
 8005206:	e107      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005208:	4b49      	ldr	r3, [pc, #292]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005210:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005214:	d0ef      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0304 	and.w	r3, r3, #4
 800521e:	2b00      	cmp	r3, #0
 8005220:	d020      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005222:	4b43      	ldr	r3, [pc, #268]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005228:	0f1b      	lsrs	r3, r3, #28
 800522a:	f003 0307 	and.w	r3, r3, #7
 800522e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	691b      	ldr	r3, [r3, #16]
 8005234:	019a      	lsls	r2, r3, #6
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	061b      	lsls	r3, r3, #24
 800523c:	431a      	orrs	r2, r3
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	071b      	lsls	r3, r3, #28
 8005242:	493b      	ldr	r1, [pc, #236]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005244:	4313      	orrs	r3, r2
 8005246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800524a:	4b39      	ldr	r3, [pc, #228]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800524c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005250:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	3b01      	subs	r3, #1
 800525a:	021b      	lsls	r3, r3, #8
 800525c:	4934      	ldr	r1, [pc, #208]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800525e:	4313      	orrs	r3, r2
 8005260:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0308 	and.w	r3, r3, #8
 800526c:	2b00      	cmp	r3, #0
 800526e:	d01e      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005270:	4b2f      	ldr	r3, [pc, #188]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005276:	0e1b      	lsrs	r3, r3, #24
 8005278:	f003 030f 	and.w	r3, r3, #15
 800527c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	019a      	lsls	r2, r3, #6
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	061b      	lsls	r3, r3, #24
 8005288:	431a      	orrs	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	071b      	lsls	r3, r3, #28
 8005290:	4927      	ldr	r1, [pc, #156]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005298:	4b25      	ldr	r3, [pc, #148]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800529a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800529e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a6:	4922      	ldr	r1, [pc, #136]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80052ae:	4b21      	ldr	r3, [pc, #132]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80052b0:	2201      	movs	r2, #1
 80052b2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052b4:	f7fd ff06 	bl	80030c4 <HAL_GetTick>
 80052b8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80052ba:	e008      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80052bc:	f7fd ff02 	bl	80030c4 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d901      	bls.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e0a4      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80052ce:	4b18      	ldr	r3, [pc, #96]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052da:	d1ef      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0320 	and.w	r3, r3, #32
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 808b 	beq.w	8005400 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80052ea:	2300      	movs	r3, #0
 80052ec:	60fb      	str	r3, [r7, #12]
 80052ee:	4b10      	ldr	r3, [pc, #64]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f2:	4a0f      	ldr	r2, [pc, #60]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052f8:	6413      	str	r3, [r2, #64]	; 0x40
 80052fa:	4b0d      	ldr	r3, [pc, #52]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005302:	60fb      	str	r3, [r7, #12]
 8005304:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005306:	4b0c      	ldr	r3, [pc, #48]	; (8005338 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a0b      	ldr	r2, [pc, #44]	; (8005338 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800530c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005310:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005312:	f7fd fed7 	bl	80030c4 <HAL_GetTick>
 8005316:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005318:	e010      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800531a:	f7fd fed3 	bl	80030c4 <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	2b02      	cmp	r3, #2
 8005326:	d909      	bls.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e075      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800532c:	42470068 	.word	0x42470068
 8005330:	40023800 	.word	0x40023800
 8005334:	42470070 	.word	0x42470070
 8005338:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800533c:	4b38      	ldr	r3, [pc, #224]	; (8005420 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005344:	2b00      	cmp	r3, #0
 8005346:	d0e8      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005348:	4b36      	ldr	r3, [pc, #216]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800534a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800534c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005350:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d02f      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800535c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005360:	693a      	ldr	r2, [r7, #16]
 8005362:	429a      	cmp	r2, r3
 8005364:	d028      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005366:	4b2f      	ldr	r3, [pc, #188]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800536a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800536e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005370:	4b2d      	ldr	r3, [pc, #180]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005372:	2201      	movs	r2, #1
 8005374:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005376:	4b2c      	ldr	r3, [pc, #176]	; (8005428 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005378:	2200      	movs	r2, #0
 800537a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800537c:	4a29      	ldr	r2, [pc, #164]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005382:	4b28      	ldr	r3, [pc, #160]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b01      	cmp	r3, #1
 800538c:	d114      	bne.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800538e:	f7fd fe99 	bl	80030c4 <HAL_GetTick>
 8005392:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005394:	e00a      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005396:	f7fd fe95 	bl	80030c4 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d901      	bls.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e035      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ac:	4b1d      	ldr	r3, [pc, #116]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b0:	f003 0302 	and.w	r3, r3, #2
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d0ee      	beq.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053c4:	d10d      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80053c6:	4b17      	ldr	r3, [pc, #92]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80053d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053da:	4912      	ldr	r1, [pc, #72]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053dc:	4313      	orrs	r3, r2
 80053de:	608b      	str	r3, [r1, #8]
 80053e0:	e005      	b.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80053e2:	4b10      	ldr	r3, [pc, #64]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	4a0f      	ldr	r2, [pc, #60]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053e8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80053ec:	6093      	str	r3, [r2, #8]
 80053ee:	4b0d      	ldr	r3, [pc, #52]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053fa:	490a      	ldr	r1, [pc, #40]	; (8005424 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0310 	and.w	r3, r3, #16
 8005408:	2b00      	cmp	r3, #0
 800540a:	d004      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005412:	4b06      	ldr	r3, [pc, #24]	; (800542c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005414:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3718      	adds	r7, #24
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	40007000 	.word	0x40007000
 8005424:	40023800 	.word	0x40023800
 8005428:	42470e40 	.word	0x42470e40
 800542c:	424711e0 	.word	0x424711e0

08005430 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d101      	bne.n	8005444 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e025      	b.n	8005490 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b00      	cmp	r3, #0
 800544e:	d106      	bne.n	800545e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 f81d 	bl	8005498 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2202      	movs	r2, #2
 8005462:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3304      	adds	r3, #4
 800546e:	4619      	mov	r1, r3
 8005470:	4610      	mov	r0, r2
 8005472:	f000 fe57 	bl	8006124 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6818      	ldr	r0, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	461a      	mov	r2, r3
 8005480:	6839      	ldr	r1, [r7, #0]
 8005482:	f000 feac 	bl	80061de <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3708      	adds	r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 80054a0:	bf00      	nop
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80054be:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80054c0:	7dfb      	ldrb	r3, [r7, #23]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d101      	bne.n	80054ca <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80054c6:	2302      	movs	r3, #2
 80054c8:	e021      	b.n	800550e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80054ca:	7dfb      	ldrb	r3, [r7, #23]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d002      	beq.n	80054d6 <HAL_SDRAM_SendCommand+0x2a>
 80054d0:	7dfb      	ldrb	r3, [r7, #23]
 80054d2:	2b05      	cmp	r3, #5
 80054d4:	d118      	bne.n	8005508 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2202      	movs	r2, #2
 80054da:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	68b9      	ldr	r1, [r7, #8]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f000 fee2 	bl	80062b0 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d104      	bne.n	80054fe <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2205      	movs	r2, #5
 80054f8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80054fc:	e006      	b.n	800550c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005506:	e001      	b.n	800550c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e000      	b.n	800550e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3718      	adds	r7, #24
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8005516:	b580      	push	{r7, lr}
 8005518:	b082      	sub	sp, #8
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
 800551e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005526:	b2db      	uxtb	r3, r3
 8005528:	2b02      	cmp	r3, #2
 800552a:	d101      	bne.n	8005530 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800552c:	2302      	movs	r3, #2
 800552e:	e016      	b.n	800555e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b01      	cmp	r3, #1
 800553a:	d10f      	bne.n	800555c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6839      	ldr	r1, [r7, #0]
 800554a:	4618      	mov	r0, r3
 800554c:	f000 feed 	bl	800632a <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
 800555a:	e000      	b.n	800555e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
}
 800555e:	4618      	mov	r0, r3
 8005560:	3708      	adds	r7, #8
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005566:	b580      	push	{r7, lr}
 8005568:	b082      	sub	sp, #8
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e07b      	b.n	8005670 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557c:	2b00      	cmp	r3, #0
 800557e:	d108      	bne.n	8005592 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005588:	d009      	beq.n	800559e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	61da      	str	r2, [r3, #28]
 8005590:	e005      	b.n	800559e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d106      	bne.n	80055be <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f7fb fe95 	bl	80012e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2202      	movs	r2, #2
 80055c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055d4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80055e6:	431a      	orrs	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055f0:	431a      	orrs	r2, r3
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f003 0302 	and.w	r3, r3, #2
 80055fa:	431a      	orrs	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	f003 0301 	and.w	r3, r3, #1
 8005604:	431a      	orrs	r2, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800560e:	431a      	orrs	r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	69db      	ldr	r3, [r3, #28]
 8005614:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005618:	431a      	orrs	r2, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005622:	ea42 0103 	orr.w	r1, r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	430a      	orrs	r2, r1
 8005634:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	0c1b      	lsrs	r3, r3, #16
 800563c:	f003 0104 	and.w	r1, r3, #4
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005644:	f003 0210 	and.w	r2, r3, #16
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	430a      	orrs	r2, r1
 800564e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	69da      	ldr	r2, [r3, #28]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800565e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3708      	adds	r7, #8
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e01a      	b.n	80056c0 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2202      	movs	r2, #2
 800568e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056a0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f7fb fe68 	bl	8001378 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3708      	adds	r7, #8
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b088      	sub	sp, #32
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	603b      	str	r3, [r7, #0]
 80056d4:	4613      	mov	r3, r2
 80056d6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056d8:	2300      	movs	r3, #0
 80056da:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d101      	bne.n	80056ea <HAL_SPI_Transmit+0x22>
 80056e6:	2302      	movs	r3, #2
 80056e8:	e126      	b.n	8005938 <HAL_SPI_Transmit+0x270>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056f2:	f7fd fce7 	bl	80030c4 <HAL_GetTick>
 80056f6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80056f8:	88fb      	ldrh	r3, [r7, #6]
 80056fa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b01      	cmp	r3, #1
 8005706:	d002      	beq.n	800570e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005708:	2302      	movs	r3, #2
 800570a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800570c:	e10b      	b.n	8005926 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d002      	beq.n	800571a <HAL_SPI_Transmit+0x52>
 8005714:	88fb      	ldrh	r3, [r7, #6]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d102      	bne.n	8005720 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800571e:	e102      	b.n	8005926 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2203      	movs	r2, #3
 8005724:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	68ba      	ldr	r2, [r7, #8]
 8005732:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	88fa      	ldrh	r2, [r7, #6]
 8005738:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	88fa      	ldrh	r2, [r7, #6]
 800573e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005766:	d10f      	bne.n	8005788 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005776:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005786:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005792:	2b40      	cmp	r3, #64	; 0x40
 8005794:	d007      	beq.n	80057a6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057ae:	d14b      	bne.n	8005848 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d002      	beq.n	80057be <HAL_SPI_Transmit+0xf6>
 80057b8:	8afb      	ldrh	r3, [r7, #22]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d13e      	bne.n	800583c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c2:	881a      	ldrh	r2, [r3, #0]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ce:	1c9a      	adds	r2, r3, #2
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057d8:	b29b      	uxth	r3, r3
 80057da:	3b01      	subs	r3, #1
 80057dc:	b29a      	uxth	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80057e2:	e02b      	b.n	800583c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d112      	bne.n	8005818 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f6:	881a      	ldrh	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005802:	1c9a      	adds	r2, r3, #2
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800580c:	b29b      	uxth	r3, r3
 800580e:	3b01      	subs	r3, #1
 8005810:	b29a      	uxth	r2, r3
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	86da      	strh	r2, [r3, #54]	; 0x36
 8005816:	e011      	b.n	800583c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005818:	f7fd fc54 	bl	80030c4 <HAL_GetTick>
 800581c:	4602      	mov	r2, r0
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	429a      	cmp	r2, r3
 8005826:	d803      	bhi.n	8005830 <HAL_SPI_Transmit+0x168>
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582e:	d102      	bne.n	8005836 <HAL_SPI_Transmit+0x16e>
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d102      	bne.n	800583c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	77fb      	strb	r3, [r7, #31]
          goto error;
 800583a:	e074      	b.n	8005926 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005840:	b29b      	uxth	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1ce      	bne.n	80057e4 <HAL_SPI_Transmit+0x11c>
 8005846:	e04c      	b.n	80058e2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d002      	beq.n	8005856 <HAL_SPI_Transmit+0x18e>
 8005850:	8afb      	ldrh	r3, [r7, #22]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d140      	bne.n	80058d8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	330c      	adds	r3, #12
 8005860:	7812      	ldrb	r2, [r2, #0]
 8005862:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005868:	1c5a      	adds	r2, r3, #1
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800587c:	e02c      	b.n	80058d8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b02      	cmp	r3, #2
 800588a:	d113      	bne.n	80058b4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	330c      	adds	r3, #12
 8005896:	7812      	ldrb	r2, [r2, #0]
 8005898:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800589e:	1c5a      	adds	r2, r3, #1
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	3b01      	subs	r3, #1
 80058ac:	b29a      	uxth	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	86da      	strh	r2, [r3, #54]	; 0x36
 80058b2:	e011      	b.n	80058d8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058b4:	f7fd fc06 	bl	80030c4 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d803      	bhi.n	80058cc <HAL_SPI_Transmit+0x204>
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ca:	d102      	bne.n	80058d2 <HAL_SPI_Transmit+0x20a>
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d102      	bne.n	80058d8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80058d6:	e026      	b.n	8005926 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058dc:	b29b      	uxth	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1cd      	bne.n	800587e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058e2:	69ba      	ldr	r2, [r7, #24]
 80058e4:	6839      	ldr	r1, [r7, #0]
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f000 fbda 	bl	80060a0 <SPI_EndRxTxTransaction>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d002      	beq.n	80058f8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2220      	movs	r2, #32
 80058f6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d10a      	bne.n	8005916 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005900:	2300      	movs	r3, #0
 8005902:	613b      	str	r3, [r7, #16]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	613b      	str	r3, [r7, #16]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	613b      	str	r3, [r7, #16]
 8005914:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800591a:	2b00      	cmp	r3, #0
 800591c:	d002      	beq.n	8005924 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	77fb      	strb	r3, [r7, #31]
 8005922:	e000      	b.n	8005926 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005924:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005936:	7ffb      	ldrb	r3, [r7, #31]
}
 8005938:	4618      	mov	r0, r3
 800593a:	3720      	adds	r7, #32
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b088      	sub	sp, #32
 8005944:	af02      	add	r7, sp, #8
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	603b      	str	r3, [r7, #0]
 800594c:	4613      	mov	r3, r2
 800594e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005950:	2300      	movs	r3, #0
 8005952:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800595c:	d112      	bne.n	8005984 <HAL_SPI_Receive+0x44>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10e      	bne.n	8005984 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2204      	movs	r2, #4
 800596a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800596e:	88fa      	ldrh	r2, [r7, #6]
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	4613      	mov	r3, r2
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	68b9      	ldr	r1, [r7, #8]
 800597a:	68f8      	ldr	r0, [r7, #12]
 800597c:	f000 f8f1 	bl	8005b62 <HAL_SPI_TransmitReceive>
 8005980:	4603      	mov	r3, r0
 8005982:	e0ea      	b.n	8005b5a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800598a:	2b01      	cmp	r3, #1
 800598c:	d101      	bne.n	8005992 <HAL_SPI_Receive+0x52>
 800598e:	2302      	movs	r3, #2
 8005990:	e0e3      	b.n	8005b5a <HAL_SPI_Receive+0x21a>
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800599a:	f7fd fb93 	bl	80030c4 <HAL_GetTick>
 800599e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d002      	beq.n	80059b2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80059ac:	2302      	movs	r3, #2
 80059ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059b0:	e0ca      	b.n	8005b48 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <HAL_SPI_Receive+0x7e>
 80059b8:	88fb      	ldrh	r3, [r7, #6]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d102      	bne.n	80059c4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059c2:	e0c1      	b.n	8005b48 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2204      	movs	r2, #4
 80059c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	68ba      	ldr	r2, [r7, #8]
 80059d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	88fa      	ldrh	r2, [r7, #6]
 80059dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	88fa      	ldrh	r2, [r7, #6]
 80059e2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2200      	movs	r2, #0
 80059e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a0a:	d10f      	bne.n	8005a2c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a1a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a2a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a36:	2b40      	cmp	r3, #64	; 0x40
 8005a38:	d007      	beq.n	8005a4a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a48:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d162      	bne.n	8005b18 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005a52:	e02e      	b.n	8005ab2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f003 0301 	and.w	r3, r3, #1
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d115      	bne.n	8005a8e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f103 020c 	add.w	r2, r3, #12
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6e:	7812      	ldrb	r2, [r2, #0]
 8005a70:	b2d2      	uxtb	r2, r2
 8005a72:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a78:	1c5a      	adds	r2, r3, #1
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	3b01      	subs	r3, #1
 8005a86:	b29a      	uxth	r2, r3
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a8c:	e011      	b.n	8005ab2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a8e:	f7fd fb19 	bl	80030c4 <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	683a      	ldr	r2, [r7, #0]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d803      	bhi.n	8005aa6 <HAL_SPI_Receive+0x166>
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa4:	d102      	bne.n	8005aac <HAL_SPI_Receive+0x16c>
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d102      	bne.n	8005ab2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005ab0:	e04a      	b.n	8005b48 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1cb      	bne.n	8005a54 <HAL_SPI_Receive+0x114>
 8005abc:	e031      	b.n	8005b22 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f003 0301 	and.w	r3, r3, #1
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d113      	bne.n	8005af4 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68da      	ldr	r2, [r3, #12]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad6:	b292      	uxth	r2, r2
 8005ad8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ade:	1c9a      	adds	r2, r3, #2
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	3b01      	subs	r3, #1
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005af2:	e011      	b.n	8005b18 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005af4:	f7fd fae6 	bl	80030c4 <HAL_GetTick>
 8005af8:	4602      	mov	r2, r0
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d803      	bhi.n	8005b0c <HAL_SPI_Receive+0x1cc>
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b0a:	d102      	bne.n	8005b12 <HAL_SPI_Receive+0x1d2>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d102      	bne.n	8005b18 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005b16:	e017      	b.n	8005b48 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1cd      	bne.n	8005abe <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	6839      	ldr	r1, [r7, #0]
 8005b26:	68f8      	ldr	r0, [r7, #12]
 8005b28:	f000 fa54 	bl	8005fd4 <SPI_EndRxTransaction>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d002      	beq.n	8005b38 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2220      	movs	r2, #32
 8005b36:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d002      	beq.n	8005b46 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	75fb      	strb	r3, [r7, #23]
 8005b44:	e000      	b.n	8005b48 <HAL_SPI_Receive+0x208>
  }

error :
 8005b46:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b58:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3718      	adds	r7, #24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b08c      	sub	sp, #48	; 0x30
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	60f8      	str	r0, [r7, #12]
 8005b6a:	60b9      	str	r1, [r7, #8]
 8005b6c:	607a      	str	r2, [r7, #4]
 8005b6e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b70:	2301      	movs	r3, #1
 8005b72:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005b74:	2300      	movs	r3, #0
 8005b76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d101      	bne.n	8005b88 <HAL_SPI_TransmitReceive+0x26>
 8005b84:	2302      	movs	r3, #2
 8005b86:	e18a      	b.n	8005e9e <HAL_SPI_TransmitReceive+0x33c>
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b90:	f7fd fa98 	bl	80030c4 <HAL_GetTick>
 8005b94:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005ba6:	887b      	ldrh	r3, [r7, #2]
 8005ba8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005baa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d00f      	beq.n	8005bd2 <HAL_SPI_TransmitReceive+0x70>
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bb8:	d107      	bne.n	8005bca <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d103      	bne.n	8005bca <HAL_SPI_TransmitReceive+0x68>
 8005bc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005bc6:	2b04      	cmp	r3, #4
 8005bc8:	d003      	beq.n	8005bd2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005bca:	2302      	movs	r3, #2
 8005bcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005bd0:	e15b      	b.n	8005e8a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d005      	beq.n	8005be4 <HAL_SPI_TransmitReceive+0x82>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d002      	beq.n	8005be4 <HAL_SPI_TransmitReceive+0x82>
 8005bde:	887b      	ldrh	r3, [r7, #2]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d103      	bne.n	8005bec <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005bea:	e14e      	b.n	8005e8a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b04      	cmp	r3, #4
 8005bf6:	d003      	beq.n	8005c00 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2205      	movs	r2, #5
 8005bfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	887a      	ldrh	r2, [r7, #2]
 8005c10:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	887a      	ldrh	r2, [r7, #2]
 8005c16:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	887a      	ldrh	r2, [r7, #2]
 8005c22:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	887a      	ldrh	r2, [r7, #2]
 8005c28:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c40:	2b40      	cmp	r3, #64	; 0x40
 8005c42:	d007      	beq.n	8005c54 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c5c:	d178      	bne.n	8005d50 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d002      	beq.n	8005c6c <HAL_SPI_TransmitReceive+0x10a>
 8005c66:	8b7b      	ldrh	r3, [r7, #26]
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d166      	bne.n	8005d3a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c70:	881a      	ldrh	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c7c:	1c9a      	adds	r2, r3, #2
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c90:	e053      	b.n	8005d3a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f003 0302 	and.w	r3, r3, #2
 8005c9c:	2b02      	cmp	r3, #2
 8005c9e:	d11b      	bne.n	8005cd8 <HAL_SPI_TransmitReceive+0x176>
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d016      	beq.n	8005cd8 <HAL_SPI_TransmitReceive+0x176>
 8005caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d113      	bne.n	8005cd8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb4:	881a      	ldrh	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cc0:	1c9a      	adds	r2, r3, #2
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	b29a      	uxth	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f003 0301 	and.w	r3, r3, #1
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d119      	bne.n	8005d1a <HAL_SPI_TransmitReceive+0x1b8>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d014      	beq.n	8005d1a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68da      	ldr	r2, [r3, #12]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfa:	b292      	uxth	r2, r2
 8005cfc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d02:	1c9a      	adds	r2, r3, #2
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d16:	2301      	movs	r3, #1
 8005d18:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d1a:	f7fd f9d3 	bl	80030c4 <HAL_GetTick>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d807      	bhi.n	8005d3a <HAL_SPI_TransmitReceive+0x1d8>
 8005d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d30:	d003      	beq.n	8005d3a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005d38:	e0a7      	b.n	8005e8a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1a6      	bne.n	8005c92 <HAL_SPI_TransmitReceive+0x130>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1a1      	bne.n	8005c92 <HAL_SPI_TransmitReceive+0x130>
 8005d4e:	e07c      	b.n	8005e4a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d002      	beq.n	8005d5e <HAL_SPI_TransmitReceive+0x1fc>
 8005d58:	8b7b      	ldrh	r3, [r7, #26]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d16b      	bne.n	8005e36 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	330c      	adds	r3, #12
 8005d68:	7812      	ldrb	r2, [r2, #0]
 8005d6a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d84:	e057      	b.n	8005e36 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d11c      	bne.n	8005dce <HAL_SPI_TransmitReceive+0x26c>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d017      	beq.n	8005dce <HAL_SPI_TransmitReceive+0x26c>
 8005d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d114      	bne.n	8005dce <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	330c      	adds	r3, #12
 8005dae:	7812      	ldrb	r2, [r2, #0]
 8005db0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	b29a      	uxth	r2, r3
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f003 0301 	and.w	r3, r3, #1
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d119      	bne.n	8005e10 <HAL_SPI_TransmitReceive+0x2ae>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d014      	beq.n	8005e10 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68da      	ldr	r2, [r3, #12]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df0:	b2d2      	uxtb	r2, r2
 8005df2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df8:	1c5a      	adds	r2, r3, #1
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	3b01      	subs	r3, #1
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e10:	f7fd f958 	bl	80030c4 <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d803      	bhi.n	8005e28 <HAL_SPI_TransmitReceive+0x2c6>
 8005e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e26:	d102      	bne.n	8005e2e <HAL_SPI_TransmitReceive+0x2cc>
 8005e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d103      	bne.n	8005e36 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005e34:	e029      	b.n	8005e8a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1a2      	bne.n	8005d86 <HAL_SPI_TransmitReceive+0x224>
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d19d      	bne.n	8005d86 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e4c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f000 f926 	bl	80060a0 <SPI_EndRxTxTransaction>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d006      	beq.n	8005e68 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2220      	movs	r2, #32
 8005e64:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005e66:	e010      	b.n	8005e8a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d10b      	bne.n	8005e88 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e70:	2300      	movs	r3, #0
 8005e72:	617b      	str	r3, [r7, #20]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	617b      	str	r3, [r7, #20]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	617b      	str	r3, [r7, #20]
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	e000      	b.n	8005e8a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005e88:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e9a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3730      	adds	r7, #48	; 0x30
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005eb4:	b2db      	uxtb	r3, r3
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	370c      	adds	r7, #12
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
	...

08005ec4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b088      	sub	sp, #32
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	603b      	str	r3, [r7, #0]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ed4:	f7fd f8f6 	bl	80030c4 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005edc:	1a9b      	subs	r3, r3, r2
 8005ede:	683a      	ldr	r2, [r7, #0]
 8005ee0:	4413      	add	r3, r2
 8005ee2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ee4:	f7fd f8ee 	bl	80030c4 <HAL_GetTick>
 8005ee8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005eea:	4b39      	ldr	r3, [pc, #228]	; (8005fd0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	015b      	lsls	r3, r3, #5
 8005ef0:	0d1b      	lsrs	r3, r3, #20
 8005ef2:	69fa      	ldr	r2, [r7, #28]
 8005ef4:	fb02 f303 	mul.w	r3, r2, r3
 8005ef8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005efa:	e054      	b.n	8005fa6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f02:	d050      	beq.n	8005fa6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f04:	f7fd f8de 	bl	80030c4 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	69fa      	ldr	r2, [r7, #28]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d902      	bls.n	8005f1a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d13d      	bne.n	8005f96 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005f28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f32:	d111      	bne.n	8005f58 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f3c:	d004      	beq.n	8005f48 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f46:	d107      	bne.n	8005f58 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f60:	d10f      	bne.n	8005f82 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f70:	601a      	str	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e017      	b.n	8005fc6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	3b01      	subs	r3, #1
 8005fa4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	689a      	ldr	r2, [r3, #8]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	4013      	ands	r3, r2
 8005fb0:	68ba      	ldr	r2, [r7, #8]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	bf0c      	ite	eq
 8005fb6:	2301      	moveq	r3, #1
 8005fb8:	2300      	movne	r3, #0
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	79fb      	ldrb	r3, [r7, #7]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d19b      	bne.n	8005efc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3720      	adds	r7, #32
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	20000000 	.word	0x20000000

08005fd4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b086      	sub	sp, #24
 8005fd8:	af02      	add	r7, sp, #8
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fe8:	d111      	bne.n	800600e <SPI_EndRxTransaction+0x3a>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ff2:	d004      	beq.n	8005ffe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ffc:	d107      	bne.n	800600e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800600c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006016:	d12a      	bne.n	800606e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006020:	d012      	beq.n	8006048 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	9300      	str	r3, [sp, #0]
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	2200      	movs	r2, #0
 800602a:	2180      	movs	r1, #128	; 0x80
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f7ff ff49 	bl	8005ec4 <SPI_WaitFlagStateUntilTimeout>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d02d      	beq.n	8006094 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800603c:	f043 0220 	orr.w	r2, r3, #32
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e026      	b.n	8006096 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	9300      	str	r3, [sp, #0]
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	2200      	movs	r2, #0
 8006050:	2101      	movs	r1, #1
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f7ff ff36 	bl	8005ec4 <SPI_WaitFlagStateUntilTimeout>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d01a      	beq.n	8006094 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006062:	f043 0220 	orr.w	r2, r3, #32
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e013      	b.n	8006096 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	9300      	str	r3, [sp, #0]
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	2200      	movs	r2, #0
 8006076:	2101      	movs	r1, #1
 8006078:	68f8      	ldr	r0, [r7, #12]
 800607a:	f7ff ff23 	bl	8005ec4 <SPI_WaitFlagStateUntilTimeout>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d007      	beq.n	8006094 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006088:	f043 0220 	orr.w	r2, r3, #32
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006090:	2303      	movs	r3, #3
 8006092:	e000      	b.n	8006096 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	3710      	adds	r7, #16
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
	...

080060a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b088      	sub	sp, #32
 80060a4:	af02      	add	r7, sp, #8
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80060ac:	4b1b      	ldr	r3, [pc, #108]	; (800611c <SPI_EndRxTxTransaction+0x7c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a1b      	ldr	r2, [pc, #108]	; (8006120 <SPI_EndRxTxTransaction+0x80>)
 80060b2:	fba2 2303 	umull	r2, r3, r2, r3
 80060b6:	0d5b      	lsrs	r3, r3, #21
 80060b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80060bc:	fb02 f303 	mul.w	r3, r2, r3
 80060c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060ca:	d112      	bne.n	80060f2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	9300      	str	r3, [sp, #0]
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2200      	movs	r2, #0
 80060d4:	2180      	movs	r1, #128	; 0x80
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f7ff fef4 	bl	8005ec4 <SPI_WaitFlagStateUntilTimeout>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d016      	beq.n	8006110 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060e6:	f043 0220 	orr.w	r2, r3, #32
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e00f      	b.n	8006112 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00a      	beq.n	800610e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	3b01      	subs	r3, #1
 80060fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006108:	2b80      	cmp	r3, #128	; 0x80
 800610a:	d0f2      	beq.n	80060f2 <SPI_EndRxTxTransaction+0x52>
 800610c:	e000      	b.n	8006110 <SPI_EndRxTxTransaction+0x70>
        break;
 800610e:	bf00      	nop
  }

  return HAL_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	3718      	adds	r7, #24
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	20000000 	.word	0x20000000
 8006120:	165e9f81 	.word	0x165e9f81

08006124 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d123      	bne.n	800617e <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800613e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	6851      	ldr	r1, [r2, #4]
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	6892      	ldr	r2, [r2, #8]
 800614a:	4311      	orrs	r1, r2
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	68d2      	ldr	r2, [r2, #12]
 8006150:	4311      	orrs	r1, r2
 8006152:	683a      	ldr	r2, [r7, #0]
 8006154:	6912      	ldr	r2, [r2, #16]
 8006156:	4311      	orrs	r1, r2
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	6952      	ldr	r2, [r2, #20]
 800615c:	4311      	orrs	r1, r2
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	6992      	ldr	r2, [r2, #24]
 8006162:	4311      	orrs	r1, r2
 8006164:	683a      	ldr	r2, [r7, #0]
 8006166:	69d2      	ldr	r2, [r2, #28]
 8006168:	4311      	orrs	r1, r2
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	6a12      	ldr	r2, [r2, #32]
 800616e:	4311      	orrs	r1, r2
 8006170:	683a      	ldr	r2, [r7, #0]
 8006172:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006174:	430a      	orrs	r2, r1
 8006176:	431a      	orrs	r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	601a      	str	r2, [r3, #0]
 800617c:	e028      	b.n	80061d0 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	69d9      	ldr	r1, [r3, #28]
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	4319      	orrs	r1, r3
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006194:	430b      	orrs	r3, r1
 8006196:	431a      	orrs	r2, r3
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80061a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80061a8:	683a      	ldr	r2, [r7, #0]
 80061aa:	6851      	ldr	r1, [r2, #4]
 80061ac:	683a      	ldr	r2, [r7, #0]
 80061ae:	6892      	ldr	r2, [r2, #8]
 80061b0:	4311      	orrs	r1, r2
 80061b2:	683a      	ldr	r2, [r7, #0]
 80061b4:	68d2      	ldr	r2, [r2, #12]
 80061b6:	4311      	orrs	r1, r2
 80061b8:	683a      	ldr	r2, [r7, #0]
 80061ba:	6912      	ldr	r2, [r2, #16]
 80061bc:	4311      	orrs	r1, r2
 80061be:	683a      	ldr	r2, [r7, #0]
 80061c0:	6952      	ldr	r2, [r2, #20]
 80061c2:	4311      	orrs	r1, r2
 80061c4:	683a      	ldr	r2, [r7, #0]
 80061c6:	6992      	ldr	r2, [r2, #24]
 80061c8:	430a      	orrs	r2, r1
 80061ca:	431a      	orrs	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80061de:	b480      	push	{r7}
 80061e0:	b085      	sub	sp, #20
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	60f8      	str	r0, [r7, #12]
 80061e6:	60b9      	str	r1, [r7, #8]
 80061e8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d128      	bne.n	8006242 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	1e59      	subs	r1, r3, #1
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	3b01      	subs	r3, #1
 8006204:	011b      	lsls	r3, r3, #4
 8006206:	4319      	orrs	r1, r3
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	3b01      	subs	r3, #1
 800620e:	021b      	lsls	r3, r3, #8
 8006210:	4319      	orrs	r1, r3
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	3b01      	subs	r3, #1
 8006218:	031b      	lsls	r3, r3, #12
 800621a:	4319      	orrs	r1, r3
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	691b      	ldr	r3, [r3, #16]
 8006220:	3b01      	subs	r3, #1
 8006222:	041b      	lsls	r3, r3, #16
 8006224:	4319      	orrs	r1, r3
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	3b01      	subs	r3, #1
 800622c:	051b      	lsls	r3, r3, #20
 800622e:	4319      	orrs	r1, r3
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	699b      	ldr	r3, [r3, #24]
 8006234:	3b01      	subs	r3, #1
 8006236:	061b      	lsls	r3, r3, #24
 8006238:	430b      	orrs	r3, r1
 800623a:	431a      	orrs	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	609a      	str	r2, [r3, #8]
 8006240:	e02f      	b.n	80062a2 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800624a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800624e:	68ba      	ldr	r2, [r7, #8]
 8006250:	68d2      	ldr	r2, [r2, #12]
 8006252:	3a01      	subs	r2, #1
 8006254:	0311      	lsls	r1, r2, #12
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	6952      	ldr	r2, [r2, #20]
 800625a:	3a01      	subs	r2, #1
 800625c:	0512      	lsls	r2, r2, #20
 800625e:	430a      	orrs	r2, r1
 8006260:	431a      	orrs	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	1e59      	subs	r1, r3, #1
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	3b01      	subs	r3, #1
 800627a:	011b      	lsls	r3, r3, #4
 800627c:	4319      	orrs	r1, r3
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	3b01      	subs	r3, #1
 8006284:	021b      	lsls	r3, r3, #8
 8006286:	4319      	orrs	r1, r3
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	691b      	ldr	r3, [r3, #16]
 800628c:	3b01      	subs	r3, #1
 800628e:	041b      	lsls	r3, r3, #16
 8006290:	4319      	orrs	r1, r3
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	699b      	ldr	r3, [r3, #24]
 8006296:	3b01      	subs	r3, #1
 8006298:	061b      	lsls	r3, r3, #24
 800629a:	430b      	orrs	r3, r1
 800629c:	431a      	orrs	r2, r3
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3714      	adds	r7, #20
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b086      	sub	sp, #24
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80062bc:	2300      	movs	r3, #0
 80062be:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	0d9b      	lsrs	r3, r3, #22
 80062c6:	059b      	lsls	r3, r3, #22
 80062c8:	68ba      	ldr	r2, [r7, #8]
 80062ca:	6811      	ldr	r1, [r2, #0]
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	6852      	ldr	r2, [r2, #4]
 80062d0:	4311      	orrs	r1, r2
 80062d2:	68ba      	ldr	r2, [r7, #8]
 80062d4:	6892      	ldr	r2, [r2, #8]
 80062d6:	3a01      	subs	r2, #1
 80062d8:	0152      	lsls	r2, r2, #5
 80062da:	4311      	orrs	r1, r2
 80062dc:	68ba      	ldr	r2, [r7, #8]
 80062de:	68d2      	ldr	r2, [r2, #12]
 80062e0:	0252      	lsls	r2, r2, #9
 80062e2:	430a      	orrs	r2, r1
 80062e4:	431a      	orrs	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 80062ea:	f7fc feeb 	bl	80030c4 <HAL_GetTick>
 80062ee:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80062f0:	e010      	b.n	8006314 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f8:	d00c      	beq.n	8006314 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d007      	beq.n	8006310 <FMC_SDRAM_SendCommand+0x60>
 8006300:	f7fc fee0 	bl	80030c4 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	429a      	cmp	r2, r3
 800630e:	d201      	bcs.n	8006314 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8006310:	2303      	movs	r3, #3
 8006312:	e006      	b.n	8006322 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	699b      	ldr	r3, [r3, #24]
 8006318:	f003 0320 	and.w	r3, r3, #32
 800631c:	2b20      	cmp	r3, #32
 800631e:	d0e8      	beq.n	80062f2 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3718      	adds	r7, #24
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800632a:	b480      	push	{r7}
 800632c:	b083      	sub	sp, #12
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
 8006332:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	695b      	ldr	r3, [r3, #20]
 8006338:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800633c:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 8006340:	683a      	ldr	r2, [r7, #0]
 8006342:	0052      	lsls	r2, r2, #1
 8006344:	431a      	orrs	r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <__errno>:
 8006358:	4b01      	ldr	r3, [pc, #4]	; (8006360 <__errno+0x8>)
 800635a:	6818      	ldr	r0, [r3, #0]
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	20000088 	.word	0x20000088

08006364 <__libc_init_array>:
 8006364:	b570      	push	{r4, r5, r6, lr}
 8006366:	4d0d      	ldr	r5, [pc, #52]	; (800639c <__libc_init_array+0x38>)
 8006368:	4c0d      	ldr	r4, [pc, #52]	; (80063a0 <__libc_init_array+0x3c>)
 800636a:	1b64      	subs	r4, r4, r5
 800636c:	10a4      	asrs	r4, r4, #2
 800636e:	2600      	movs	r6, #0
 8006370:	42a6      	cmp	r6, r4
 8006372:	d109      	bne.n	8006388 <__libc_init_array+0x24>
 8006374:	4d0b      	ldr	r5, [pc, #44]	; (80063a4 <__libc_init_array+0x40>)
 8006376:	4c0c      	ldr	r4, [pc, #48]	; (80063a8 <__libc_init_array+0x44>)
 8006378:	f004 fc92 	bl	800aca0 <_init>
 800637c:	1b64      	subs	r4, r4, r5
 800637e:	10a4      	asrs	r4, r4, #2
 8006380:	2600      	movs	r6, #0
 8006382:	42a6      	cmp	r6, r4
 8006384:	d105      	bne.n	8006392 <__libc_init_array+0x2e>
 8006386:	bd70      	pop	{r4, r5, r6, pc}
 8006388:	f855 3b04 	ldr.w	r3, [r5], #4
 800638c:	4798      	blx	r3
 800638e:	3601      	adds	r6, #1
 8006390:	e7ee      	b.n	8006370 <__libc_init_array+0xc>
 8006392:	f855 3b04 	ldr.w	r3, [r5], #4
 8006396:	4798      	blx	r3
 8006398:	3601      	adds	r6, #1
 800639a:	e7f2      	b.n	8006382 <__libc_init_array+0x1e>
 800639c:	0800cc64 	.word	0x0800cc64
 80063a0:	0800cc64 	.word	0x0800cc64
 80063a4:	0800cc64 	.word	0x0800cc64
 80063a8:	0800cc68 	.word	0x0800cc68

080063ac <memset>:
 80063ac:	4402      	add	r2, r0
 80063ae:	4603      	mov	r3, r0
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d100      	bne.n	80063b6 <memset+0xa>
 80063b4:	4770      	bx	lr
 80063b6:	f803 1b01 	strb.w	r1, [r3], #1
 80063ba:	e7f9      	b.n	80063b0 <memset+0x4>

080063bc <__cvt>:
 80063bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063c0:	ec55 4b10 	vmov	r4, r5, d0
 80063c4:	2d00      	cmp	r5, #0
 80063c6:	460e      	mov	r6, r1
 80063c8:	4619      	mov	r1, r3
 80063ca:	462b      	mov	r3, r5
 80063cc:	bfbb      	ittet	lt
 80063ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80063d2:	461d      	movlt	r5, r3
 80063d4:	2300      	movge	r3, #0
 80063d6:	232d      	movlt	r3, #45	; 0x2d
 80063d8:	700b      	strb	r3, [r1, #0]
 80063da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80063e0:	4691      	mov	r9, r2
 80063e2:	f023 0820 	bic.w	r8, r3, #32
 80063e6:	bfbc      	itt	lt
 80063e8:	4622      	movlt	r2, r4
 80063ea:	4614      	movlt	r4, r2
 80063ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063f0:	d005      	beq.n	80063fe <__cvt+0x42>
 80063f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80063f6:	d100      	bne.n	80063fa <__cvt+0x3e>
 80063f8:	3601      	adds	r6, #1
 80063fa:	2102      	movs	r1, #2
 80063fc:	e000      	b.n	8006400 <__cvt+0x44>
 80063fe:	2103      	movs	r1, #3
 8006400:	ab03      	add	r3, sp, #12
 8006402:	9301      	str	r3, [sp, #4]
 8006404:	ab02      	add	r3, sp, #8
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	ec45 4b10 	vmov	d0, r4, r5
 800640c:	4653      	mov	r3, sl
 800640e:	4632      	mov	r2, r6
 8006410:	f001 fdae 	bl	8007f70 <_dtoa_r>
 8006414:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006418:	4607      	mov	r7, r0
 800641a:	d102      	bne.n	8006422 <__cvt+0x66>
 800641c:	f019 0f01 	tst.w	r9, #1
 8006420:	d022      	beq.n	8006468 <__cvt+0xac>
 8006422:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006426:	eb07 0906 	add.w	r9, r7, r6
 800642a:	d110      	bne.n	800644e <__cvt+0x92>
 800642c:	783b      	ldrb	r3, [r7, #0]
 800642e:	2b30      	cmp	r3, #48	; 0x30
 8006430:	d10a      	bne.n	8006448 <__cvt+0x8c>
 8006432:	2200      	movs	r2, #0
 8006434:	2300      	movs	r3, #0
 8006436:	4620      	mov	r0, r4
 8006438:	4629      	mov	r1, r5
 800643a:	f7fa fb55 	bl	8000ae8 <__aeabi_dcmpeq>
 800643e:	b918      	cbnz	r0, 8006448 <__cvt+0x8c>
 8006440:	f1c6 0601 	rsb	r6, r6, #1
 8006444:	f8ca 6000 	str.w	r6, [sl]
 8006448:	f8da 3000 	ldr.w	r3, [sl]
 800644c:	4499      	add	r9, r3
 800644e:	2200      	movs	r2, #0
 8006450:	2300      	movs	r3, #0
 8006452:	4620      	mov	r0, r4
 8006454:	4629      	mov	r1, r5
 8006456:	f7fa fb47 	bl	8000ae8 <__aeabi_dcmpeq>
 800645a:	b108      	cbz	r0, 8006460 <__cvt+0xa4>
 800645c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006460:	2230      	movs	r2, #48	; 0x30
 8006462:	9b03      	ldr	r3, [sp, #12]
 8006464:	454b      	cmp	r3, r9
 8006466:	d307      	bcc.n	8006478 <__cvt+0xbc>
 8006468:	9b03      	ldr	r3, [sp, #12]
 800646a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800646c:	1bdb      	subs	r3, r3, r7
 800646e:	4638      	mov	r0, r7
 8006470:	6013      	str	r3, [r2, #0]
 8006472:	b004      	add	sp, #16
 8006474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006478:	1c59      	adds	r1, r3, #1
 800647a:	9103      	str	r1, [sp, #12]
 800647c:	701a      	strb	r2, [r3, #0]
 800647e:	e7f0      	b.n	8006462 <__cvt+0xa6>

08006480 <__exponent>:
 8006480:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006482:	4603      	mov	r3, r0
 8006484:	2900      	cmp	r1, #0
 8006486:	bfb8      	it	lt
 8006488:	4249      	neglt	r1, r1
 800648a:	f803 2b02 	strb.w	r2, [r3], #2
 800648e:	bfb4      	ite	lt
 8006490:	222d      	movlt	r2, #45	; 0x2d
 8006492:	222b      	movge	r2, #43	; 0x2b
 8006494:	2909      	cmp	r1, #9
 8006496:	7042      	strb	r2, [r0, #1]
 8006498:	dd2a      	ble.n	80064f0 <__exponent+0x70>
 800649a:	f10d 0407 	add.w	r4, sp, #7
 800649e:	46a4      	mov	ip, r4
 80064a0:	270a      	movs	r7, #10
 80064a2:	46a6      	mov	lr, r4
 80064a4:	460a      	mov	r2, r1
 80064a6:	fb91 f6f7 	sdiv	r6, r1, r7
 80064aa:	fb07 1516 	mls	r5, r7, r6, r1
 80064ae:	3530      	adds	r5, #48	; 0x30
 80064b0:	2a63      	cmp	r2, #99	; 0x63
 80064b2:	f104 34ff 	add.w	r4, r4, #4294967295
 80064b6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80064ba:	4631      	mov	r1, r6
 80064bc:	dcf1      	bgt.n	80064a2 <__exponent+0x22>
 80064be:	3130      	adds	r1, #48	; 0x30
 80064c0:	f1ae 0502 	sub.w	r5, lr, #2
 80064c4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80064c8:	1c44      	adds	r4, r0, #1
 80064ca:	4629      	mov	r1, r5
 80064cc:	4561      	cmp	r1, ip
 80064ce:	d30a      	bcc.n	80064e6 <__exponent+0x66>
 80064d0:	f10d 0209 	add.w	r2, sp, #9
 80064d4:	eba2 020e 	sub.w	r2, r2, lr
 80064d8:	4565      	cmp	r5, ip
 80064da:	bf88      	it	hi
 80064dc:	2200      	movhi	r2, #0
 80064de:	4413      	add	r3, r2
 80064e0:	1a18      	subs	r0, r3, r0
 80064e2:	b003      	add	sp, #12
 80064e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064ea:	f804 2f01 	strb.w	r2, [r4, #1]!
 80064ee:	e7ed      	b.n	80064cc <__exponent+0x4c>
 80064f0:	2330      	movs	r3, #48	; 0x30
 80064f2:	3130      	adds	r1, #48	; 0x30
 80064f4:	7083      	strb	r3, [r0, #2]
 80064f6:	70c1      	strb	r1, [r0, #3]
 80064f8:	1d03      	adds	r3, r0, #4
 80064fa:	e7f1      	b.n	80064e0 <__exponent+0x60>

080064fc <_printf_float>:
 80064fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006500:	ed2d 8b02 	vpush	{d8}
 8006504:	b08d      	sub	sp, #52	; 0x34
 8006506:	460c      	mov	r4, r1
 8006508:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800650c:	4616      	mov	r6, r2
 800650e:	461f      	mov	r7, r3
 8006510:	4605      	mov	r5, r0
 8006512:	f002 fe8b 	bl	800922c <_localeconv_r>
 8006516:	f8d0 a000 	ldr.w	sl, [r0]
 800651a:	4650      	mov	r0, sl
 800651c:	f7f9 fe68 	bl	80001f0 <strlen>
 8006520:	2300      	movs	r3, #0
 8006522:	930a      	str	r3, [sp, #40]	; 0x28
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	9305      	str	r3, [sp, #20]
 8006528:	f8d8 3000 	ldr.w	r3, [r8]
 800652c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006530:	3307      	adds	r3, #7
 8006532:	f023 0307 	bic.w	r3, r3, #7
 8006536:	f103 0208 	add.w	r2, r3, #8
 800653a:	f8c8 2000 	str.w	r2, [r8]
 800653e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006542:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006546:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800654a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800654e:	9307      	str	r3, [sp, #28]
 8006550:	f8cd 8018 	str.w	r8, [sp, #24]
 8006554:	ee08 0a10 	vmov	s16, r0
 8006558:	4b9f      	ldr	r3, [pc, #636]	; (80067d8 <_printf_float+0x2dc>)
 800655a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800655e:	f04f 32ff 	mov.w	r2, #4294967295
 8006562:	f7fa faf3 	bl	8000b4c <__aeabi_dcmpun>
 8006566:	bb88      	cbnz	r0, 80065cc <_printf_float+0xd0>
 8006568:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800656c:	4b9a      	ldr	r3, [pc, #616]	; (80067d8 <_printf_float+0x2dc>)
 800656e:	f04f 32ff 	mov.w	r2, #4294967295
 8006572:	f7fa facd 	bl	8000b10 <__aeabi_dcmple>
 8006576:	bb48      	cbnz	r0, 80065cc <_printf_float+0xd0>
 8006578:	2200      	movs	r2, #0
 800657a:	2300      	movs	r3, #0
 800657c:	4640      	mov	r0, r8
 800657e:	4649      	mov	r1, r9
 8006580:	f7fa fabc 	bl	8000afc <__aeabi_dcmplt>
 8006584:	b110      	cbz	r0, 800658c <_printf_float+0x90>
 8006586:	232d      	movs	r3, #45	; 0x2d
 8006588:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800658c:	4b93      	ldr	r3, [pc, #588]	; (80067dc <_printf_float+0x2e0>)
 800658e:	4894      	ldr	r0, [pc, #592]	; (80067e0 <_printf_float+0x2e4>)
 8006590:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006594:	bf94      	ite	ls
 8006596:	4698      	movls	r8, r3
 8006598:	4680      	movhi	r8, r0
 800659a:	2303      	movs	r3, #3
 800659c:	6123      	str	r3, [r4, #16]
 800659e:	9b05      	ldr	r3, [sp, #20]
 80065a0:	f023 0204 	bic.w	r2, r3, #4
 80065a4:	6022      	str	r2, [r4, #0]
 80065a6:	f04f 0900 	mov.w	r9, #0
 80065aa:	9700      	str	r7, [sp, #0]
 80065ac:	4633      	mov	r3, r6
 80065ae:	aa0b      	add	r2, sp, #44	; 0x2c
 80065b0:	4621      	mov	r1, r4
 80065b2:	4628      	mov	r0, r5
 80065b4:	f000 f9d8 	bl	8006968 <_printf_common>
 80065b8:	3001      	adds	r0, #1
 80065ba:	f040 8090 	bne.w	80066de <_printf_float+0x1e2>
 80065be:	f04f 30ff 	mov.w	r0, #4294967295
 80065c2:	b00d      	add	sp, #52	; 0x34
 80065c4:	ecbd 8b02 	vpop	{d8}
 80065c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065cc:	4642      	mov	r2, r8
 80065ce:	464b      	mov	r3, r9
 80065d0:	4640      	mov	r0, r8
 80065d2:	4649      	mov	r1, r9
 80065d4:	f7fa faba 	bl	8000b4c <__aeabi_dcmpun>
 80065d8:	b140      	cbz	r0, 80065ec <_printf_float+0xf0>
 80065da:	464b      	mov	r3, r9
 80065dc:	2b00      	cmp	r3, #0
 80065de:	bfbc      	itt	lt
 80065e0:	232d      	movlt	r3, #45	; 0x2d
 80065e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80065e6:	487f      	ldr	r0, [pc, #508]	; (80067e4 <_printf_float+0x2e8>)
 80065e8:	4b7f      	ldr	r3, [pc, #508]	; (80067e8 <_printf_float+0x2ec>)
 80065ea:	e7d1      	b.n	8006590 <_printf_float+0x94>
 80065ec:	6863      	ldr	r3, [r4, #4]
 80065ee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80065f2:	9206      	str	r2, [sp, #24]
 80065f4:	1c5a      	adds	r2, r3, #1
 80065f6:	d13f      	bne.n	8006678 <_printf_float+0x17c>
 80065f8:	2306      	movs	r3, #6
 80065fa:	6063      	str	r3, [r4, #4]
 80065fc:	9b05      	ldr	r3, [sp, #20]
 80065fe:	6861      	ldr	r1, [r4, #4]
 8006600:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006604:	2300      	movs	r3, #0
 8006606:	9303      	str	r3, [sp, #12]
 8006608:	ab0a      	add	r3, sp, #40	; 0x28
 800660a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800660e:	ab09      	add	r3, sp, #36	; 0x24
 8006610:	ec49 8b10 	vmov	d0, r8, r9
 8006614:	9300      	str	r3, [sp, #0]
 8006616:	6022      	str	r2, [r4, #0]
 8006618:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800661c:	4628      	mov	r0, r5
 800661e:	f7ff fecd 	bl	80063bc <__cvt>
 8006622:	9b06      	ldr	r3, [sp, #24]
 8006624:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006626:	2b47      	cmp	r3, #71	; 0x47
 8006628:	4680      	mov	r8, r0
 800662a:	d108      	bne.n	800663e <_printf_float+0x142>
 800662c:	1cc8      	adds	r0, r1, #3
 800662e:	db02      	blt.n	8006636 <_printf_float+0x13a>
 8006630:	6863      	ldr	r3, [r4, #4]
 8006632:	4299      	cmp	r1, r3
 8006634:	dd41      	ble.n	80066ba <_printf_float+0x1be>
 8006636:	f1ab 0b02 	sub.w	fp, fp, #2
 800663a:	fa5f fb8b 	uxtb.w	fp, fp
 800663e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006642:	d820      	bhi.n	8006686 <_printf_float+0x18a>
 8006644:	3901      	subs	r1, #1
 8006646:	465a      	mov	r2, fp
 8006648:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800664c:	9109      	str	r1, [sp, #36]	; 0x24
 800664e:	f7ff ff17 	bl	8006480 <__exponent>
 8006652:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006654:	1813      	adds	r3, r2, r0
 8006656:	2a01      	cmp	r2, #1
 8006658:	4681      	mov	r9, r0
 800665a:	6123      	str	r3, [r4, #16]
 800665c:	dc02      	bgt.n	8006664 <_printf_float+0x168>
 800665e:	6822      	ldr	r2, [r4, #0]
 8006660:	07d2      	lsls	r2, r2, #31
 8006662:	d501      	bpl.n	8006668 <_printf_float+0x16c>
 8006664:	3301      	adds	r3, #1
 8006666:	6123      	str	r3, [r4, #16]
 8006668:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800666c:	2b00      	cmp	r3, #0
 800666e:	d09c      	beq.n	80065aa <_printf_float+0xae>
 8006670:	232d      	movs	r3, #45	; 0x2d
 8006672:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006676:	e798      	b.n	80065aa <_printf_float+0xae>
 8006678:	9a06      	ldr	r2, [sp, #24]
 800667a:	2a47      	cmp	r2, #71	; 0x47
 800667c:	d1be      	bne.n	80065fc <_printf_float+0x100>
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1bc      	bne.n	80065fc <_printf_float+0x100>
 8006682:	2301      	movs	r3, #1
 8006684:	e7b9      	b.n	80065fa <_printf_float+0xfe>
 8006686:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800668a:	d118      	bne.n	80066be <_printf_float+0x1c2>
 800668c:	2900      	cmp	r1, #0
 800668e:	6863      	ldr	r3, [r4, #4]
 8006690:	dd0b      	ble.n	80066aa <_printf_float+0x1ae>
 8006692:	6121      	str	r1, [r4, #16]
 8006694:	b913      	cbnz	r3, 800669c <_printf_float+0x1a0>
 8006696:	6822      	ldr	r2, [r4, #0]
 8006698:	07d0      	lsls	r0, r2, #31
 800669a:	d502      	bpl.n	80066a2 <_printf_float+0x1a6>
 800669c:	3301      	adds	r3, #1
 800669e:	440b      	add	r3, r1
 80066a0:	6123      	str	r3, [r4, #16]
 80066a2:	65a1      	str	r1, [r4, #88]	; 0x58
 80066a4:	f04f 0900 	mov.w	r9, #0
 80066a8:	e7de      	b.n	8006668 <_printf_float+0x16c>
 80066aa:	b913      	cbnz	r3, 80066b2 <_printf_float+0x1b6>
 80066ac:	6822      	ldr	r2, [r4, #0]
 80066ae:	07d2      	lsls	r2, r2, #31
 80066b0:	d501      	bpl.n	80066b6 <_printf_float+0x1ba>
 80066b2:	3302      	adds	r3, #2
 80066b4:	e7f4      	b.n	80066a0 <_printf_float+0x1a4>
 80066b6:	2301      	movs	r3, #1
 80066b8:	e7f2      	b.n	80066a0 <_printf_float+0x1a4>
 80066ba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80066be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066c0:	4299      	cmp	r1, r3
 80066c2:	db05      	blt.n	80066d0 <_printf_float+0x1d4>
 80066c4:	6823      	ldr	r3, [r4, #0]
 80066c6:	6121      	str	r1, [r4, #16]
 80066c8:	07d8      	lsls	r0, r3, #31
 80066ca:	d5ea      	bpl.n	80066a2 <_printf_float+0x1a6>
 80066cc:	1c4b      	adds	r3, r1, #1
 80066ce:	e7e7      	b.n	80066a0 <_printf_float+0x1a4>
 80066d0:	2900      	cmp	r1, #0
 80066d2:	bfd4      	ite	le
 80066d4:	f1c1 0202 	rsble	r2, r1, #2
 80066d8:	2201      	movgt	r2, #1
 80066da:	4413      	add	r3, r2
 80066dc:	e7e0      	b.n	80066a0 <_printf_float+0x1a4>
 80066de:	6823      	ldr	r3, [r4, #0]
 80066e0:	055a      	lsls	r2, r3, #21
 80066e2:	d407      	bmi.n	80066f4 <_printf_float+0x1f8>
 80066e4:	6923      	ldr	r3, [r4, #16]
 80066e6:	4642      	mov	r2, r8
 80066e8:	4631      	mov	r1, r6
 80066ea:	4628      	mov	r0, r5
 80066ec:	47b8      	blx	r7
 80066ee:	3001      	adds	r0, #1
 80066f0:	d12c      	bne.n	800674c <_printf_float+0x250>
 80066f2:	e764      	b.n	80065be <_printf_float+0xc2>
 80066f4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066f8:	f240 80e0 	bls.w	80068bc <_printf_float+0x3c0>
 80066fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006700:	2200      	movs	r2, #0
 8006702:	2300      	movs	r3, #0
 8006704:	f7fa f9f0 	bl	8000ae8 <__aeabi_dcmpeq>
 8006708:	2800      	cmp	r0, #0
 800670a:	d034      	beq.n	8006776 <_printf_float+0x27a>
 800670c:	4a37      	ldr	r2, [pc, #220]	; (80067ec <_printf_float+0x2f0>)
 800670e:	2301      	movs	r3, #1
 8006710:	4631      	mov	r1, r6
 8006712:	4628      	mov	r0, r5
 8006714:	47b8      	blx	r7
 8006716:	3001      	adds	r0, #1
 8006718:	f43f af51 	beq.w	80065be <_printf_float+0xc2>
 800671c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006720:	429a      	cmp	r2, r3
 8006722:	db02      	blt.n	800672a <_printf_float+0x22e>
 8006724:	6823      	ldr	r3, [r4, #0]
 8006726:	07d8      	lsls	r0, r3, #31
 8006728:	d510      	bpl.n	800674c <_printf_float+0x250>
 800672a:	ee18 3a10 	vmov	r3, s16
 800672e:	4652      	mov	r2, sl
 8006730:	4631      	mov	r1, r6
 8006732:	4628      	mov	r0, r5
 8006734:	47b8      	blx	r7
 8006736:	3001      	adds	r0, #1
 8006738:	f43f af41 	beq.w	80065be <_printf_float+0xc2>
 800673c:	f04f 0800 	mov.w	r8, #0
 8006740:	f104 091a 	add.w	r9, r4, #26
 8006744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006746:	3b01      	subs	r3, #1
 8006748:	4543      	cmp	r3, r8
 800674a:	dc09      	bgt.n	8006760 <_printf_float+0x264>
 800674c:	6823      	ldr	r3, [r4, #0]
 800674e:	079b      	lsls	r3, r3, #30
 8006750:	f100 8105 	bmi.w	800695e <_printf_float+0x462>
 8006754:	68e0      	ldr	r0, [r4, #12]
 8006756:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006758:	4298      	cmp	r0, r3
 800675a:	bfb8      	it	lt
 800675c:	4618      	movlt	r0, r3
 800675e:	e730      	b.n	80065c2 <_printf_float+0xc6>
 8006760:	2301      	movs	r3, #1
 8006762:	464a      	mov	r2, r9
 8006764:	4631      	mov	r1, r6
 8006766:	4628      	mov	r0, r5
 8006768:	47b8      	blx	r7
 800676a:	3001      	adds	r0, #1
 800676c:	f43f af27 	beq.w	80065be <_printf_float+0xc2>
 8006770:	f108 0801 	add.w	r8, r8, #1
 8006774:	e7e6      	b.n	8006744 <_printf_float+0x248>
 8006776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006778:	2b00      	cmp	r3, #0
 800677a:	dc39      	bgt.n	80067f0 <_printf_float+0x2f4>
 800677c:	4a1b      	ldr	r2, [pc, #108]	; (80067ec <_printf_float+0x2f0>)
 800677e:	2301      	movs	r3, #1
 8006780:	4631      	mov	r1, r6
 8006782:	4628      	mov	r0, r5
 8006784:	47b8      	blx	r7
 8006786:	3001      	adds	r0, #1
 8006788:	f43f af19 	beq.w	80065be <_printf_float+0xc2>
 800678c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006790:	4313      	orrs	r3, r2
 8006792:	d102      	bne.n	800679a <_printf_float+0x29e>
 8006794:	6823      	ldr	r3, [r4, #0]
 8006796:	07d9      	lsls	r1, r3, #31
 8006798:	d5d8      	bpl.n	800674c <_printf_float+0x250>
 800679a:	ee18 3a10 	vmov	r3, s16
 800679e:	4652      	mov	r2, sl
 80067a0:	4631      	mov	r1, r6
 80067a2:	4628      	mov	r0, r5
 80067a4:	47b8      	blx	r7
 80067a6:	3001      	adds	r0, #1
 80067a8:	f43f af09 	beq.w	80065be <_printf_float+0xc2>
 80067ac:	f04f 0900 	mov.w	r9, #0
 80067b0:	f104 0a1a 	add.w	sl, r4, #26
 80067b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067b6:	425b      	negs	r3, r3
 80067b8:	454b      	cmp	r3, r9
 80067ba:	dc01      	bgt.n	80067c0 <_printf_float+0x2c4>
 80067bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067be:	e792      	b.n	80066e6 <_printf_float+0x1ea>
 80067c0:	2301      	movs	r3, #1
 80067c2:	4652      	mov	r2, sl
 80067c4:	4631      	mov	r1, r6
 80067c6:	4628      	mov	r0, r5
 80067c8:	47b8      	blx	r7
 80067ca:	3001      	adds	r0, #1
 80067cc:	f43f aef7 	beq.w	80065be <_printf_float+0xc2>
 80067d0:	f109 0901 	add.w	r9, r9, #1
 80067d4:	e7ee      	b.n	80067b4 <_printf_float+0x2b8>
 80067d6:	bf00      	nop
 80067d8:	7fefffff 	.word	0x7fefffff
 80067dc:	0800c7bc 	.word	0x0800c7bc
 80067e0:	0800c7c0 	.word	0x0800c7c0
 80067e4:	0800c7c8 	.word	0x0800c7c8
 80067e8:	0800c7c4 	.word	0x0800c7c4
 80067ec:	0800c7cc 	.word	0x0800c7cc
 80067f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067f4:	429a      	cmp	r2, r3
 80067f6:	bfa8      	it	ge
 80067f8:	461a      	movge	r2, r3
 80067fa:	2a00      	cmp	r2, #0
 80067fc:	4691      	mov	r9, r2
 80067fe:	dc37      	bgt.n	8006870 <_printf_float+0x374>
 8006800:	f04f 0b00 	mov.w	fp, #0
 8006804:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006808:	f104 021a 	add.w	r2, r4, #26
 800680c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800680e:	9305      	str	r3, [sp, #20]
 8006810:	eba3 0309 	sub.w	r3, r3, r9
 8006814:	455b      	cmp	r3, fp
 8006816:	dc33      	bgt.n	8006880 <_printf_float+0x384>
 8006818:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800681c:	429a      	cmp	r2, r3
 800681e:	db3b      	blt.n	8006898 <_printf_float+0x39c>
 8006820:	6823      	ldr	r3, [r4, #0]
 8006822:	07da      	lsls	r2, r3, #31
 8006824:	d438      	bmi.n	8006898 <_printf_float+0x39c>
 8006826:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006828:	9a05      	ldr	r2, [sp, #20]
 800682a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800682c:	1a9a      	subs	r2, r3, r2
 800682e:	eba3 0901 	sub.w	r9, r3, r1
 8006832:	4591      	cmp	r9, r2
 8006834:	bfa8      	it	ge
 8006836:	4691      	movge	r9, r2
 8006838:	f1b9 0f00 	cmp.w	r9, #0
 800683c:	dc35      	bgt.n	80068aa <_printf_float+0x3ae>
 800683e:	f04f 0800 	mov.w	r8, #0
 8006842:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006846:	f104 0a1a 	add.w	sl, r4, #26
 800684a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800684e:	1a9b      	subs	r3, r3, r2
 8006850:	eba3 0309 	sub.w	r3, r3, r9
 8006854:	4543      	cmp	r3, r8
 8006856:	f77f af79 	ble.w	800674c <_printf_float+0x250>
 800685a:	2301      	movs	r3, #1
 800685c:	4652      	mov	r2, sl
 800685e:	4631      	mov	r1, r6
 8006860:	4628      	mov	r0, r5
 8006862:	47b8      	blx	r7
 8006864:	3001      	adds	r0, #1
 8006866:	f43f aeaa 	beq.w	80065be <_printf_float+0xc2>
 800686a:	f108 0801 	add.w	r8, r8, #1
 800686e:	e7ec      	b.n	800684a <_printf_float+0x34e>
 8006870:	4613      	mov	r3, r2
 8006872:	4631      	mov	r1, r6
 8006874:	4642      	mov	r2, r8
 8006876:	4628      	mov	r0, r5
 8006878:	47b8      	blx	r7
 800687a:	3001      	adds	r0, #1
 800687c:	d1c0      	bne.n	8006800 <_printf_float+0x304>
 800687e:	e69e      	b.n	80065be <_printf_float+0xc2>
 8006880:	2301      	movs	r3, #1
 8006882:	4631      	mov	r1, r6
 8006884:	4628      	mov	r0, r5
 8006886:	9205      	str	r2, [sp, #20]
 8006888:	47b8      	blx	r7
 800688a:	3001      	adds	r0, #1
 800688c:	f43f ae97 	beq.w	80065be <_printf_float+0xc2>
 8006890:	9a05      	ldr	r2, [sp, #20]
 8006892:	f10b 0b01 	add.w	fp, fp, #1
 8006896:	e7b9      	b.n	800680c <_printf_float+0x310>
 8006898:	ee18 3a10 	vmov	r3, s16
 800689c:	4652      	mov	r2, sl
 800689e:	4631      	mov	r1, r6
 80068a0:	4628      	mov	r0, r5
 80068a2:	47b8      	blx	r7
 80068a4:	3001      	adds	r0, #1
 80068a6:	d1be      	bne.n	8006826 <_printf_float+0x32a>
 80068a8:	e689      	b.n	80065be <_printf_float+0xc2>
 80068aa:	9a05      	ldr	r2, [sp, #20]
 80068ac:	464b      	mov	r3, r9
 80068ae:	4442      	add	r2, r8
 80068b0:	4631      	mov	r1, r6
 80068b2:	4628      	mov	r0, r5
 80068b4:	47b8      	blx	r7
 80068b6:	3001      	adds	r0, #1
 80068b8:	d1c1      	bne.n	800683e <_printf_float+0x342>
 80068ba:	e680      	b.n	80065be <_printf_float+0xc2>
 80068bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068be:	2a01      	cmp	r2, #1
 80068c0:	dc01      	bgt.n	80068c6 <_printf_float+0x3ca>
 80068c2:	07db      	lsls	r3, r3, #31
 80068c4:	d538      	bpl.n	8006938 <_printf_float+0x43c>
 80068c6:	2301      	movs	r3, #1
 80068c8:	4642      	mov	r2, r8
 80068ca:	4631      	mov	r1, r6
 80068cc:	4628      	mov	r0, r5
 80068ce:	47b8      	blx	r7
 80068d0:	3001      	adds	r0, #1
 80068d2:	f43f ae74 	beq.w	80065be <_printf_float+0xc2>
 80068d6:	ee18 3a10 	vmov	r3, s16
 80068da:	4652      	mov	r2, sl
 80068dc:	4631      	mov	r1, r6
 80068de:	4628      	mov	r0, r5
 80068e0:	47b8      	blx	r7
 80068e2:	3001      	adds	r0, #1
 80068e4:	f43f ae6b 	beq.w	80065be <_printf_float+0xc2>
 80068e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068ec:	2200      	movs	r2, #0
 80068ee:	2300      	movs	r3, #0
 80068f0:	f7fa f8fa 	bl	8000ae8 <__aeabi_dcmpeq>
 80068f4:	b9d8      	cbnz	r0, 800692e <_printf_float+0x432>
 80068f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068f8:	f108 0201 	add.w	r2, r8, #1
 80068fc:	3b01      	subs	r3, #1
 80068fe:	4631      	mov	r1, r6
 8006900:	4628      	mov	r0, r5
 8006902:	47b8      	blx	r7
 8006904:	3001      	adds	r0, #1
 8006906:	d10e      	bne.n	8006926 <_printf_float+0x42a>
 8006908:	e659      	b.n	80065be <_printf_float+0xc2>
 800690a:	2301      	movs	r3, #1
 800690c:	4652      	mov	r2, sl
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	47b8      	blx	r7
 8006914:	3001      	adds	r0, #1
 8006916:	f43f ae52 	beq.w	80065be <_printf_float+0xc2>
 800691a:	f108 0801 	add.w	r8, r8, #1
 800691e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006920:	3b01      	subs	r3, #1
 8006922:	4543      	cmp	r3, r8
 8006924:	dcf1      	bgt.n	800690a <_printf_float+0x40e>
 8006926:	464b      	mov	r3, r9
 8006928:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800692c:	e6dc      	b.n	80066e8 <_printf_float+0x1ec>
 800692e:	f04f 0800 	mov.w	r8, #0
 8006932:	f104 0a1a 	add.w	sl, r4, #26
 8006936:	e7f2      	b.n	800691e <_printf_float+0x422>
 8006938:	2301      	movs	r3, #1
 800693a:	4642      	mov	r2, r8
 800693c:	e7df      	b.n	80068fe <_printf_float+0x402>
 800693e:	2301      	movs	r3, #1
 8006940:	464a      	mov	r2, r9
 8006942:	4631      	mov	r1, r6
 8006944:	4628      	mov	r0, r5
 8006946:	47b8      	blx	r7
 8006948:	3001      	adds	r0, #1
 800694a:	f43f ae38 	beq.w	80065be <_printf_float+0xc2>
 800694e:	f108 0801 	add.w	r8, r8, #1
 8006952:	68e3      	ldr	r3, [r4, #12]
 8006954:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006956:	1a5b      	subs	r3, r3, r1
 8006958:	4543      	cmp	r3, r8
 800695a:	dcf0      	bgt.n	800693e <_printf_float+0x442>
 800695c:	e6fa      	b.n	8006754 <_printf_float+0x258>
 800695e:	f04f 0800 	mov.w	r8, #0
 8006962:	f104 0919 	add.w	r9, r4, #25
 8006966:	e7f4      	b.n	8006952 <_printf_float+0x456>

08006968 <_printf_common>:
 8006968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800696c:	4616      	mov	r6, r2
 800696e:	4699      	mov	r9, r3
 8006970:	688a      	ldr	r2, [r1, #8]
 8006972:	690b      	ldr	r3, [r1, #16]
 8006974:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006978:	4293      	cmp	r3, r2
 800697a:	bfb8      	it	lt
 800697c:	4613      	movlt	r3, r2
 800697e:	6033      	str	r3, [r6, #0]
 8006980:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006984:	4607      	mov	r7, r0
 8006986:	460c      	mov	r4, r1
 8006988:	b10a      	cbz	r2, 800698e <_printf_common+0x26>
 800698a:	3301      	adds	r3, #1
 800698c:	6033      	str	r3, [r6, #0]
 800698e:	6823      	ldr	r3, [r4, #0]
 8006990:	0699      	lsls	r1, r3, #26
 8006992:	bf42      	ittt	mi
 8006994:	6833      	ldrmi	r3, [r6, #0]
 8006996:	3302      	addmi	r3, #2
 8006998:	6033      	strmi	r3, [r6, #0]
 800699a:	6825      	ldr	r5, [r4, #0]
 800699c:	f015 0506 	ands.w	r5, r5, #6
 80069a0:	d106      	bne.n	80069b0 <_printf_common+0x48>
 80069a2:	f104 0a19 	add.w	sl, r4, #25
 80069a6:	68e3      	ldr	r3, [r4, #12]
 80069a8:	6832      	ldr	r2, [r6, #0]
 80069aa:	1a9b      	subs	r3, r3, r2
 80069ac:	42ab      	cmp	r3, r5
 80069ae:	dc26      	bgt.n	80069fe <_printf_common+0x96>
 80069b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80069b4:	1e13      	subs	r3, r2, #0
 80069b6:	6822      	ldr	r2, [r4, #0]
 80069b8:	bf18      	it	ne
 80069ba:	2301      	movne	r3, #1
 80069bc:	0692      	lsls	r2, r2, #26
 80069be:	d42b      	bmi.n	8006a18 <_printf_common+0xb0>
 80069c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069c4:	4649      	mov	r1, r9
 80069c6:	4638      	mov	r0, r7
 80069c8:	47c0      	blx	r8
 80069ca:	3001      	adds	r0, #1
 80069cc:	d01e      	beq.n	8006a0c <_printf_common+0xa4>
 80069ce:	6823      	ldr	r3, [r4, #0]
 80069d0:	68e5      	ldr	r5, [r4, #12]
 80069d2:	6832      	ldr	r2, [r6, #0]
 80069d4:	f003 0306 	and.w	r3, r3, #6
 80069d8:	2b04      	cmp	r3, #4
 80069da:	bf08      	it	eq
 80069dc:	1aad      	subeq	r5, r5, r2
 80069de:	68a3      	ldr	r3, [r4, #8]
 80069e0:	6922      	ldr	r2, [r4, #16]
 80069e2:	bf0c      	ite	eq
 80069e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069e8:	2500      	movne	r5, #0
 80069ea:	4293      	cmp	r3, r2
 80069ec:	bfc4      	itt	gt
 80069ee:	1a9b      	subgt	r3, r3, r2
 80069f0:	18ed      	addgt	r5, r5, r3
 80069f2:	2600      	movs	r6, #0
 80069f4:	341a      	adds	r4, #26
 80069f6:	42b5      	cmp	r5, r6
 80069f8:	d11a      	bne.n	8006a30 <_printf_common+0xc8>
 80069fa:	2000      	movs	r0, #0
 80069fc:	e008      	b.n	8006a10 <_printf_common+0xa8>
 80069fe:	2301      	movs	r3, #1
 8006a00:	4652      	mov	r2, sl
 8006a02:	4649      	mov	r1, r9
 8006a04:	4638      	mov	r0, r7
 8006a06:	47c0      	blx	r8
 8006a08:	3001      	adds	r0, #1
 8006a0a:	d103      	bne.n	8006a14 <_printf_common+0xac>
 8006a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a14:	3501      	adds	r5, #1
 8006a16:	e7c6      	b.n	80069a6 <_printf_common+0x3e>
 8006a18:	18e1      	adds	r1, r4, r3
 8006a1a:	1c5a      	adds	r2, r3, #1
 8006a1c:	2030      	movs	r0, #48	; 0x30
 8006a1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a22:	4422      	add	r2, r4
 8006a24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a2c:	3302      	adds	r3, #2
 8006a2e:	e7c7      	b.n	80069c0 <_printf_common+0x58>
 8006a30:	2301      	movs	r3, #1
 8006a32:	4622      	mov	r2, r4
 8006a34:	4649      	mov	r1, r9
 8006a36:	4638      	mov	r0, r7
 8006a38:	47c0      	blx	r8
 8006a3a:	3001      	adds	r0, #1
 8006a3c:	d0e6      	beq.n	8006a0c <_printf_common+0xa4>
 8006a3e:	3601      	adds	r6, #1
 8006a40:	e7d9      	b.n	80069f6 <_printf_common+0x8e>
	...

08006a44 <_printf_i>:
 8006a44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a48:	7e0f      	ldrb	r7, [r1, #24]
 8006a4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a4c:	2f78      	cmp	r7, #120	; 0x78
 8006a4e:	4691      	mov	r9, r2
 8006a50:	4680      	mov	r8, r0
 8006a52:	460c      	mov	r4, r1
 8006a54:	469a      	mov	sl, r3
 8006a56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a5a:	d807      	bhi.n	8006a6c <_printf_i+0x28>
 8006a5c:	2f62      	cmp	r7, #98	; 0x62
 8006a5e:	d80a      	bhi.n	8006a76 <_printf_i+0x32>
 8006a60:	2f00      	cmp	r7, #0
 8006a62:	f000 80d8 	beq.w	8006c16 <_printf_i+0x1d2>
 8006a66:	2f58      	cmp	r7, #88	; 0x58
 8006a68:	f000 80a3 	beq.w	8006bb2 <_printf_i+0x16e>
 8006a6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a74:	e03a      	b.n	8006aec <_printf_i+0xa8>
 8006a76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a7a:	2b15      	cmp	r3, #21
 8006a7c:	d8f6      	bhi.n	8006a6c <_printf_i+0x28>
 8006a7e:	a101      	add	r1, pc, #4	; (adr r1, 8006a84 <_printf_i+0x40>)
 8006a80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a84:	08006add 	.word	0x08006add
 8006a88:	08006af1 	.word	0x08006af1
 8006a8c:	08006a6d 	.word	0x08006a6d
 8006a90:	08006a6d 	.word	0x08006a6d
 8006a94:	08006a6d 	.word	0x08006a6d
 8006a98:	08006a6d 	.word	0x08006a6d
 8006a9c:	08006af1 	.word	0x08006af1
 8006aa0:	08006a6d 	.word	0x08006a6d
 8006aa4:	08006a6d 	.word	0x08006a6d
 8006aa8:	08006a6d 	.word	0x08006a6d
 8006aac:	08006a6d 	.word	0x08006a6d
 8006ab0:	08006bfd 	.word	0x08006bfd
 8006ab4:	08006b21 	.word	0x08006b21
 8006ab8:	08006bdf 	.word	0x08006bdf
 8006abc:	08006a6d 	.word	0x08006a6d
 8006ac0:	08006a6d 	.word	0x08006a6d
 8006ac4:	08006c1f 	.word	0x08006c1f
 8006ac8:	08006a6d 	.word	0x08006a6d
 8006acc:	08006b21 	.word	0x08006b21
 8006ad0:	08006a6d 	.word	0x08006a6d
 8006ad4:	08006a6d 	.word	0x08006a6d
 8006ad8:	08006be7 	.word	0x08006be7
 8006adc:	682b      	ldr	r3, [r5, #0]
 8006ade:	1d1a      	adds	r2, r3, #4
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	602a      	str	r2, [r5, #0]
 8006ae4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ae8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006aec:	2301      	movs	r3, #1
 8006aee:	e0a3      	b.n	8006c38 <_printf_i+0x1f4>
 8006af0:	6820      	ldr	r0, [r4, #0]
 8006af2:	6829      	ldr	r1, [r5, #0]
 8006af4:	0606      	lsls	r6, r0, #24
 8006af6:	f101 0304 	add.w	r3, r1, #4
 8006afa:	d50a      	bpl.n	8006b12 <_printf_i+0xce>
 8006afc:	680e      	ldr	r6, [r1, #0]
 8006afe:	602b      	str	r3, [r5, #0]
 8006b00:	2e00      	cmp	r6, #0
 8006b02:	da03      	bge.n	8006b0c <_printf_i+0xc8>
 8006b04:	232d      	movs	r3, #45	; 0x2d
 8006b06:	4276      	negs	r6, r6
 8006b08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b0c:	485e      	ldr	r0, [pc, #376]	; (8006c88 <_printf_i+0x244>)
 8006b0e:	230a      	movs	r3, #10
 8006b10:	e019      	b.n	8006b46 <_printf_i+0x102>
 8006b12:	680e      	ldr	r6, [r1, #0]
 8006b14:	602b      	str	r3, [r5, #0]
 8006b16:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006b1a:	bf18      	it	ne
 8006b1c:	b236      	sxthne	r6, r6
 8006b1e:	e7ef      	b.n	8006b00 <_printf_i+0xbc>
 8006b20:	682b      	ldr	r3, [r5, #0]
 8006b22:	6820      	ldr	r0, [r4, #0]
 8006b24:	1d19      	adds	r1, r3, #4
 8006b26:	6029      	str	r1, [r5, #0]
 8006b28:	0601      	lsls	r1, r0, #24
 8006b2a:	d501      	bpl.n	8006b30 <_printf_i+0xec>
 8006b2c:	681e      	ldr	r6, [r3, #0]
 8006b2e:	e002      	b.n	8006b36 <_printf_i+0xf2>
 8006b30:	0646      	lsls	r6, r0, #25
 8006b32:	d5fb      	bpl.n	8006b2c <_printf_i+0xe8>
 8006b34:	881e      	ldrh	r6, [r3, #0]
 8006b36:	4854      	ldr	r0, [pc, #336]	; (8006c88 <_printf_i+0x244>)
 8006b38:	2f6f      	cmp	r7, #111	; 0x6f
 8006b3a:	bf0c      	ite	eq
 8006b3c:	2308      	moveq	r3, #8
 8006b3e:	230a      	movne	r3, #10
 8006b40:	2100      	movs	r1, #0
 8006b42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b46:	6865      	ldr	r5, [r4, #4]
 8006b48:	60a5      	str	r5, [r4, #8]
 8006b4a:	2d00      	cmp	r5, #0
 8006b4c:	bfa2      	ittt	ge
 8006b4e:	6821      	ldrge	r1, [r4, #0]
 8006b50:	f021 0104 	bicge.w	r1, r1, #4
 8006b54:	6021      	strge	r1, [r4, #0]
 8006b56:	b90e      	cbnz	r6, 8006b5c <_printf_i+0x118>
 8006b58:	2d00      	cmp	r5, #0
 8006b5a:	d04d      	beq.n	8006bf8 <_printf_i+0x1b4>
 8006b5c:	4615      	mov	r5, r2
 8006b5e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b62:	fb03 6711 	mls	r7, r3, r1, r6
 8006b66:	5dc7      	ldrb	r7, [r0, r7]
 8006b68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b6c:	4637      	mov	r7, r6
 8006b6e:	42bb      	cmp	r3, r7
 8006b70:	460e      	mov	r6, r1
 8006b72:	d9f4      	bls.n	8006b5e <_printf_i+0x11a>
 8006b74:	2b08      	cmp	r3, #8
 8006b76:	d10b      	bne.n	8006b90 <_printf_i+0x14c>
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	07de      	lsls	r6, r3, #31
 8006b7c:	d508      	bpl.n	8006b90 <_printf_i+0x14c>
 8006b7e:	6923      	ldr	r3, [r4, #16]
 8006b80:	6861      	ldr	r1, [r4, #4]
 8006b82:	4299      	cmp	r1, r3
 8006b84:	bfde      	ittt	le
 8006b86:	2330      	movle	r3, #48	; 0x30
 8006b88:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b90:	1b52      	subs	r2, r2, r5
 8006b92:	6122      	str	r2, [r4, #16]
 8006b94:	f8cd a000 	str.w	sl, [sp]
 8006b98:	464b      	mov	r3, r9
 8006b9a:	aa03      	add	r2, sp, #12
 8006b9c:	4621      	mov	r1, r4
 8006b9e:	4640      	mov	r0, r8
 8006ba0:	f7ff fee2 	bl	8006968 <_printf_common>
 8006ba4:	3001      	adds	r0, #1
 8006ba6:	d14c      	bne.n	8006c42 <_printf_i+0x1fe>
 8006ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bac:	b004      	add	sp, #16
 8006bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bb2:	4835      	ldr	r0, [pc, #212]	; (8006c88 <_printf_i+0x244>)
 8006bb4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006bb8:	6829      	ldr	r1, [r5, #0]
 8006bba:	6823      	ldr	r3, [r4, #0]
 8006bbc:	f851 6b04 	ldr.w	r6, [r1], #4
 8006bc0:	6029      	str	r1, [r5, #0]
 8006bc2:	061d      	lsls	r5, r3, #24
 8006bc4:	d514      	bpl.n	8006bf0 <_printf_i+0x1ac>
 8006bc6:	07df      	lsls	r7, r3, #31
 8006bc8:	bf44      	itt	mi
 8006bca:	f043 0320 	orrmi.w	r3, r3, #32
 8006bce:	6023      	strmi	r3, [r4, #0]
 8006bd0:	b91e      	cbnz	r6, 8006bda <_printf_i+0x196>
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	f023 0320 	bic.w	r3, r3, #32
 8006bd8:	6023      	str	r3, [r4, #0]
 8006bda:	2310      	movs	r3, #16
 8006bdc:	e7b0      	b.n	8006b40 <_printf_i+0xfc>
 8006bde:	6823      	ldr	r3, [r4, #0]
 8006be0:	f043 0320 	orr.w	r3, r3, #32
 8006be4:	6023      	str	r3, [r4, #0]
 8006be6:	2378      	movs	r3, #120	; 0x78
 8006be8:	4828      	ldr	r0, [pc, #160]	; (8006c8c <_printf_i+0x248>)
 8006bea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006bee:	e7e3      	b.n	8006bb8 <_printf_i+0x174>
 8006bf0:	0659      	lsls	r1, r3, #25
 8006bf2:	bf48      	it	mi
 8006bf4:	b2b6      	uxthmi	r6, r6
 8006bf6:	e7e6      	b.n	8006bc6 <_printf_i+0x182>
 8006bf8:	4615      	mov	r5, r2
 8006bfa:	e7bb      	b.n	8006b74 <_printf_i+0x130>
 8006bfc:	682b      	ldr	r3, [r5, #0]
 8006bfe:	6826      	ldr	r6, [r4, #0]
 8006c00:	6961      	ldr	r1, [r4, #20]
 8006c02:	1d18      	adds	r0, r3, #4
 8006c04:	6028      	str	r0, [r5, #0]
 8006c06:	0635      	lsls	r5, r6, #24
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	d501      	bpl.n	8006c10 <_printf_i+0x1cc>
 8006c0c:	6019      	str	r1, [r3, #0]
 8006c0e:	e002      	b.n	8006c16 <_printf_i+0x1d2>
 8006c10:	0670      	lsls	r0, r6, #25
 8006c12:	d5fb      	bpl.n	8006c0c <_printf_i+0x1c8>
 8006c14:	8019      	strh	r1, [r3, #0]
 8006c16:	2300      	movs	r3, #0
 8006c18:	6123      	str	r3, [r4, #16]
 8006c1a:	4615      	mov	r5, r2
 8006c1c:	e7ba      	b.n	8006b94 <_printf_i+0x150>
 8006c1e:	682b      	ldr	r3, [r5, #0]
 8006c20:	1d1a      	adds	r2, r3, #4
 8006c22:	602a      	str	r2, [r5, #0]
 8006c24:	681d      	ldr	r5, [r3, #0]
 8006c26:	6862      	ldr	r2, [r4, #4]
 8006c28:	2100      	movs	r1, #0
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	f7f9 fae8 	bl	8000200 <memchr>
 8006c30:	b108      	cbz	r0, 8006c36 <_printf_i+0x1f2>
 8006c32:	1b40      	subs	r0, r0, r5
 8006c34:	6060      	str	r0, [r4, #4]
 8006c36:	6863      	ldr	r3, [r4, #4]
 8006c38:	6123      	str	r3, [r4, #16]
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c40:	e7a8      	b.n	8006b94 <_printf_i+0x150>
 8006c42:	6923      	ldr	r3, [r4, #16]
 8006c44:	462a      	mov	r2, r5
 8006c46:	4649      	mov	r1, r9
 8006c48:	4640      	mov	r0, r8
 8006c4a:	47d0      	blx	sl
 8006c4c:	3001      	adds	r0, #1
 8006c4e:	d0ab      	beq.n	8006ba8 <_printf_i+0x164>
 8006c50:	6823      	ldr	r3, [r4, #0]
 8006c52:	079b      	lsls	r3, r3, #30
 8006c54:	d413      	bmi.n	8006c7e <_printf_i+0x23a>
 8006c56:	68e0      	ldr	r0, [r4, #12]
 8006c58:	9b03      	ldr	r3, [sp, #12]
 8006c5a:	4298      	cmp	r0, r3
 8006c5c:	bfb8      	it	lt
 8006c5e:	4618      	movlt	r0, r3
 8006c60:	e7a4      	b.n	8006bac <_printf_i+0x168>
 8006c62:	2301      	movs	r3, #1
 8006c64:	4632      	mov	r2, r6
 8006c66:	4649      	mov	r1, r9
 8006c68:	4640      	mov	r0, r8
 8006c6a:	47d0      	blx	sl
 8006c6c:	3001      	adds	r0, #1
 8006c6e:	d09b      	beq.n	8006ba8 <_printf_i+0x164>
 8006c70:	3501      	adds	r5, #1
 8006c72:	68e3      	ldr	r3, [r4, #12]
 8006c74:	9903      	ldr	r1, [sp, #12]
 8006c76:	1a5b      	subs	r3, r3, r1
 8006c78:	42ab      	cmp	r3, r5
 8006c7a:	dcf2      	bgt.n	8006c62 <_printf_i+0x21e>
 8006c7c:	e7eb      	b.n	8006c56 <_printf_i+0x212>
 8006c7e:	2500      	movs	r5, #0
 8006c80:	f104 0619 	add.w	r6, r4, #25
 8006c84:	e7f5      	b.n	8006c72 <_printf_i+0x22e>
 8006c86:	bf00      	nop
 8006c88:	0800c7ce 	.word	0x0800c7ce
 8006c8c:	0800c7df 	.word	0x0800c7df

08006c90 <_scanf_float>:
 8006c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c94:	b087      	sub	sp, #28
 8006c96:	4617      	mov	r7, r2
 8006c98:	9303      	str	r3, [sp, #12]
 8006c9a:	688b      	ldr	r3, [r1, #8]
 8006c9c:	1e5a      	subs	r2, r3, #1
 8006c9e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006ca2:	bf83      	ittte	hi
 8006ca4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006ca8:	195b      	addhi	r3, r3, r5
 8006caa:	9302      	strhi	r3, [sp, #8]
 8006cac:	2300      	movls	r3, #0
 8006cae:	bf86      	itte	hi
 8006cb0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006cb4:	608b      	strhi	r3, [r1, #8]
 8006cb6:	9302      	strls	r3, [sp, #8]
 8006cb8:	680b      	ldr	r3, [r1, #0]
 8006cba:	468b      	mov	fp, r1
 8006cbc:	2500      	movs	r5, #0
 8006cbe:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006cc2:	f84b 3b1c 	str.w	r3, [fp], #28
 8006cc6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006cca:	4680      	mov	r8, r0
 8006ccc:	460c      	mov	r4, r1
 8006cce:	465e      	mov	r6, fp
 8006cd0:	46aa      	mov	sl, r5
 8006cd2:	46a9      	mov	r9, r5
 8006cd4:	9501      	str	r5, [sp, #4]
 8006cd6:	68a2      	ldr	r2, [r4, #8]
 8006cd8:	b152      	cbz	r2, 8006cf0 <_scanf_float+0x60>
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	781b      	ldrb	r3, [r3, #0]
 8006cde:	2b4e      	cmp	r3, #78	; 0x4e
 8006ce0:	d864      	bhi.n	8006dac <_scanf_float+0x11c>
 8006ce2:	2b40      	cmp	r3, #64	; 0x40
 8006ce4:	d83c      	bhi.n	8006d60 <_scanf_float+0xd0>
 8006ce6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006cea:	b2c8      	uxtb	r0, r1
 8006cec:	280e      	cmp	r0, #14
 8006cee:	d93a      	bls.n	8006d66 <_scanf_float+0xd6>
 8006cf0:	f1b9 0f00 	cmp.w	r9, #0
 8006cf4:	d003      	beq.n	8006cfe <_scanf_float+0x6e>
 8006cf6:	6823      	ldr	r3, [r4, #0]
 8006cf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d02:	f1ba 0f01 	cmp.w	sl, #1
 8006d06:	f200 8113 	bhi.w	8006f30 <_scanf_float+0x2a0>
 8006d0a:	455e      	cmp	r6, fp
 8006d0c:	f200 8105 	bhi.w	8006f1a <_scanf_float+0x28a>
 8006d10:	2501      	movs	r5, #1
 8006d12:	4628      	mov	r0, r5
 8006d14:	b007      	add	sp, #28
 8006d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d1a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006d1e:	2a0d      	cmp	r2, #13
 8006d20:	d8e6      	bhi.n	8006cf0 <_scanf_float+0x60>
 8006d22:	a101      	add	r1, pc, #4	; (adr r1, 8006d28 <_scanf_float+0x98>)
 8006d24:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006d28:	08006e67 	.word	0x08006e67
 8006d2c:	08006cf1 	.word	0x08006cf1
 8006d30:	08006cf1 	.word	0x08006cf1
 8006d34:	08006cf1 	.word	0x08006cf1
 8006d38:	08006ec7 	.word	0x08006ec7
 8006d3c:	08006e9f 	.word	0x08006e9f
 8006d40:	08006cf1 	.word	0x08006cf1
 8006d44:	08006cf1 	.word	0x08006cf1
 8006d48:	08006e75 	.word	0x08006e75
 8006d4c:	08006cf1 	.word	0x08006cf1
 8006d50:	08006cf1 	.word	0x08006cf1
 8006d54:	08006cf1 	.word	0x08006cf1
 8006d58:	08006cf1 	.word	0x08006cf1
 8006d5c:	08006e2d 	.word	0x08006e2d
 8006d60:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006d64:	e7db      	b.n	8006d1e <_scanf_float+0x8e>
 8006d66:	290e      	cmp	r1, #14
 8006d68:	d8c2      	bhi.n	8006cf0 <_scanf_float+0x60>
 8006d6a:	a001      	add	r0, pc, #4	; (adr r0, 8006d70 <_scanf_float+0xe0>)
 8006d6c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006d70:	08006e1f 	.word	0x08006e1f
 8006d74:	08006cf1 	.word	0x08006cf1
 8006d78:	08006e1f 	.word	0x08006e1f
 8006d7c:	08006eb3 	.word	0x08006eb3
 8006d80:	08006cf1 	.word	0x08006cf1
 8006d84:	08006dcd 	.word	0x08006dcd
 8006d88:	08006e09 	.word	0x08006e09
 8006d8c:	08006e09 	.word	0x08006e09
 8006d90:	08006e09 	.word	0x08006e09
 8006d94:	08006e09 	.word	0x08006e09
 8006d98:	08006e09 	.word	0x08006e09
 8006d9c:	08006e09 	.word	0x08006e09
 8006da0:	08006e09 	.word	0x08006e09
 8006da4:	08006e09 	.word	0x08006e09
 8006da8:	08006e09 	.word	0x08006e09
 8006dac:	2b6e      	cmp	r3, #110	; 0x6e
 8006dae:	d809      	bhi.n	8006dc4 <_scanf_float+0x134>
 8006db0:	2b60      	cmp	r3, #96	; 0x60
 8006db2:	d8b2      	bhi.n	8006d1a <_scanf_float+0x8a>
 8006db4:	2b54      	cmp	r3, #84	; 0x54
 8006db6:	d077      	beq.n	8006ea8 <_scanf_float+0x218>
 8006db8:	2b59      	cmp	r3, #89	; 0x59
 8006dba:	d199      	bne.n	8006cf0 <_scanf_float+0x60>
 8006dbc:	2d07      	cmp	r5, #7
 8006dbe:	d197      	bne.n	8006cf0 <_scanf_float+0x60>
 8006dc0:	2508      	movs	r5, #8
 8006dc2:	e029      	b.n	8006e18 <_scanf_float+0x188>
 8006dc4:	2b74      	cmp	r3, #116	; 0x74
 8006dc6:	d06f      	beq.n	8006ea8 <_scanf_float+0x218>
 8006dc8:	2b79      	cmp	r3, #121	; 0x79
 8006dca:	e7f6      	b.n	8006dba <_scanf_float+0x12a>
 8006dcc:	6821      	ldr	r1, [r4, #0]
 8006dce:	05c8      	lsls	r0, r1, #23
 8006dd0:	d51a      	bpl.n	8006e08 <_scanf_float+0x178>
 8006dd2:	9b02      	ldr	r3, [sp, #8]
 8006dd4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006dd8:	6021      	str	r1, [r4, #0]
 8006dda:	f109 0901 	add.w	r9, r9, #1
 8006dde:	b11b      	cbz	r3, 8006de8 <_scanf_float+0x158>
 8006de0:	3b01      	subs	r3, #1
 8006de2:	3201      	adds	r2, #1
 8006de4:	9302      	str	r3, [sp, #8]
 8006de6:	60a2      	str	r2, [r4, #8]
 8006de8:	68a3      	ldr	r3, [r4, #8]
 8006dea:	3b01      	subs	r3, #1
 8006dec:	60a3      	str	r3, [r4, #8]
 8006dee:	6923      	ldr	r3, [r4, #16]
 8006df0:	3301      	adds	r3, #1
 8006df2:	6123      	str	r3, [r4, #16]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	3b01      	subs	r3, #1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	607b      	str	r3, [r7, #4]
 8006dfc:	f340 8084 	ble.w	8006f08 <_scanf_float+0x278>
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	3301      	adds	r3, #1
 8006e04:	603b      	str	r3, [r7, #0]
 8006e06:	e766      	b.n	8006cd6 <_scanf_float+0x46>
 8006e08:	eb1a 0f05 	cmn.w	sl, r5
 8006e0c:	f47f af70 	bne.w	8006cf0 <_scanf_float+0x60>
 8006e10:	6822      	ldr	r2, [r4, #0]
 8006e12:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006e16:	6022      	str	r2, [r4, #0]
 8006e18:	f806 3b01 	strb.w	r3, [r6], #1
 8006e1c:	e7e4      	b.n	8006de8 <_scanf_float+0x158>
 8006e1e:	6822      	ldr	r2, [r4, #0]
 8006e20:	0610      	lsls	r0, r2, #24
 8006e22:	f57f af65 	bpl.w	8006cf0 <_scanf_float+0x60>
 8006e26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e2a:	e7f4      	b.n	8006e16 <_scanf_float+0x186>
 8006e2c:	f1ba 0f00 	cmp.w	sl, #0
 8006e30:	d10e      	bne.n	8006e50 <_scanf_float+0x1c0>
 8006e32:	f1b9 0f00 	cmp.w	r9, #0
 8006e36:	d10e      	bne.n	8006e56 <_scanf_float+0x1c6>
 8006e38:	6822      	ldr	r2, [r4, #0]
 8006e3a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006e3e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006e42:	d108      	bne.n	8006e56 <_scanf_float+0x1c6>
 8006e44:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006e48:	6022      	str	r2, [r4, #0]
 8006e4a:	f04f 0a01 	mov.w	sl, #1
 8006e4e:	e7e3      	b.n	8006e18 <_scanf_float+0x188>
 8006e50:	f1ba 0f02 	cmp.w	sl, #2
 8006e54:	d055      	beq.n	8006f02 <_scanf_float+0x272>
 8006e56:	2d01      	cmp	r5, #1
 8006e58:	d002      	beq.n	8006e60 <_scanf_float+0x1d0>
 8006e5a:	2d04      	cmp	r5, #4
 8006e5c:	f47f af48 	bne.w	8006cf0 <_scanf_float+0x60>
 8006e60:	3501      	adds	r5, #1
 8006e62:	b2ed      	uxtb	r5, r5
 8006e64:	e7d8      	b.n	8006e18 <_scanf_float+0x188>
 8006e66:	f1ba 0f01 	cmp.w	sl, #1
 8006e6a:	f47f af41 	bne.w	8006cf0 <_scanf_float+0x60>
 8006e6e:	f04f 0a02 	mov.w	sl, #2
 8006e72:	e7d1      	b.n	8006e18 <_scanf_float+0x188>
 8006e74:	b97d      	cbnz	r5, 8006e96 <_scanf_float+0x206>
 8006e76:	f1b9 0f00 	cmp.w	r9, #0
 8006e7a:	f47f af3c 	bne.w	8006cf6 <_scanf_float+0x66>
 8006e7e:	6822      	ldr	r2, [r4, #0]
 8006e80:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006e84:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006e88:	f47f af39 	bne.w	8006cfe <_scanf_float+0x6e>
 8006e8c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006e90:	6022      	str	r2, [r4, #0]
 8006e92:	2501      	movs	r5, #1
 8006e94:	e7c0      	b.n	8006e18 <_scanf_float+0x188>
 8006e96:	2d03      	cmp	r5, #3
 8006e98:	d0e2      	beq.n	8006e60 <_scanf_float+0x1d0>
 8006e9a:	2d05      	cmp	r5, #5
 8006e9c:	e7de      	b.n	8006e5c <_scanf_float+0x1cc>
 8006e9e:	2d02      	cmp	r5, #2
 8006ea0:	f47f af26 	bne.w	8006cf0 <_scanf_float+0x60>
 8006ea4:	2503      	movs	r5, #3
 8006ea6:	e7b7      	b.n	8006e18 <_scanf_float+0x188>
 8006ea8:	2d06      	cmp	r5, #6
 8006eaa:	f47f af21 	bne.w	8006cf0 <_scanf_float+0x60>
 8006eae:	2507      	movs	r5, #7
 8006eb0:	e7b2      	b.n	8006e18 <_scanf_float+0x188>
 8006eb2:	6822      	ldr	r2, [r4, #0]
 8006eb4:	0591      	lsls	r1, r2, #22
 8006eb6:	f57f af1b 	bpl.w	8006cf0 <_scanf_float+0x60>
 8006eba:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006ebe:	6022      	str	r2, [r4, #0]
 8006ec0:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ec4:	e7a8      	b.n	8006e18 <_scanf_float+0x188>
 8006ec6:	6822      	ldr	r2, [r4, #0]
 8006ec8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006ecc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006ed0:	d006      	beq.n	8006ee0 <_scanf_float+0x250>
 8006ed2:	0550      	lsls	r0, r2, #21
 8006ed4:	f57f af0c 	bpl.w	8006cf0 <_scanf_float+0x60>
 8006ed8:	f1b9 0f00 	cmp.w	r9, #0
 8006edc:	f43f af0f 	beq.w	8006cfe <_scanf_float+0x6e>
 8006ee0:	0591      	lsls	r1, r2, #22
 8006ee2:	bf58      	it	pl
 8006ee4:	9901      	ldrpl	r1, [sp, #4]
 8006ee6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006eea:	bf58      	it	pl
 8006eec:	eba9 0101 	subpl.w	r1, r9, r1
 8006ef0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006ef4:	bf58      	it	pl
 8006ef6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006efa:	6022      	str	r2, [r4, #0]
 8006efc:	f04f 0900 	mov.w	r9, #0
 8006f00:	e78a      	b.n	8006e18 <_scanf_float+0x188>
 8006f02:	f04f 0a03 	mov.w	sl, #3
 8006f06:	e787      	b.n	8006e18 <_scanf_float+0x188>
 8006f08:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006f0c:	4639      	mov	r1, r7
 8006f0e:	4640      	mov	r0, r8
 8006f10:	4798      	blx	r3
 8006f12:	2800      	cmp	r0, #0
 8006f14:	f43f aedf 	beq.w	8006cd6 <_scanf_float+0x46>
 8006f18:	e6ea      	b.n	8006cf0 <_scanf_float+0x60>
 8006f1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f22:	463a      	mov	r2, r7
 8006f24:	4640      	mov	r0, r8
 8006f26:	4798      	blx	r3
 8006f28:	6923      	ldr	r3, [r4, #16]
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	6123      	str	r3, [r4, #16]
 8006f2e:	e6ec      	b.n	8006d0a <_scanf_float+0x7a>
 8006f30:	1e6b      	subs	r3, r5, #1
 8006f32:	2b06      	cmp	r3, #6
 8006f34:	d825      	bhi.n	8006f82 <_scanf_float+0x2f2>
 8006f36:	2d02      	cmp	r5, #2
 8006f38:	d836      	bhi.n	8006fa8 <_scanf_float+0x318>
 8006f3a:	455e      	cmp	r6, fp
 8006f3c:	f67f aee8 	bls.w	8006d10 <_scanf_float+0x80>
 8006f40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f44:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f48:	463a      	mov	r2, r7
 8006f4a:	4640      	mov	r0, r8
 8006f4c:	4798      	blx	r3
 8006f4e:	6923      	ldr	r3, [r4, #16]
 8006f50:	3b01      	subs	r3, #1
 8006f52:	6123      	str	r3, [r4, #16]
 8006f54:	e7f1      	b.n	8006f3a <_scanf_float+0x2aa>
 8006f56:	9802      	ldr	r0, [sp, #8]
 8006f58:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f5c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006f60:	9002      	str	r0, [sp, #8]
 8006f62:	463a      	mov	r2, r7
 8006f64:	4640      	mov	r0, r8
 8006f66:	4798      	blx	r3
 8006f68:	6923      	ldr	r3, [r4, #16]
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	6123      	str	r3, [r4, #16]
 8006f6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f72:	fa5f fa8a 	uxtb.w	sl, sl
 8006f76:	f1ba 0f02 	cmp.w	sl, #2
 8006f7a:	d1ec      	bne.n	8006f56 <_scanf_float+0x2c6>
 8006f7c:	3d03      	subs	r5, #3
 8006f7e:	b2ed      	uxtb	r5, r5
 8006f80:	1b76      	subs	r6, r6, r5
 8006f82:	6823      	ldr	r3, [r4, #0]
 8006f84:	05da      	lsls	r2, r3, #23
 8006f86:	d52f      	bpl.n	8006fe8 <_scanf_float+0x358>
 8006f88:	055b      	lsls	r3, r3, #21
 8006f8a:	d510      	bpl.n	8006fae <_scanf_float+0x31e>
 8006f8c:	455e      	cmp	r6, fp
 8006f8e:	f67f aebf 	bls.w	8006d10 <_scanf_float+0x80>
 8006f92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f9a:	463a      	mov	r2, r7
 8006f9c:	4640      	mov	r0, r8
 8006f9e:	4798      	blx	r3
 8006fa0:	6923      	ldr	r3, [r4, #16]
 8006fa2:	3b01      	subs	r3, #1
 8006fa4:	6123      	str	r3, [r4, #16]
 8006fa6:	e7f1      	b.n	8006f8c <_scanf_float+0x2fc>
 8006fa8:	46aa      	mov	sl, r5
 8006faa:	9602      	str	r6, [sp, #8]
 8006fac:	e7df      	b.n	8006f6e <_scanf_float+0x2de>
 8006fae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006fb2:	6923      	ldr	r3, [r4, #16]
 8006fb4:	2965      	cmp	r1, #101	; 0x65
 8006fb6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006fba:	f106 35ff 	add.w	r5, r6, #4294967295
 8006fbe:	6123      	str	r3, [r4, #16]
 8006fc0:	d00c      	beq.n	8006fdc <_scanf_float+0x34c>
 8006fc2:	2945      	cmp	r1, #69	; 0x45
 8006fc4:	d00a      	beq.n	8006fdc <_scanf_float+0x34c>
 8006fc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fca:	463a      	mov	r2, r7
 8006fcc:	4640      	mov	r0, r8
 8006fce:	4798      	blx	r3
 8006fd0:	6923      	ldr	r3, [r4, #16]
 8006fd2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	1eb5      	subs	r5, r6, #2
 8006fda:	6123      	str	r3, [r4, #16]
 8006fdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fe0:	463a      	mov	r2, r7
 8006fe2:	4640      	mov	r0, r8
 8006fe4:	4798      	blx	r3
 8006fe6:	462e      	mov	r6, r5
 8006fe8:	6825      	ldr	r5, [r4, #0]
 8006fea:	f015 0510 	ands.w	r5, r5, #16
 8006fee:	d159      	bne.n	80070a4 <_scanf_float+0x414>
 8006ff0:	7035      	strb	r5, [r6, #0]
 8006ff2:	6823      	ldr	r3, [r4, #0]
 8006ff4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ffc:	d11b      	bne.n	8007036 <_scanf_float+0x3a6>
 8006ffe:	9b01      	ldr	r3, [sp, #4]
 8007000:	454b      	cmp	r3, r9
 8007002:	eba3 0209 	sub.w	r2, r3, r9
 8007006:	d123      	bne.n	8007050 <_scanf_float+0x3c0>
 8007008:	2200      	movs	r2, #0
 800700a:	4659      	mov	r1, fp
 800700c:	4640      	mov	r0, r8
 800700e:	f000 fe99 	bl	8007d44 <_strtod_r>
 8007012:	6822      	ldr	r2, [r4, #0]
 8007014:	9b03      	ldr	r3, [sp, #12]
 8007016:	f012 0f02 	tst.w	r2, #2
 800701a:	ec57 6b10 	vmov	r6, r7, d0
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	d021      	beq.n	8007066 <_scanf_float+0x3d6>
 8007022:	9903      	ldr	r1, [sp, #12]
 8007024:	1d1a      	adds	r2, r3, #4
 8007026:	600a      	str	r2, [r1, #0]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	e9c3 6700 	strd	r6, r7, [r3]
 800702e:	68e3      	ldr	r3, [r4, #12]
 8007030:	3301      	adds	r3, #1
 8007032:	60e3      	str	r3, [r4, #12]
 8007034:	e66d      	b.n	8006d12 <_scanf_float+0x82>
 8007036:	9b04      	ldr	r3, [sp, #16]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d0e5      	beq.n	8007008 <_scanf_float+0x378>
 800703c:	9905      	ldr	r1, [sp, #20]
 800703e:	230a      	movs	r3, #10
 8007040:	462a      	mov	r2, r5
 8007042:	3101      	adds	r1, #1
 8007044:	4640      	mov	r0, r8
 8007046:	f000 ff05 	bl	8007e54 <_strtol_r>
 800704a:	9b04      	ldr	r3, [sp, #16]
 800704c:	9e05      	ldr	r6, [sp, #20]
 800704e:	1ac2      	subs	r2, r0, r3
 8007050:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007054:	429e      	cmp	r6, r3
 8007056:	bf28      	it	cs
 8007058:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800705c:	4912      	ldr	r1, [pc, #72]	; (80070a8 <_scanf_float+0x418>)
 800705e:	4630      	mov	r0, r6
 8007060:	f000 f82c 	bl	80070bc <siprintf>
 8007064:	e7d0      	b.n	8007008 <_scanf_float+0x378>
 8007066:	9903      	ldr	r1, [sp, #12]
 8007068:	f012 0f04 	tst.w	r2, #4
 800706c:	f103 0204 	add.w	r2, r3, #4
 8007070:	600a      	str	r2, [r1, #0]
 8007072:	d1d9      	bne.n	8007028 <_scanf_float+0x398>
 8007074:	f8d3 8000 	ldr.w	r8, [r3]
 8007078:	ee10 2a10 	vmov	r2, s0
 800707c:	ee10 0a10 	vmov	r0, s0
 8007080:	463b      	mov	r3, r7
 8007082:	4639      	mov	r1, r7
 8007084:	f7f9 fd62 	bl	8000b4c <__aeabi_dcmpun>
 8007088:	b128      	cbz	r0, 8007096 <_scanf_float+0x406>
 800708a:	4808      	ldr	r0, [pc, #32]	; (80070ac <_scanf_float+0x41c>)
 800708c:	f000 f810 	bl	80070b0 <nanf>
 8007090:	ed88 0a00 	vstr	s0, [r8]
 8007094:	e7cb      	b.n	800702e <_scanf_float+0x39e>
 8007096:	4630      	mov	r0, r6
 8007098:	4639      	mov	r1, r7
 800709a:	f7f9 fdb5 	bl	8000c08 <__aeabi_d2f>
 800709e:	f8c8 0000 	str.w	r0, [r8]
 80070a2:	e7c4      	b.n	800702e <_scanf_float+0x39e>
 80070a4:	2500      	movs	r5, #0
 80070a6:	e634      	b.n	8006d12 <_scanf_float+0x82>
 80070a8:	0800c7f0 	.word	0x0800c7f0
 80070ac:	0800cbf8 	.word	0x0800cbf8

080070b0 <nanf>:
 80070b0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80070b8 <nanf+0x8>
 80070b4:	4770      	bx	lr
 80070b6:	bf00      	nop
 80070b8:	7fc00000 	.word	0x7fc00000

080070bc <siprintf>:
 80070bc:	b40e      	push	{r1, r2, r3}
 80070be:	b500      	push	{lr}
 80070c0:	b09c      	sub	sp, #112	; 0x70
 80070c2:	ab1d      	add	r3, sp, #116	; 0x74
 80070c4:	9002      	str	r0, [sp, #8]
 80070c6:	9006      	str	r0, [sp, #24]
 80070c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80070cc:	4809      	ldr	r0, [pc, #36]	; (80070f4 <siprintf+0x38>)
 80070ce:	9107      	str	r1, [sp, #28]
 80070d0:	9104      	str	r1, [sp, #16]
 80070d2:	4909      	ldr	r1, [pc, #36]	; (80070f8 <siprintf+0x3c>)
 80070d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80070d8:	9105      	str	r1, [sp, #20]
 80070da:	6800      	ldr	r0, [r0, #0]
 80070dc:	9301      	str	r3, [sp, #4]
 80070de:	a902      	add	r1, sp, #8
 80070e0:	f002 fee4 	bl	8009eac <_svfiprintf_r>
 80070e4:	9b02      	ldr	r3, [sp, #8]
 80070e6:	2200      	movs	r2, #0
 80070e8:	701a      	strb	r2, [r3, #0]
 80070ea:	b01c      	add	sp, #112	; 0x70
 80070ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80070f0:	b003      	add	sp, #12
 80070f2:	4770      	bx	lr
 80070f4:	20000088 	.word	0x20000088
 80070f8:	ffff0208 	.word	0xffff0208

080070fc <sulp>:
 80070fc:	b570      	push	{r4, r5, r6, lr}
 80070fe:	4604      	mov	r4, r0
 8007100:	460d      	mov	r5, r1
 8007102:	ec45 4b10 	vmov	d0, r4, r5
 8007106:	4616      	mov	r6, r2
 8007108:	f002 fc2e 	bl	8009968 <__ulp>
 800710c:	ec51 0b10 	vmov	r0, r1, d0
 8007110:	b17e      	cbz	r6, 8007132 <sulp+0x36>
 8007112:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007116:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800711a:	2b00      	cmp	r3, #0
 800711c:	dd09      	ble.n	8007132 <sulp+0x36>
 800711e:	051b      	lsls	r3, r3, #20
 8007120:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007124:	2400      	movs	r4, #0
 8007126:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800712a:	4622      	mov	r2, r4
 800712c:	462b      	mov	r3, r5
 800712e:	f7f9 fa73 	bl	8000618 <__aeabi_dmul>
 8007132:	bd70      	pop	{r4, r5, r6, pc}
 8007134:	0000      	movs	r0, r0
	...

08007138 <_strtod_l>:
 8007138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800713c:	ed2d 8b02 	vpush	{d8}
 8007140:	b09d      	sub	sp, #116	; 0x74
 8007142:	461f      	mov	r7, r3
 8007144:	2300      	movs	r3, #0
 8007146:	9318      	str	r3, [sp, #96]	; 0x60
 8007148:	4ba2      	ldr	r3, [pc, #648]	; (80073d4 <_strtod_l+0x29c>)
 800714a:	9213      	str	r2, [sp, #76]	; 0x4c
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	9305      	str	r3, [sp, #20]
 8007150:	4604      	mov	r4, r0
 8007152:	4618      	mov	r0, r3
 8007154:	4688      	mov	r8, r1
 8007156:	f7f9 f84b 	bl	80001f0 <strlen>
 800715a:	f04f 0a00 	mov.w	sl, #0
 800715e:	4605      	mov	r5, r0
 8007160:	f04f 0b00 	mov.w	fp, #0
 8007164:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007168:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800716a:	781a      	ldrb	r2, [r3, #0]
 800716c:	2a2b      	cmp	r2, #43	; 0x2b
 800716e:	d04e      	beq.n	800720e <_strtod_l+0xd6>
 8007170:	d83b      	bhi.n	80071ea <_strtod_l+0xb2>
 8007172:	2a0d      	cmp	r2, #13
 8007174:	d834      	bhi.n	80071e0 <_strtod_l+0xa8>
 8007176:	2a08      	cmp	r2, #8
 8007178:	d834      	bhi.n	80071e4 <_strtod_l+0xac>
 800717a:	2a00      	cmp	r2, #0
 800717c:	d03e      	beq.n	80071fc <_strtod_l+0xc4>
 800717e:	2300      	movs	r3, #0
 8007180:	930a      	str	r3, [sp, #40]	; 0x28
 8007182:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007184:	7833      	ldrb	r3, [r6, #0]
 8007186:	2b30      	cmp	r3, #48	; 0x30
 8007188:	f040 80b0 	bne.w	80072ec <_strtod_l+0x1b4>
 800718c:	7873      	ldrb	r3, [r6, #1]
 800718e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007192:	2b58      	cmp	r3, #88	; 0x58
 8007194:	d168      	bne.n	8007268 <_strtod_l+0x130>
 8007196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007198:	9301      	str	r3, [sp, #4]
 800719a:	ab18      	add	r3, sp, #96	; 0x60
 800719c:	9702      	str	r7, [sp, #8]
 800719e:	9300      	str	r3, [sp, #0]
 80071a0:	4a8d      	ldr	r2, [pc, #564]	; (80073d8 <_strtod_l+0x2a0>)
 80071a2:	ab19      	add	r3, sp, #100	; 0x64
 80071a4:	a917      	add	r1, sp, #92	; 0x5c
 80071a6:	4620      	mov	r0, r4
 80071a8:	f001 fd38 	bl	8008c1c <__gethex>
 80071ac:	f010 0707 	ands.w	r7, r0, #7
 80071b0:	4605      	mov	r5, r0
 80071b2:	d005      	beq.n	80071c0 <_strtod_l+0x88>
 80071b4:	2f06      	cmp	r7, #6
 80071b6:	d12c      	bne.n	8007212 <_strtod_l+0xda>
 80071b8:	3601      	adds	r6, #1
 80071ba:	2300      	movs	r3, #0
 80071bc:	9617      	str	r6, [sp, #92]	; 0x5c
 80071be:	930a      	str	r3, [sp, #40]	; 0x28
 80071c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f040 8590 	bne.w	8007ce8 <_strtod_l+0xbb0>
 80071c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071ca:	b1eb      	cbz	r3, 8007208 <_strtod_l+0xd0>
 80071cc:	4652      	mov	r2, sl
 80071ce:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80071d2:	ec43 2b10 	vmov	d0, r2, r3
 80071d6:	b01d      	add	sp, #116	; 0x74
 80071d8:	ecbd 8b02 	vpop	{d8}
 80071dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e0:	2a20      	cmp	r2, #32
 80071e2:	d1cc      	bne.n	800717e <_strtod_l+0x46>
 80071e4:	3301      	adds	r3, #1
 80071e6:	9317      	str	r3, [sp, #92]	; 0x5c
 80071e8:	e7be      	b.n	8007168 <_strtod_l+0x30>
 80071ea:	2a2d      	cmp	r2, #45	; 0x2d
 80071ec:	d1c7      	bne.n	800717e <_strtod_l+0x46>
 80071ee:	2201      	movs	r2, #1
 80071f0:	920a      	str	r2, [sp, #40]	; 0x28
 80071f2:	1c5a      	adds	r2, r3, #1
 80071f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80071f6:	785b      	ldrb	r3, [r3, #1]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d1c2      	bne.n	8007182 <_strtod_l+0x4a>
 80071fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80071fe:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007202:	2b00      	cmp	r3, #0
 8007204:	f040 856e 	bne.w	8007ce4 <_strtod_l+0xbac>
 8007208:	4652      	mov	r2, sl
 800720a:	465b      	mov	r3, fp
 800720c:	e7e1      	b.n	80071d2 <_strtod_l+0x9a>
 800720e:	2200      	movs	r2, #0
 8007210:	e7ee      	b.n	80071f0 <_strtod_l+0xb8>
 8007212:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007214:	b13a      	cbz	r2, 8007226 <_strtod_l+0xee>
 8007216:	2135      	movs	r1, #53	; 0x35
 8007218:	a81a      	add	r0, sp, #104	; 0x68
 800721a:	f002 fcb0 	bl	8009b7e <__copybits>
 800721e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007220:	4620      	mov	r0, r4
 8007222:	f002 f86f 	bl	8009304 <_Bfree>
 8007226:	3f01      	subs	r7, #1
 8007228:	2f04      	cmp	r7, #4
 800722a:	d806      	bhi.n	800723a <_strtod_l+0x102>
 800722c:	e8df f007 	tbb	[pc, r7]
 8007230:	1714030a 	.word	0x1714030a
 8007234:	0a          	.byte	0x0a
 8007235:	00          	.byte	0x00
 8007236:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800723a:	0728      	lsls	r0, r5, #28
 800723c:	d5c0      	bpl.n	80071c0 <_strtod_l+0x88>
 800723e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007242:	e7bd      	b.n	80071c0 <_strtod_l+0x88>
 8007244:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007248:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800724a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800724e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007252:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007256:	e7f0      	b.n	800723a <_strtod_l+0x102>
 8007258:	f8df b180 	ldr.w	fp, [pc, #384]	; 80073dc <_strtod_l+0x2a4>
 800725c:	e7ed      	b.n	800723a <_strtod_l+0x102>
 800725e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007262:	f04f 3aff 	mov.w	sl, #4294967295
 8007266:	e7e8      	b.n	800723a <_strtod_l+0x102>
 8007268:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800726a:	1c5a      	adds	r2, r3, #1
 800726c:	9217      	str	r2, [sp, #92]	; 0x5c
 800726e:	785b      	ldrb	r3, [r3, #1]
 8007270:	2b30      	cmp	r3, #48	; 0x30
 8007272:	d0f9      	beq.n	8007268 <_strtod_l+0x130>
 8007274:	2b00      	cmp	r3, #0
 8007276:	d0a3      	beq.n	80071c0 <_strtod_l+0x88>
 8007278:	2301      	movs	r3, #1
 800727a:	f04f 0900 	mov.w	r9, #0
 800727e:	9304      	str	r3, [sp, #16]
 8007280:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007282:	9308      	str	r3, [sp, #32]
 8007284:	f8cd 901c 	str.w	r9, [sp, #28]
 8007288:	464f      	mov	r7, r9
 800728a:	220a      	movs	r2, #10
 800728c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800728e:	7806      	ldrb	r6, [r0, #0]
 8007290:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007294:	b2d9      	uxtb	r1, r3
 8007296:	2909      	cmp	r1, #9
 8007298:	d92a      	bls.n	80072f0 <_strtod_l+0x1b8>
 800729a:	9905      	ldr	r1, [sp, #20]
 800729c:	462a      	mov	r2, r5
 800729e:	f002 ff1f 	bl	800a0e0 <strncmp>
 80072a2:	b398      	cbz	r0, 800730c <_strtod_l+0x1d4>
 80072a4:	2000      	movs	r0, #0
 80072a6:	4632      	mov	r2, r6
 80072a8:	463d      	mov	r5, r7
 80072aa:	9005      	str	r0, [sp, #20]
 80072ac:	4603      	mov	r3, r0
 80072ae:	2a65      	cmp	r2, #101	; 0x65
 80072b0:	d001      	beq.n	80072b6 <_strtod_l+0x17e>
 80072b2:	2a45      	cmp	r2, #69	; 0x45
 80072b4:	d118      	bne.n	80072e8 <_strtod_l+0x1b0>
 80072b6:	b91d      	cbnz	r5, 80072c0 <_strtod_l+0x188>
 80072b8:	9a04      	ldr	r2, [sp, #16]
 80072ba:	4302      	orrs	r2, r0
 80072bc:	d09e      	beq.n	80071fc <_strtod_l+0xc4>
 80072be:	2500      	movs	r5, #0
 80072c0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80072c4:	f108 0201 	add.w	r2, r8, #1
 80072c8:	9217      	str	r2, [sp, #92]	; 0x5c
 80072ca:	f898 2001 	ldrb.w	r2, [r8, #1]
 80072ce:	2a2b      	cmp	r2, #43	; 0x2b
 80072d0:	d075      	beq.n	80073be <_strtod_l+0x286>
 80072d2:	2a2d      	cmp	r2, #45	; 0x2d
 80072d4:	d07b      	beq.n	80073ce <_strtod_l+0x296>
 80072d6:	f04f 0c00 	mov.w	ip, #0
 80072da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80072de:	2909      	cmp	r1, #9
 80072e0:	f240 8082 	bls.w	80073e8 <_strtod_l+0x2b0>
 80072e4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80072e8:	2600      	movs	r6, #0
 80072ea:	e09d      	b.n	8007428 <_strtod_l+0x2f0>
 80072ec:	2300      	movs	r3, #0
 80072ee:	e7c4      	b.n	800727a <_strtod_l+0x142>
 80072f0:	2f08      	cmp	r7, #8
 80072f2:	bfd8      	it	le
 80072f4:	9907      	ldrle	r1, [sp, #28]
 80072f6:	f100 0001 	add.w	r0, r0, #1
 80072fa:	bfda      	itte	le
 80072fc:	fb02 3301 	mlale	r3, r2, r1, r3
 8007300:	9307      	strle	r3, [sp, #28]
 8007302:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007306:	3701      	adds	r7, #1
 8007308:	9017      	str	r0, [sp, #92]	; 0x5c
 800730a:	e7bf      	b.n	800728c <_strtod_l+0x154>
 800730c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800730e:	195a      	adds	r2, r3, r5
 8007310:	9217      	str	r2, [sp, #92]	; 0x5c
 8007312:	5d5a      	ldrb	r2, [r3, r5]
 8007314:	2f00      	cmp	r7, #0
 8007316:	d037      	beq.n	8007388 <_strtod_l+0x250>
 8007318:	9005      	str	r0, [sp, #20]
 800731a:	463d      	mov	r5, r7
 800731c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007320:	2b09      	cmp	r3, #9
 8007322:	d912      	bls.n	800734a <_strtod_l+0x212>
 8007324:	2301      	movs	r3, #1
 8007326:	e7c2      	b.n	80072ae <_strtod_l+0x176>
 8007328:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800732a:	1c5a      	adds	r2, r3, #1
 800732c:	9217      	str	r2, [sp, #92]	; 0x5c
 800732e:	785a      	ldrb	r2, [r3, #1]
 8007330:	3001      	adds	r0, #1
 8007332:	2a30      	cmp	r2, #48	; 0x30
 8007334:	d0f8      	beq.n	8007328 <_strtod_l+0x1f0>
 8007336:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800733a:	2b08      	cmp	r3, #8
 800733c:	f200 84d9 	bhi.w	8007cf2 <_strtod_l+0xbba>
 8007340:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007342:	9005      	str	r0, [sp, #20]
 8007344:	2000      	movs	r0, #0
 8007346:	9308      	str	r3, [sp, #32]
 8007348:	4605      	mov	r5, r0
 800734a:	3a30      	subs	r2, #48	; 0x30
 800734c:	f100 0301 	add.w	r3, r0, #1
 8007350:	d014      	beq.n	800737c <_strtod_l+0x244>
 8007352:	9905      	ldr	r1, [sp, #20]
 8007354:	4419      	add	r1, r3
 8007356:	9105      	str	r1, [sp, #20]
 8007358:	462b      	mov	r3, r5
 800735a:	eb00 0e05 	add.w	lr, r0, r5
 800735e:	210a      	movs	r1, #10
 8007360:	4573      	cmp	r3, lr
 8007362:	d113      	bne.n	800738c <_strtod_l+0x254>
 8007364:	182b      	adds	r3, r5, r0
 8007366:	2b08      	cmp	r3, #8
 8007368:	f105 0501 	add.w	r5, r5, #1
 800736c:	4405      	add	r5, r0
 800736e:	dc1c      	bgt.n	80073aa <_strtod_l+0x272>
 8007370:	9907      	ldr	r1, [sp, #28]
 8007372:	230a      	movs	r3, #10
 8007374:	fb03 2301 	mla	r3, r3, r1, r2
 8007378:	9307      	str	r3, [sp, #28]
 800737a:	2300      	movs	r3, #0
 800737c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800737e:	1c51      	adds	r1, r2, #1
 8007380:	9117      	str	r1, [sp, #92]	; 0x5c
 8007382:	7852      	ldrb	r2, [r2, #1]
 8007384:	4618      	mov	r0, r3
 8007386:	e7c9      	b.n	800731c <_strtod_l+0x1e4>
 8007388:	4638      	mov	r0, r7
 800738a:	e7d2      	b.n	8007332 <_strtod_l+0x1fa>
 800738c:	2b08      	cmp	r3, #8
 800738e:	dc04      	bgt.n	800739a <_strtod_l+0x262>
 8007390:	9e07      	ldr	r6, [sp, #28]
 8007392:	434e      	muls	r6, r1
 8007394:	9607      	str	r6, [sp, #28]
 8007396:	3301      	adds	r3, #1
 8007398:	e7e2      	b.n	8007360 <_strtod_l+0x228>
 800739a:	f103 0c01 	add.w	ip, r3, #1
 800739e:	f1bc 0f10 	cmp.w	ip, #16
 80073a2:	bfd8      	it	le
 80073a4:	fb01 f909 	mulle.w	r9, r1, r9
 80073a8:	e7f5      	b.n	8007396 <_strtod_l+0x25e>
 80073aa:	2d10      	cmp	r5, #16
 80073ac:	bfdc      	itt	le
 80073ae:	230a      	movle	r3, #10
 80073b0:	fb03 2909 	mlale	r9, r3, r9, r2
 80073b4:	e7e1      	b.n	800737a <_strtod_l+0x242>
 80073b6:	2300      	movs	r3, #0
 80073b8:	9305      	str	r3, [sp, #20]
 80073ba:	2301      	movs	r3, #1
 80073bc:	e77c      	b.n	80072b8 <_strtod_l+0x180>
 80073be:	f04f 0c00 	mov.w	ip, #0
 80073c2:	f108 0202 	add.w	r2, r8, #2
 80073c6:	9217      	str	r2, [sp, #92]	; 0x5c
 80073c8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80073cc:	e785      	b.n	80072da <_strtod_l+0x1a2>
 80073ce:	f04f 0c01 	mov.w	ip, #1
 80073d2:	e7f6      	b.n	80073c2 <_strtod_l+0x28a>
 80073d4:	0800ca40 	.word	0x0800ca40
 80073d8:	0800c7f8 	.word	0x0800c7f8
 80073dc:	7ff00000 	.word	0x7ff00000
 80073e0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80073e2:	1c51      	adds	r1, r2, #1
 80073e4:	9117      	str	r1, [sp, #92]	; 0x5c
 80073e6:	7852      	ldrb	r2, [r2, #1]
 80073e8:	2a30      	cmp	r2, #48	; 0x30
 80073ea:	d0f9      	beq.n	80073e0 <_strtod_l+0x2a8>
 80073ec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80073f0:	2908      	cmp	r1, #8
 80073f2:	f63f af79 	bhi.w	80072e8 <_strtod_l+0x1b0>
 80073f6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80073fa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80073fc:	9206      	str	r2, [sp, #24]
 80073fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007400:	1c51      	adds	r1, r2, #1
 8007402:	9117      	str	r1, [sp, #92]	; 0x5c
 8007404:	7852      	ldrb	r2, [r2, #1]
 8007406:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800740a:	2e09      	cmp	r6, #9
 800740c:	d937      	bls.n	800747e <_strtod_l+0x346>
 800740e:	9e06      	ldr	r6, [sp, #24]
 8007410:	1b89      	subs	r1, r1, r6
 8007412:	2908      	cmp	r1, #8
 8007414:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007418:	dc02      	bgt.n	8007420 <_strtod_l+0x2e8>
 800741a:	4576      	cmp	r6, lr
 800741c:	bfa8      	it	ge
 800741e:	4676      	movge	r6, lr
 8007420:	f1bc 0f00 	cmp.w	ip, #0
 8007424:	d000      	beq.n	8007428 <_strtod_l+0x2f0>
 8007426:	4276      	negs	r6, r6
 8007428:	2d00      	cmp	r5, #0
 800742a:	d14d      	bne.n	80074c8 <_strtod_l+0x390>
 800742c:	9904      	ldr	r1, [sp, #16]
 800742e:	4301      	orrs	r1, r0
 8007430:	f47f aec6 	bne.w	80071c0 <_strtod_l+0x88>
 8007434:	2b00      	cmp	r3, #0
 8007436:	f47f aee1 	bne.w	80071fc <_strtod_l+0xc4>
 800743a:	2a69      	cmp	r2, #105	; 0x69
 800743c:	d027      	beq.n	800748e <_strtod_l+0x356>
 800743e:	dc24      	bgt.n	800748a <_strtod_l+0x352>
 8007440:	2a49      	cmp	r2, #73	; 0x49
 8007442:	d024      	beq.n	800748e <_strtod_l+0x356>
 8007444:	2a4e      	cmp	r2, #78	; 0x4e
 8007446:	f47f aed9 	bne.w	80071fc <_strtod_l+0xc4>
 800744a:	499f      	ldr	r1, [pc, #636]	; (80076c8 <_strtod_l+0x590>)
 800744c:	a817      	add	r0, sp, #92	; 0x5c
 800744e:	f001 fe3d 	bl	80090cc <__match>
 8007452:	2800      	cmp	r0, #0
 8007454:	f43f aed2 	beq.w	80071fc <_strtod_l+0xc4>
 8007458:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	2b28      	cmp	r3, #40	; 0x28
 800745e:	d12d      	bne.n	80074bc <_strtod_l+0x384>
 8007460:	499a      	ldr	r1, [pc, #616]	; (80076cc <_strtod_l+0x594>)
 8007462:	aa1a      	add	r2, sp, #104	; 0x68
 8007464:	a817      	add	r0, sp, #92	; 0x5c
 8007466:	f001 fe45 	bl	80090f4 <__hexnan>
 800746a:	2805      	cmp	r0, #5
 800746c:	d126      	bne.n	80074bc <_strtod_l+0x384>
 800746e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007470:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007474:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007478:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800747c:	e6a0      	b.n	80071c0 <_strtod_l+0x88>
 800747e:	210a      	movs	r1, #10
 8007480:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007484:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007488:	e7b9      	b.n	80073fe <_strtod_l+0x2c6>
 800748a:	2a6e      	cmp	r2, #110	; 0x6e
 800748c:	e7db      	b.n	8007446 <_strtod_l+0x30e>
 800748e:	4990      	ldr	r1, [pc, #576]	; (80076d0 <_strtod_l+0x598>)
 8007490:	a817      	add	r0, sp, #92	; 0x5c
 8007492:	f001 fe1b 	bl	80090cc <__match>
 8007496:	2800      	cmp	r0, #0
 8007498:	f43f aeb0 	beq.w	80071fc <_strtod_l+0xc4>
 800749c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800749e:	498d      	ldr	r1, [pc, #564]	; (80076d4 <_strtod_l+0x59c>)
 80074a0:	3b01      	subs	r3, #1
 80074a2:	a817      	add	r0, sp, #92	; 0x5c
 80074a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80074a6:	f001 fe11 	bl	80090cc <__match>
 80074aa:	b910      	cbnz	r0, 80074b2 <_strtod_l+0x37a>
 80074ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80074ae:	3301      	adds	r3, #1
 80074b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80074b2:	f8df b230 	ldr.w	fp, [pc, #560]	; 80076e4 <_strtod_l+0x5ac>
 80074b6:	f04f 0a00 	mov.w	sl, #0
 80074ba:	e681      	b.n	80071c0 <_strtod_l+0x88>
 80074bc:	4886      	ldr	r0, [pc, #536]	; (80076d8 <_strtod_l+0x5a0>)
 80074be:	f002 fdf7 	bl	800a0b0 <nan>
 80074c2:	ec5b ab10 	vmov	sl, fp, d0
 80074c6:	e67b      	b.n	80071c0 <_strtod_l+0x88>
 80074c8:	9b05      	ldr	r3, [sp, #20]
 80074ca:	9807      	ldr	r0, [sp, #28]
 80074cc:	1af3      	subs	r3, r6, r3
 80074ce:	2f00      	cmp	r7, #0
 80074d0:	bf08      	it	eq
 80074d2:	462f      	moveq	r7, r5
 80074d4:	2d10      	cmp	r5, #16
 80074d6:	9306      	str	r3, [sp, #24]
 80074d8:	46a8      	mov	r8, r5
 80074da:	bfa8      	it	ge
 80074dc:	f04f 0810 	movge.w	r8, #16
 80074e0:	f7f9 f820 	bl	8000524 <__aeabi_ui2d>
 80074e4:	2d09      	cmp	r5, #9
 80074e6:	4682      	mov	sl, r0
 80074e8:	468b      	mov	fp, r1
 80074ea:	dd13      	ble.n	8007514 <_strtod_l+0x3dc>
 80074ec:	4b7b      	ldr	r3, [pc, #492]	; (80076dc <_strtod_l+0x5a4>)
 80074ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80074f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80074f6:	f7f9 f88f 	bl	8000618 <__aeabi_dmul>
 80074fa:	4682      	mov	sl, r0
 80074fc:	4648      	mov	r0, r9
 80074fe:	468b      	mov	fp, r1
 8007500:	f7f9 f810 	bl	8000524 <__aeabi_ui2d>
 8007504:	4602      	mov	r2, r0
 8007506:	460b      	mov	r3, r1
 8007508:	4650      	mov	r0, sl
 800750a:	4659      	mov	r1, fp
 800750c:	f7f8 fece 	bl	80002ac <__adddf3>
 8007510:	4682      	mov	sl, r0
 8007512:	468b      	mov	fp, r1
 8007514:	2d0f      	cmp	r5, #15
 8007516:	dc38      	bgt.n	800758a <_strtod_l+0x452>
 8007518:	9b06      	ldr	r3, [sp, #24]
 800751a:	2b00      	cmp	r3, #0
 800751c:	f43f ae50 	beq.w	80071c0 <_strtod_l+0x88>
 8007520:	dd24      	ble.n	800756c <_strtod_l+0x434>
 8007522:	2b16      	cmp	r3, #22
 8007524:	dc0b      	bgt.n	800753e <_strtod_l+0x406>
 8007526:	496d      	ldr	r1, [pc, #436]	; (80076dc <_strtod_l+0x5a4>)
 8007528:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800752c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007530:	4652      	mov	r2, sl
 8007532:	465b      	mov	r3, fp
 8007534:	f7f9 f870 	bl	8000618 <__aeabi_dmul>
 8007538:	4682      	mov	sl, r0
 800753a:	468b      	mov	fp, r1
 800753c:	e640      	b.n	80071c0 <_strtod_l+0x88>
 800753e:	9a06      	ldr	r2, [sp, #24]
 8007540:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007544:	4293      	cmp	r3, r2
 8007546:	db20      	blt.n	800758a <_strtod_l+0x452>
 8007548:	4c64      	ldr	r4, [pc, #400]	; (80076dc <_strtod_l+0x5a4>)
 800754a:	f1c5 050f 	rsb	r5, r5, #15
 800754e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007552:	4652      	mov	r2, sl
 8007554:	465b      	mov	r3, fp
 8007556:	e9d1 0100 	ldrd	r0, r1, [r1]
 800755a:	f7f9 f85d 	bl	8000618 <__aeabi_dmul>
 800755e:	9b06      	ldr	r3, [sp, #24]
 8007560:	1b5d      	subs	r5, r3, r5
 8007562:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007566:	e9d4 2300 	ldrd	r2, r3, [r4]
 800756a:	e7e3      	b.n	8007534 <_strtod_l+0x3fc>
 800756c:	9b06      	ldr	r3, [sp, #24]
 800756e:	3316      	adds	r3, #22
 8007570:	db0b      	blt.n	800758a <_strtod_l+0x452>
 8007572:	9b05      	ldr	r3, [sp, #20]
 8007574:	1b9e      	subs	r6, r3, r6
 8007576:	4b59      	ldr	r3, [pc, #356]	; (80076dc <_strtod_l+0x5a4>)
 8007578:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800757c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007580:	4650      	mov	r0, sl
 8007582:	4659      	mov	r1, fp
 8007584:	f7f9 f972 	bl	800086c <__aeabi_ddiv>
 8007588:	e7d6      	b.n	8007538 <_strtod_l+0x400>
 800758a:	9b06      	ldr	r3, [sp, #24]
 800758c:	eba5 0808 	sub.w	r8, r5, r8
 8007590:	4498      	add	r8, r3
 8007592:	f1b8 0f00 	cmp.w	r8, #0
 8007596:	dd74      	ble.n	8007682 <_strtod_l+0x54a>
 8007598:	f018 030f 	ands.w	r3, r8, #15
 800759c:	d00a      	beq.n	80075b4 <_strtod_l+0x47c>
 800759e:	494f      	ldr	r1, [pc, #316]	; (80076dc <_strtod_l+0x5a4>)
 80075a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80075a4:	4652      	mov	r2, sl
 80075a6:	465b      	mov	r3, fp
 80075a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075ac:	f7f9 f834 	bl	8000618 <__aeabi_dmul>
 80075b0:	4682      	mov	sl, r0
 80075b2:	468b      	mov	fp, r1
 80075b4:	f038 080f 	bics.w	r8, r8, #15
 80075b8:	d04f      	beq.n	800765a <_strtod_l+0x522>
 80075ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80075be:	dd22      	ble.n	8007606 <_strtod_l+0x4ce>
 80075c0:	2500      	movs	r5, #0
 80075c2:	462e      	mov	r6, r5
 80075c4:	9507      	str	r5, [sp, #28]
 80075c6:	9505      	str	r5, [sp, #20]
 80075c8:	2322      	movs	r3, #34	; 0x22
 80075ca:	f8df b118 	ldr.w	fp, [pc, #280]	; 80076e4 <_strtod_l+0x5ac>
 80075ce:	6023      	str	r3, [r4, #0]
 80075d0:	f04f 0a00 	mov.w	sl, #0
 80075d4:	9b07      	ldr	r3, [sp, #28]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f43f adf2 	beq.w	80071c0 <_strtod_l+0x88>
 80075dc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80075de:	4620      	mov	r0, r4
 80075e0:	f001 fe90 	bl	8009304 <_Bfree>
 80075e4:	9905      	ldr	r1, [sp, #20]
 80075e6:	4620      	mov	r0, r4
 80075e8:	f001 fe8c 	bl	8009304 <_Bfree>
 80075ec:	4631      	mov	r1, r6
 80075ee:	4620      	mov	r0, r4
 80075f0:	f001 fe88 	bl	8009304 <_Bfree>
 80075f4:	9907      	ldr	r1, [sp, #28]
 80075f6:	4620      	mov	r0, r4
 80075f8:	f001 fe84 	bl	8009304 <_Bfree>
 80075fc:	4629      	mov	r1, r5
 80075fe:	4620      	mov	r0, r4
 8007600:	f001 fe80 	bl	8009304 <_Bfree>
 8007604:	e5dc      	b.n	80071c0 <_strtod_l+0x88>
 8007606:	4b36      	ldr	r3, [pc, #216]	; (80076e0 <_strtod_l+0x5a8>)
 8007608:	9304      	str	r3, [sp, #16]
 800760a:	2300      	movs	r3, #0
 800760c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007610:	4650      	mov	r0, sl
 8007612:	4659      	mov	r1, fp
 8007614:	4699      	mov	r9, r3
 8007616:	f1b8 0f01 	cmp.w	r8, #1
 800761a:	dc21      	bgt.n	8007660 <_strtod_l+0x528>
 800761c:	b10b      	cbz	r3, 8007622 <_strtod_l+0x4ea>
 800761e:	4682      	mov	sl, r0
 8007620:	468b      	mov	fp, r1
 8007622:	4b2f      	ldr	r3, [pc, #188]	; (80076e0 <_strtod_l+0x5a8>)
 8007624:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007628:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800762c:	4652      	mov	r2, sl
 800762e:	465b      	mov	r3, fp
 8007630:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007634:	f7f8 fff0 	bl	8000618 <__aeabi_dmul>
 8007638:	4b2a      	ldr	r3, [pc, #168]	; (80076e4 <_strtod_l+0x5ac>)
 800763a:	460a      	mov	r2, r1
 800763c:	400b      	ands	r3, r1
 800763e:	492a      	ldr	r1, [pc, #168]	; (80076e8 <_strtod_l+0x5b0>)
 8007640:	428b      	cmp	r3, r1
 8007642:	4682      	mov	sl, r0
 8007644:	d8bc      	bhi.n	80075c0 <_strtod_l+0x488>
 8007646:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800764a:	428b      	cmp	r3, r1
 800764c:	bf86      	itte	hi
 800764e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80076ec <_strtod_l+0x5b4>
 8007652:	f04f 3aff 	movhi.w	sl, #4294967295
 8007656:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800765a:	2300      	movs	r3, #0
 800765c:	9304      	str	r3, [sp, #16]
 800765e:	e084      	b.n	800776a <_strtod_l+0x632>
 8007660:	f018 0f01 	tst.w	r8, #1
 8007664:	d005      	beq.n	8007672 <_strtod_l+0x53a>
 8007666:	9b04      	ldr	r3, [sp, #16]
 8007668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800766c:	f7f8 ffd4 	bl	8000618 <__aeabi_dmul>
 8007670:	2301      	movs	r3, #1
 8007672:	9a04      	ldr	r2, [sp, #16]
 8007674:	3208      	adds	r2, #8
 8007676:	f109 0901 	add.w	r9, r9, #1
 800767a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800767e:	9204      	str	r2, [sp, #16]
 8007680:	e7c9      	b.n	8007616 <_strtod_l+0x4de>
 8007682:	d0ea      	beq.n	800765a <_strtod_l+0x522>
 8007684:	f1c8 0800 	rsb	r8, r8, #0
 8007688:	f018 020f 	ands.w	r2, r8, #15
 800768c:	d00a      	beq.n	80076a4 <_strtod_l+0x56c>
 800768e:	4b13      	ldr	r3, [pc, #76]	; (80076dc <_strtod_l+0x5a4>)
 8007690:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007694:	4650      	mov	r0, sl
 8007696:	4659      	mov	r1, fp
 8007698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769c:	f7f9 f8e6 	bl	800086c <__aeabi_ddiv>
 80076a0:	4682      	mov	sl, r0
 80076a2:	468b      	mov	fp, r1
 80076a4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80076a8:	d0d7      	beq.n	800765a <_strtod_l+0x522>
 80076aa:	f1b8 0f1f 	cmp.w	r8, #31
 80076ae:	dd1f      	ble.n	80076f0 <_strtod_l+0x5b8>
 80076b0:	2500      	movs	r5, #0
 80076b2:	462e      	mov	r6, r5
 80076b4:	9507      	str	r5, [sp, #28]
 80076b6:	9505      	str	r5, [sp, #20]
 80076b8:	2322      	movs	r3, #34	; 0x22
 80076ba:	f04f 0a00 	mov.w	sl, #0
 80076be:	f04f 0b00 	mov.w	fp, #0
 80076c2:	6023      	str	r3, [r4, #0]
 80076c4:	e786      	b.n	80075d4 <_strtod_l+0x49c>
 80076c6:	bf00      	nop
 80076c8:	0800c7c9 	.word	0x0800c7c9
 80076cc:	0800c80c 	.word	0x0800c80c
 80076d0:	0800c7c1 	.word	0x0800c7c1
 80076d4:	0800c94c 	.word	0x0800c94c
 80076d8:	0800cbf8 	.word	0x0800cbf8
 80076dc:	0800cad8 	.word	0x0800cad8
 80076e0:	0800cab0 	.word	0x0800cab0
 80076e4:	7ff00000 	.word	0x7ff00000
 80076e8:	7ca00000 	.word	0x7ca00000
 80076ec:	7fefffff 	.word	0x7fefffff
 80076f0:	f018 0310 	ands.w	r3, r8, #16
 80076f4:	bf18      	it	ne
 80076f6:	236a      	movne	r3, #106	; 0x6a
 80076f8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007aa8 <_strtod_l+0x970>
 80076fc:	9304      	str	r3, [sp, #16]
 80076fe:	4650      	mov	r0, sl
 8007700:	4659      	mov	r1, fp
 8007702:	2300      	movs	r3, #0
 8007704:	f018 0f01 	tst.w	r8, #1
 8007708:	d004      	beq.n	8007714 <_strtod_l+0x5dc>
 800770a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800770e:	f7f8 ff83 	bl	8000618 <__aeabi_dmul>
 8007712:	2301      	movs	r3, #1
 8007714:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007718:	f109 0908 	add.w	r9, r9, #8
 800771c:	d1f2      	bne.n	8007704 <_strtod_l+0x5cc>
 800771e:	b10b      	cbz	r3, 8007724 <_strtod_l+0x5ec>
 8007720:	4682      	mov	sl, r0
 8007722:	468b      	mov	fp, r1
 8007724:	9b04      	ldr	r3, [sp, #16]
 8007726:	b1c3      	cbz	r3, 800775a <_strtod_l+0x622>
 8007728:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800772c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007730:	2b00      	cmp	r3, #0
 8007732:	4659      	mov	r1, fp
 8007734:	dd11      	ble.n	800775a <_strtod_l+0x622>
 8007736:	2b1f      	cmp	r3, #31
 8007738:	f340 8124 	ble.w	8007984 <_strtod_l+0x84c>
 800773c:	2b34      	cmp	r3, #52	; 0x34
 800773e:	bfde      	ittt	le
 8007740:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007744:	f04f 33ff 	movle.w	r3, #4294967295
 8007748:	fa03 f202 	lslle.w	r2, r3, r2
 800774c:	f04f 0a00 	mov.w	sl, #0
 8007750:	bfcc      	ite	gt
 8007752:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007756:	ea02 0b01 	andle.w	fp, r2, r1
 800775a:	2200      	movs	r2, #0
 800775c:	2300      	movs	r3, #0
 800775e:	4650      	mov	r0, sl
 8007760:	4659      	mov	r1, fp
 8007762:	f7f9 f9c1 	bl	8000ae8 <__aeabi_dcmpeq>
 8007766:	2800      	cmp	r0, #0
 8007768:	d1a2      	bne.n	80076b0 <_strtod_l+0x578>
 800776a:	9b07      	ldr	r3, [sp, #28]
 800776c:	9300      	str	r3, [sp, #0]
 800776e:	9908      	ldr	r1, [sp, #32]
 8007770:	462b      	mov	r3, r5
 8007772:	463a      	mov	r2, r7
 8007774:	4620      	mov	r0, r4
 8007776:	f001 fe2d 	bl	80093d4 <__s2b>
 800777a:	9007      	str	r0, [sp, #28]
 800777c:	2800      	cmp	r0, #0
 800777e:	f43f af1f 	beq.w	80075c0 <_strtod_l+0x488>
 8007782:	9b05      	ldr	r3, [sp, #20]
 8007784:	1b9e      	subs	r6, r3, r6
 8007786:	9b06      	ldr	r3, [sp, #24]
 8007788:	2b00      	cmp	r3, #0
 800778a:	bfb4      	ite	lt
 800778c:	4633      	movlt	r3, r6
 800778e:	2300      	movge	r3, #0
 8007790:	930c      	str	r3, [sp, #48]	; 0x30
 8007792:	9b06      	ldr	r3, [sp, #24]
 8007794:	2500      	movs	r5, #0
 8007796:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800779a:	9312      	str	r3, [sp, #72]	; 0x48
 800779c:	462e      	mov	r6, r5
 800779e:	9b07      	ldr	r3, [sp, #28]
 80077a0:	4620      	mov	r0, r4
 80077a2:	6859      	ldr	r1, [r3, #4]
 80077a4:	f001 fd6e 	bl	8009284 <_Balloc>
 80077a8:	9005      	str	r0, [sp, #20]
 80077aa:	2800      	cmp	r0, #0
 80077ac:	f43f af0c 	beq.w	80075c8 <_strtod_l+0x490>
 80077b0:	9b07      	ldr	r3, [sp, #28]
 80077b2:	691a      	ldr	r2, [r3, #16]
 80077b4:	3202      	adds	r2, #2
 80077b6:	f103 010c 	add.w	r1, r3, #12
 80077ba:	0092      	lsls	r2, r2, #2
 80077bc:	300c      	adds	r0, #12
 80077be:	f001 fd53 	bl	8009268 <memcpy>
 80077c2:	ec4b ab10 	vmov	d0, sl, fp
 80077c6:	aa1a      	add	r2, sp, #104	; 0x68
 80077c8:	a919      	add	r1, sp, #100	; 0x64
 80077ca:	4620      	mov	r0, r4
 80077cc:	f002 f948 	bl	8009a60 <__d2b>
 80077d0:	ec4b ab18 	vmov	d8, sl, fp
 80077d4:	9018      	str	r0, [sp, #96]	; 0x60
 80077d6:	2800      	cmp	r0, #0
 80077d8:	f43f aef6 	beq.w	80075c8 <_strtod_l+0x490>
 80077dc:	2101      	movs	r1, #1
 80077de:	4620      	mov	r0, r4
 80077e0:	f001 fe92 	bl	8009508 <__i2b>
 80077e4:	4606      	mov	r6, r0
 80077e6:	2800      	cmp	r0, #0
 80077e8:	f43f aeee 	beq.w	80075c8 <_strtod_l+0x490>
 80077ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80077ee:	9904      	ldr	r1, [sp, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	bfab      	itete	ge
 80077f4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80077f6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80077f8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80077fa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80077fe:	bfac      	ite	ge
 8007800:	eb03 0902 	addge.w	r9, r3, r2
 8007804:	1ad7      	sublt	r7, r2, r3
 8007806:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007808:	eba3 0801 	sub.w	r8, r3, r1
 800780c:	4490      	add	r8, r2
 800780e:	4ba1      	ldr	r3, [pc, #644]	; (8007a94 <_strtod_l+0x95c>)
 8007810:	f108 38ff 	add.w	r8, r8, #4294967295
 8007814:	4598      	cmp	r8, r3
 8007816:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800781a:	f280 80c7 	bge.w	80079ac <_strtod_l+0x874>
 800781e:	eba3 0308 	sub.w	r3, r3, r8
 8007822:	2b1f      	cmp	r3, #31
 8007824:	eba2 0203 	sub.w	r2, r2, r3
 8007828:	f04f 0101 	mov.w	r1, #1
 800782c:	f300 80b1 	bgt.w	8007992 <_strtod_l+0x85a>
 8007830:	fa01 f303 	lsl.w	r3, r1, r3
 8007834:	930d      	str	r3, [sp, #52]	; 0x34
 8007836:	2300      	movs	r3, #0
 8007838:	9308      	str	r3, [sp, #32]
 800783a:	eb09 0802 	add.w	r8, r9, r2
 800783e:	9b04      	ldr	r3, [sp, #16]
 8007840:	45c1      	cmp	r9, r8
 8007842:	4417      	add	r7, r2
 8007844:	441f      	add	r7, r3
 8007846:	464b      	mov	r3, r9
 8007848:	bfa8      	it	ge
 800784a:	4643      	movge	r3, r8
 800784c:	42bb      	cmp	r3, r7
 800784e:	bfa8      	it	ge
 8007850:	463b      	movge	r3, r7
 8007852:	2b00      	cmp	r3, #0
 8007854:	bfc2      	ittt	gt
 8007856:	eba8 0803 	subgt.w	r8, r8, r3
 800785a:	1aff      	subgt	r7, r7, r3
 800785c:	eba9 0903 	subgt.w	r9, r9, r3
 8007860:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007862:	2b00      	cmp	r3, #0
 8007864:	dd17      	ble.n	8007896 <_strtod_l+0x75e>
 8007866:	4631      	mov	r1, r6
 8007868:	461a      	mov	r2, r3
 800786a:	4620      	mov	r0, r4
 800786c:	f001 ff0c 	bl	8009688 <__pow5mult>
 8007870:	4606      	mov	r6, r0
 8007872:	2800      	cmp	r0, #0
 8007874:	f43f aea8 	beq.w	80075c8 <_strtod_l+0x490>
 8007878:	4601      	mov	r1, r0
 800787a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800787c:	4620      	mov	r0, r4
 800787e:	f001 fe59 	bl	8009534 <__multiply>
 8007882:	900b      	str	r0, [sp, #44]	; 0x2c
 8007884:	2800      	cmp	r0, #0
 8007886:	f43f ae9f 	beq.w	80075c8 <_strtod_l+0x490>
 800788a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800788c:	4620      	mov	r0, r4
 800788e:	f001 fd39 	bl	8009304 <_Bfree>
 8007892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007894:	9318      	str	r3, [sp, #96]	; 0x60
 8007896:	f1b8 0f00 	cmp.w	r8, #0
 800789a:	f300 808c 	bgt.w	80079b6 <_strtod_l+0x87e>
 800789e:	9b06      	ldr	r3, [sp, #24]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	dd08      	ble.n	80078b6 <_strtod_l+0x77e>
 80078a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80078a6:	9905      	ldr	r1, [sp, #20]
 80078a8:	4620      	mov	r0, r4
 80078aa:	f001 feed 	bl	8009688 <__pow5mult>
 80078ae:	9005      	str	r0, [sp, #20]
 80078b0:	2800      	cmp	r0, #0
 80078b2:	f43f ae89 	beq.w	80075c8 <_strtod_l+0x490>
 80078b6:	2f00      	cmp	r7, #0
 80078b8:	dd08      	ble.n	80078cc <_strtod_l+0x794>
 80078ba:	9905      	ldr	r1, [sp, #20]
 80078bc:	463a      	mov	r2, r7
 80078be:	4620      	mov	r0, r4
 80078c0:	f001 ff3c 	bl	800973c <__lshift>
 80078c4:	9005      	str	r0, [sp, #20]
 80078c6:	2800      	cmp	r0, #0
 80078c8:	f43f ae7e 	beq.w	80075c8 <_strtod_l+0x490>
 80078cc:	f1b9 0f00 	cmp.w	r9, #0
 80078d0:	dd08      	ble.n	80078e4 <_strtod_l+0x7ac>
 80078d2:	4631      	mov	r1, r6
 80078d4:	464a      	mov	r2, r9
 80078d6:	4620      	mov	r0, r4
 80078d8:	f001 ff30 	bl	800973c <__lshift>
 80078dc:	4606      	mov	r6, r0
 80078de:	2800      	cmp	r0, #0
 80078e0:	f43f ae72 	beq.w	80075c8 <_strtod_l+0x490>
 80078e4:	9a05      	ldr	r2, [sp, #20]
 80078e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80078e8:	4620      	mov	r0, r4
 80078ea:	f001 ffb3 	bl	8009854 <__mdiff>
 80078ee:	4605      	mov	r5, r0
 80078f0:	2800      	cmp	r0, #0
 80078f2:	f43f ae69 	beq.w	80075c8 <_strtod_l+0x490>
 80078f6:	68c3      	ldr	r3, [r0, #12]
 80078f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80078fa:	2300      	movs	r3, #0
 80078fc:	60c3      	str	r3, [r0, #12]
 80078fe:	4631      	mov	r1, r6
 8007900:	f001 ff8c 	bl	800981c <__mcmp>
 8007904:	2800      	cmp	r0, #0
 8007906:	da60      	bge.n	80079ca <_strtod_l+0x892>
 8007908:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800790a:	ea53 030a 	orrs.w	r3, r3, sl
 800790e:	f040 8082 	bne.w	8007a16 <_strtod_l+0x8de>
 8007912:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007916:	2b00      	cmp	r3, #0
 8007918:	d17d      	bne.n	8007a16 <_strtod_l+0x8de>
 800791a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800791e:	0d1b      	lsrs	r3, r3, #20
 8007920:	051b      	lsls	r3, r3, #20
 8007922:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007926:	d976      	bls.n	8007a16 <_strtod_l+0x8de>
 8007928:	696b      	ldr	r3, [r5, #20]
 800792a:	b913      	cbnz	r3, 8007932 <_strtod_l+0x7fa>
 800792c:	692b      	ldr	r3, [r5, #16]
 800792e:	2b01      	cmp	r3, #1
 8007930:	dd71      	ble.n	8007a16 <_strtod_l+0x8de>
 8007932:	4629      	mov	r1, r5
 8007934:	2201      	movs	r2, #1
 8007936:	4620      	mov	r0, r4
 8007938:	f001 ff00 	bl	800973c <__lshift>
 800793c:	4631      	mov	r1, r6
 800793e:	4605      	mov	r5, r0
 8007940:	f001 ff6c 	bl	800981c <__mcmp>
 8007944:	2800      	cmp	r0, #0
 8007946:	dd66      	ble.n	8007a16 <_strtod_l+0x8de>
 8007948:	9904      	ldr	r1, [sp, #16]
 800794a:	4a53      	ldr	r2, [pc, #332]	; (8007a98 <_strtod_l+0x960>)
 800794c:	465b      	mov	r3, fp
 800794e:	2900      	cmp	r1, #0
 8007950:	f000 8081 	beq.w	8007a56 <_strtod_l+0x91e>
 8007954:	ea02 010b 	and.w	r1, r2, fp
 8007958:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800795c:	dc7b      	bgt.n	8007a56 <_strtod_l+0x91e>
 800795e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007962:	f77f aea9 	ble.w	80076b8 <_strtod_l+0x580>
 8007966:	4b4d      	ldr	r3, [pc, #308]	; (8007a9c <_strtod_l+0x964>)
 8007968:	4650      	mov	r0, sl
 800796a:	4659      	mov	r1, fp
 800796c:	2200      	movs	r2, #0
 800796e:	f7f8 fe53 	bl	8000618 <__aeabi_dmul>
 8007972:	460b      	mov	r3, r1
 8007974:	4303      	orrs	r3, r0
 8007976:	bf08      	it	eq
 8007978:	2322      	moveq	r3, #34	; 0x22
 800797a:	4682      	mov	sl, r0
 800797c:	468b      	mov	fp, r1
 800797e:	bf08      	it	eq
 8007980:	6023      	streq	r3, [r4, #0]
 8007982:	e62b      	b.n	80075dc <_strtod_l+0x4a4>
 8007984:	f04f 32ff 	mov.w	r2, #4294967295
 8007988:	fa02 f303 	lsl.w	r3, r2, r3
 800798c:	ea03 0a0a 	and.w	sl, r3, sl
 8007990:	e6e3      	b.n	800775a <_strtod_l+0x622>
 8007992:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007996:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800799a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800799e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80079a2:	fa01 f308 	lsl.w	r3, r1, r8
 80079a6:	9308      	str	r3, [sp, #32]
 80079a8:	910d      	str	r1, [sp, #52]	; 0x34
 80079aa:	e746      	b.n	800783a <_strtod_l+0x702>
 80079ac:	2300      	movs	r3, #0
 80079ae:	9308      	str	r3, [sp, #32]
 80079b0:	2301      	movs	r3, #1
 80079b2:	930d      	str	r3, [sp, #52]	; 0x34
 80079b4:	e741      	b.n	800783a <_strtod_l+0x702>
 80079b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80079b8:	4642      	mov	r2, r8
 80079ba:	4620      	mov	r0, r4
 80079bc:	f001 febe 	bl	800973c <__lshift>
 80079c0:	9018      	str	r0, [sp, #96]	; 0x60
 80079c2:	2800      	cmp	r0, #0
 80079c4:	f47f af6b 	bne.w	800789e <_strtod_l+0x766>
 80079c8:	e5fe      	b.n	80075c8 <_strtod_l+0x490>
 80079ca:	465f      	mov	r7, fp
 80079cc:	d16e      	bne.n	8007aac <_strtod_l+0x974>
 80079ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80079d4:	b342      	cbz	r2, 8007a28 <_strtod_l+0x8f0>
 80079d6:	4a32      	ldr	r2, [pc, #200]	; (8007aa0 <_strtod_l+0x968>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d128      	bne.n	8007a2e <_strtod_l+0x8f6>
 80079dc:	9b04      	ldr	r3, [sp, #16]
 80079de:	4651      	mov	r1, sl
 80079e0:	b1eb      	cbz	r3, 8007a1e <_strtod_l+0x8e6>
 80079e2:	4b2d      	ldr	r3, [pc, #180]	; (8007a98 <_strtod_l+0x960>)
 80079e4:	403b      	ands	r3, r7
 80079e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80079ea:	f04f 32ff 	mov.w	r2, #4294967295
 80079ee:	d819      	bhi.n	8007a24 <_strtod_l+0x8ec>
 80079f0:	0d1b      	lsrs	r3, r3, #20
 80079f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80079f6:	fa02 f303 	lsl.w	r3, r2, r3
 80079fa:	4299      	cmp	r1, r3
 80079fc:	d117      	bne.n	8007a2e <_strtod_l+0x8f6>
 80079fe:	4b29      	ldr	r3, [pc, #164]	; (8007aa4 <_strtod_l+0x96c>)
 8007a00:	429f      	cmp	r7, r3
 8007a02:	d102      	bne.n	8007a0a <_strtod_l+0x8d2>
 8007a04:	3101      	adds	r1, #1
 8007a06:	f43f addf 	beq.w	80075c8 <_strtod_l+0x490>
 8007a0a:	4b23      	ldr	r3, [pc, #140]	; (8007a98 <_strtod_l+0x960>)
 8007a0c:	403b      	ands	r3, r7
 8007a0e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007a12:	f04f 0a00 	mov.w	sl, #0
 8007a16:	9b04      	ldr	r3, [sp, #16]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1a4      	bne.n	8007966 <_strtod_l+0x82e>
 8007a1c:	e5de      	b.n	80075dc <_strtod_l+0x4a4>
 8007a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a22:	e7ea      	b.n	80079fa <_strtod_l+0x8c2>
 8007a24:	4613      	mov	r3, r2
 8007a26:	e7e8      	b.n	80079fa <_strtod_l+0x8c2>
 8007a28:	ea53 030a 	orrs.w	r3, r3, sl
 8007a2c:	d08c      	beq.n	8007948 <_strtod_l+0x810>
 8007a2e:	9b08      	ldr	r3, [sp, #32]
 8007a30:	b1db      	cbz	r3, 8007a6a <_strtod_l+0x932>
 8007a32:	423b      	tst	r3, r7
 8007a34:	d0ef      	beq.n	8007a16 <_strtod_l+0x8de>
 8007a36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a38:	9a04      	ldr	r2, [sp, #16]
 8007a3a:	4650      	mov	r0, sl
 8007a3c:	4659      	mov	r1, fp
 8007a3e:	b1c3      	cbz	r3, 8007a72 <_strtod_l+0x93a>
 8007a40:	f7ff fb5c 	bl	80070fc <sulp>
 8007a44:	4602      	mov	r2, r0
 8007a46:	460b      	mov	r3, r1
 8007a48:	ec51 0b18 	vmov	r0, r1, d8
 8007a4c:	f7f8 fc2e 	bl	80002ac <__adddf3>
 8007a50:	4682      	mov	sl, r0
 8007a52:	468b      	mov	fp, r1
 8007a54:	e7df      	b.n	8007a16 <_strtod_l+0x8de>
 8007a56:	4013      	ands	r3, r2
 8007a58:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007a5c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007a60:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007a64:	f04f 3aff 	mov.w	sl, #4294967295
 8007a68:	e7d5      	b.n	8007a16 <_strtod_l+0x8de>
 8007a6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a6c:	ea13 0f0a 	tst.w	r3, sl
 8007a70:	e7e0      	b.n	8007a34 <_strtod_l+0x8fc>
 8007a72:	f7ff fb43 	bl	80070fc <sulp>
 8007a76:	4602      	mov	r2, r0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	ec51 0b18 	vmov	r0, r1, d8
 8007a7e:	f7f8 fc13 	bl	80002a8 <__aeabi_dsub>
 8007a82:	2200      	movs	r2, #0
 8007a84:	2300      	movs	r3, #0
 8007a86:	4682      	mov	sl, r0
 8007a88:	468b      	mov	fp, r1
 8007a8a:	f7f9 f82d 	bl	8000ae8 <__aeabi_dcmpeq>
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	d0c1      	beq.n	8007a16 <_strtod_l+0x8de>
 8007a92:	e611      	b.n	80076b8 <_strtod_l+0x580>
 8007a94:	fffffc02 	.word	0xfffffc02
 8007a98:	7ff00000 	.word	0x7ff00000
 8007a9c:	39500000 	.word	0x39500000
 8007aa0:	000fffff 	.word	0x000fffff
 8007aa4:	7fefffff 	.word	0x7fefffff
 8007aa8:	0800c820 	.word	0x0800c820
 8007aac:	4631      	mov	r1, r6
 8007aae:	4628      	mov	r0, r5
 8007ab0:	f002 f832 	bl	8009b18 <__ratio>
 8007ab4:	ec59 8b10 	vmov	r8, r9, d0
 8007ab8:	ee10 0a10 	vmov	r0, s0
 8007abc:	2200      	movs	r2, #0
 8007abe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ac2:	4649      	mov	r1, r9
 8007ac4:	f7f9 f824 	bl	8000b10 <__aeabi_dcmple>
 8007ac8:	2800      	cmp	r0, #0
 8007aca:	d07a      	beq.n	8007bc2 <_strtod_l+0xa8a>
 8007acc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d04a      	beq.n	8007b68 <_strtod_l+0xa30>
 8007ad2:	4b95      	ldr	r3, [pc, #596]	; (8007d28 <_strtod_l+0xbf0>)
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007ada:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007d28 <_strtod_l+0xbf0>
 8007ade:	f04f 0800 	mov.w	r8, #0
 8007ae2:	4b92      	ldr	r3, [pc, #584]	; (8007d2c <_strtod_l+0xbf4>)
 8007ae4:	403b      	ands	r3, r7
 8007ae6:	930d      	str	r3, [sp, #52]	; 0x34
 8007ae8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007aea:	4b91      	ldr	r3, [pc, #580]	; (8007d30 <_strtod_l+0xbf8>)
 8007aec:	429a      	cmp	r2, r3
 8007aee:	f040 80b0 	bne.w	8007c52 <_strtod_l+0xb1a>
 8007af2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007af6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007afa:	ec4b ab10 	vmov	d0, sl, fp
 8007afe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007b02:	f001 ff31 	bl	8009968 <__ulp>
 8007b06:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007b0a:	ec53 2b10 	vmov	r2, r3, d0
 8007b0e:	f7f8 fd83 	bl	8000618 <__aeabi_dmul>
 8007b12:	4652      	mov	r2, sl
 8007b14:	465b      	mov	r3, fp
 8007b16:	f7f8 fbc9 	bl	80002ac <__adddf3>
 8007b1a:	460b      	mov	r3, r1
 8007b1c:	4983      	ldr	r1, [pc, #524]	; (8007d2c <_strtod_l+0xbf4>)
 8007b1e:	4a85      	ldr	r2, [pc, #532]	; (8007d34 <_strtod_l+0xbfc>)
 8007b20:	4019      	ands	r1, r3
 8007b22:	4291      	cmp	r1, r2
 8007b24:	4682      	mov	sl, r0
 8007b26:	d960      	bls.n	8007bea <_strtod_l+0xab2>
 8007b28:	ee18 3a90 	vmov	r3, s17
 8007b2c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d104      	bne.n	8007b3e <_strtod_l+0xa06>
 8007b34:	ee18 3a10 	vmov	r3, s16
 8007b38:	3301      	adds	r3, #1
 8007b3a:	f43f ad45 	beq.w	80075c8 <_strtod_l+0x490>
 8007b3e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007d40 <_strtod_l+0xc08>
 8007b42:	f04f 3aff 	mov.w	sl, #4294967295
 8007b46:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f001 fbdb 	bl	8009304 <_Bfree>
 8007b4e:	9905      	ldr	r1, [sp, #20]
 8007b50:	4620      	mov	r0, r4
 8007b52:	f001 fbd7 	bl	8009304 <_Bfree>
 8007b56:	4631      	mov	r1, r6
 8007b58:	4620      	mov	r0, r4
 8007b5a:	f001 fbd3 	bl	8009304 <_Bfree>
 8007b5e:	4629      	mov	r1, r5
 8007b60:	4620      	mov	r0, r4
 8007b62:	f001 fbcf 	bl	8009304 <_Bfree>
 8007b66:	e61a      	b.n	800779e <_strtod_l+0x666>
 8007b68:	f1ba 0f00 	cmp.w	sl, #0
 8007b6c:	d11b      	bne.n	8007ba6 <_strtod_l+0xa6e>
 8007b6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b72:	b9f3      	cbnz	r3, 8007bb2 <_strtod_l+0xa7a>
 8007b74:	4b6c      	ldr	r3, [pc, #432]	; (8007d28 <_strtod_l+0xbf0>)
 8007b76:	2200      	movs	r2, #0
 8007b78:	4640      	mov	r0, r8
 8007b7a:	4649      	mov	r1, r9
 8007b7c:	f7f8 ffbe 	bl	8000afc <__aeabi_dcmplt>
 8007b80:	b9d0      	cbnz	r0, 8007bb8 <_strtod_l+0xa80>
 8007b82:	4640      	mov	r0, r8
 8007b84:	4649      	mov	r1, r9
 8007b86:	4b6c      	ldr	r3, [pc, #432]	; (8007d38 <_strtod_l+0xc00>)
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f7f8 fd45 	bl	8000618 <__aeabi_dmul>
 8007b8e:	4680      	mov	r8, r0
 8007b90:	4689      	mov	r9, r1
 8007b92:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007b96:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007b9a:	9315      	str	r3, [sp, #84]	; 0x54
 8007b9c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007ba0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007ba4:	e79d      	b.n	8007ae2 <_strtod_l+0x9aa>
 8007ba6:	f1ba 0f01 	cmp.w	sl, #1
 8007baa:	d102      	bne.n	8007bb2 <_strtod_l+0xa7a>
 8007bac:	2f00      	cmp	r7, #0
 8007bae:	f43f ad83 	beq.w	80076b8 <_strtod_l+0x580>
 8007bb2:	4b62      	ldr	r3, [pc, #392]	; (8007d3c <_strtod_l+0xc04>)
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	e78e      	b.n	8007ad6 <_strtod_l+0x99e>
 8007bb8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007d38 <_strtod_l+0xc00>
 8007bbc:	f04f 0800 	mov.w	r8, #0
 8007bc0:	e7e7      	b.n	8007b92 <_strtod_l+0xa5a>
 8007bc2:	4b5d      	ldr	r3, [pc, #372]	; (8007d38 <_strtod_l+0xc00>)
 8007bc4:	4640      	mov	r0, r8
 8007bc6:	4649      	mov	r1, r9
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f7f8 fd25 	bl	8000618 <__aeabi_dmul>
 8007bce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bd0:	4680      	mov	r8, r0
 8007bd2:	4689      	mov	r9, r1
 8007bd4:	b933      	cbnz	r3, 8007be4 <_strtod_l+0xaac>
 8007bd6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007bda:	900e      	str	r0, [sp, #56]	; 0x38
 8007bdc:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bde:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007be2:	e7dd      	b.n	8007ba0 <_strtod_l+0xa68>
 8007be4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007be8:	e7f9      	b.n	8007bde <_strtod_l+0xaa6>
 8007bea:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007bee:	9b04      	ldr	r3, [sp, #16]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1a8      	bne.n	8007b46 <_strtod_l+0xa0e>
 8007bf4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007bf8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bfa:	0d1b      	lsrs	r3, r3, #20
 8007bfc:	051b      	lsls	r3, r3, #20
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d1a1      	bne.n	8007b46 <_strtod_l+0xa0e>
 8007c02:	4640      	mov	r0, r8
 8007c04:	4649      	mov	r1, r9
 8007c06:	f7f9 f867 	bl	8000cd8 <__aeabi_d2lz>
 8007c0a:	f7f8 fcd7 	bl	80005bc <__aeabi_l2d>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	460b      	mov	r3, r1
 8007c12:	4640      	mov	r0, r8
 8007c14:	4649      	mov	r1, r9
 8007c16:	f7f8 fb47 	bl	80002a8 <__aeabi_dsub>
 8007c1a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c20:	ea43 030a 	orr.w	r3, r3, sl
 8007c24:	4313      	orrs	r3, r2
 8007c26:	4680      	mov	r8, r0
 8007c28:	4689      	mov	r9, r1
 8007c2a:	d055      	beq.n	8007cd8 <_strtod_l+0xba0>
 8007c2c:	a336      	add	r3, pc, #216	; (adr r3, 8007d08 <_strtod_l+0xbd0>)
 8007c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c32:	f7f8 ff63 	bl	8000afc <__aeabi_dcmplt>
 8007c36:	2800      	cmp	r0, #0
 8007c38:	f47f acd0 	bne.w	80075dc <_strtod_l+0x4a4>
 8007c3c:	a334      	add	r3, pc, #208	; (adr r3, 8007d10 <_strtod_l+0xbd8>)
 8007c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c42:	4640      	mov	r0, r8
 8007c44:	4649      	mov	r1, r9
 8007c46:	f7f8 ff77 	bl	8000b38 <__aeabi_dcmpgt>
 8007c4a:	2800      	cmp	r0, #0
 8007c4c:	f43f af7b 	beq.w	8007b46 <_strtod_l+0xa0e>
 8007c50:	e4c4      	b.n	80075dc <_strtod_l+0x4a4>
 8007c52:	9b04      	ldr	r3, [sp, #16]
 8007c54:	b333      	cbz	r3, 8007ca4 <_strtod_l+0xb6c>
 8007c56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c58:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007c5c:	d822      	bhi.n	8007ca4 <_strtod_l+0xb6c>
 8007c5e:	a32e      	add	r3, pc, #184	; (adr r3, 8007d18 <_strtod_l+0xbe0>)
 8007c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c64:	4640      	mov	r0, r8
 8007c66:	4649      	mov	r1, r9
 8007c68:	f7f8 ff52 	bl	8000b10 <__aeabi_dcmple>
 8007c6c:	b1a0      	cbz	r0, 8007c98 <_strtod_l+0xb60>
 8007c6e:	4649      	mov	r1, r9
 8007c70:	4640      	mov	r0, r8
 8007c72:	f7f8 ffa9 	bl	8000bc8 <__aeabi_d2uiz>
 8007c76:	2801      	cmp	r0, #1
 8007c78:	bf38      	it	cc
 8007c7a:	2001      	movcc	r0, #1
 8007c7c:	f7f8 fc52 	bl	8000524 <__aeabi_ui2d>
 8007c80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c82:	4680      	mov	r8, r0
 8007c84:	4689      	mov	r9, r1
 8007c86:	bb23      	cbnz	r3, 8007cd2 <_strtod_l+0xb9a>
 8007c88:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c8c:	9010      	str	r0, [sp, #64]	; 0x40
 8007c8e:	9311      	str	r3, [sp, #68]	; 0x44
 8007c90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007c94:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007c98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c9c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007ca0:	1a9b      	subs	r3, r3, r2
 8007ca2:	9309      	str	r3, [sp, #36]	; 0x24
 8007ca4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ca8:	eeb0 0a48 	vmov.f32	s0, s16
 8007cac:	eef0 0a68 	vmov.f32	s1, s17
 8007cb0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007cb4:	f001 fe58 	bl	8009968 <__ulp>
 8007cb8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007cbc:	ec53 2b10 	vmov	r2, r3, d0
 8007cc0:	f7f8 fcaa 	bl	8000618 <__aeabi_dmul>
 8007cc4:	ec53 2b18 	vmov	r2, r3, d8
 8007cc8:	f7f8 faf0 	bl	80002ac <__adddf3>
 8007ccc:	4682      	mov	sl, r0
 8007cce:	468b      	mov	fp, r1
 8007cd0:	e78d      	b.n	8007bee <_strtod_l+0xab6>
 8007cd2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007cd6:	e7db      	b.n	8007c90 <_strtod_l+0xb58>
 8007cd8:	a311      	add	r3, pc, #68	; (adr r3, 8007d20 <_strtod_l+0xbe8>)
 8007cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cde:	f7f8 ff0d 	bl	8000afc <__aeabi_dcmplt>
 8007ce2:	e7b2      	b.n	8007c4a <_strtod_l+0xb12>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ce8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cec:	6013      	str	r3, [r2, #0]
 8007cee:	f7ff ba6b 	b.w	80071c8 <_strtod_l+0x90>
 8007cf2:	2a65      	cmp	r2, #101	; 0x65
 8007cf4:	f43f ab5f 	beq.w	80073b6 <_strtod_l+0x27e>
 8007cf8:	2a45      	cmp	r2, #69	; 0x45
 8007cfa:	f43f ab5c 	beq.w	80073b6 <_strtod_l+0x27e>
 8007cfe:	2301      	movs	r3, #1
 8007d00:	f7ff bb94 	b.w	800742c <_strtod_l+0x2f4>
 8007d04:	f3af 8000 	nop.w
 8007d08:	94a03595 	.word	0x94a03595
 8007d0c:	3fdfffff 	.word	0x3fdfffff
 8007d10:	35afe535 	.word	0x35afe535
 8007d14:	3fe00000 	.word	0x3fe00000
 8007d18:	ffc00000 	.word	0xffc00000
 8007d1c:	41dfffff 	.word	0x41dfffff
 8007d20:	94a03595 	.word	0x94a03595
 8007d24:	3fcfffff 	.word	0x3fcfffff
 8007d28:	3ff00000 	.word	0x3ff00000
 8007d2c:	7ff00000 	.word	0x7ff00000
 8007d30:	7fe00000 	.word	0x7fe00000
 8007d34:	7c9fffff 	.word	0x7c9fffff
 8007d38:	3fe00000 	.word	0x3fe00000
 8007d3c:	bff00000 	.word	0xbff00000
 8007d40:	7fefffff 	.word	0x7fefffff

08007d44 <_strtod_r>:
 8007d44:	4b01      	ldr	r3, [pc, #4]	; (8007d4c <_strtod_r+0x8>)
 8007d46:	f7ff b9f7 	b.w	8007138 <_strtod_l>
 8007d4a:	bf00      	nop
 8007d4c:	200000f0 	.word	0x200000f0

08007d50 <_strtol_l.constprop.0>:
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d56:	d001      	beq.n	8007d5c <_strtol_l.constprop.0+0xc>
 8007d58:	2b24      	cmp	r3, #36	; 0x24
 8007d5a:	d906      	bls.n	8007d6a <_strtol_l.constprop.0+0x1a>
 8007d5c:	f7fe fafc 	bl	8006358 <__errno>
 8007d60:	2316      	movs	r3, #22
 8007d62:	6003      	str	r3, [r0, #0]
 8007d64:	2000      	movs	r0, #0
 8007d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d6a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007e50 <_strtol_l.constprop.0+0x100>
 8007d6e:	460d      	mov	r5, r1
 8007d70:	462e      	mov	r6, r5
 8007d72:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d76:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007d7a:	f017 0708 	ands.w	r7, r7, #8
 8007d7e:	d1f7      	bne.n	8007d70 <_strtol_l.constprop.0+0x20>
 8007d80:	2c2d      	cmp	r4, #45	; 0x2d
 8007d82:	d132      	bne.n	8007dea <_strtol_l.constprop.0+0x9a>
 8007d84:	782c      	ldrb	r4, [r5, #0]
 8007d86:	2701      	movs	r7, #1
 8007d88:	1cb5      	adds	r5, r6, #2
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d05b      	beq.n	8007e46 <_strtol_l.constprop.0+0xf6>
 8007d8e:	2b10      	cmp	r3, #16
 8007d90:	d109      	bne.n	8007da6 <_strtol_l.constprop.0+0x56>
 8007d92:	2c30      	cmp	r4, #48	; 0x30
 8007d94:	d107      	bne.n	8007da6 <_strtol_l.constprop.0+0x56>
 8007d96:	782c      	ldrb	r4, [r5, #0]
 8007d98:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007d9c:	2c58      	cmp	r4, #88	; 0x58
 8007d9e:	d14d      	bne.n	8007e3c <_strtol_l.constprop.0+0xec>
 8007da0:	786c      	ldrb	r4, [r5, #1]
 8007da2:	2310      	movs	r3, #16
 8007da4:	3502      	adds	r5, #2
 8007da6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007daa:	f108 38ff 	add.w	r8, r8, #4294967295
 8007dae:	f04f 0c00 	mov.w	ip, #0
 8007db2:	fbb8 f9f3 	udiv	r9, r8, r3
 8007db6:	4666      	mov	r6, ip
 8007db8:	fb03 8a19 	mls	sl, r3, r9, r8
 8007dbc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007dc0:	f1be 0f09 	cmp.w	lr, #9
 8007dc4:	d816      	bhi.n	8007df4 <_strtol_l.constprop.0+0xa4>
 8007dc6:	4674      	mov	r4, lr
 8007dc8:	42a3      	cmp	r3, r4
 8007dca:	dd24      	ble.n	8007e16 <_strtol_l.constprop.0+0xc6>
 8007dcc:	f1bc 0f00 	cmp.w	ip, #0
 8007dd0:	db1e      	blt.n	8007e10 <_strtol_l.constprop.0+0xc0>
 8007dd2:	45b1      	cmp	r9, r6
 8007dd4:	d31c      	bcc.n	8007e10 <_strtol_l.constprop.0+0xc0>
 8007dd6:	d101      	bne.n	8007ddc <_strtol_l.constprop.0+0x8c>
 8007dd8:	45a2      	cmp	sl, r4
 8007dda:	db19      	blt.n	8007e10 <_strtol_l.constprop.0+0xc0>
 8007ddc:	fb06 4603 	mla	r6, r6, r3, r4
 8007de0:	f04f 0c01 	mov.w	ip, #1
 8007de4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007de8:	e7e8      	b.n	8007dbc <_strtol_l.constprop.0+0x6c>
 8007dea:	2c2b      	cmp	r4, #43	; 0x2b
 8007dec:	bf04      	itt	eq
 8007dee:	782c      	ldrbeq	r4, [r5, #0]
 8007df0:	1cb5      	addeq	r5, r6, #2
 8007df2:	e7ca      	b.n	8007d8a <_strtol_l.constprop.0+0x3a>
 8007df4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007df8:	f1be 0f19 	cmp.w	lr, #25
 8007dfc:	d801      	bhi.n	8007e02 <_strtol_l.constprop.0+0xb2>
 8007dfe:	3c37      	subs	r4, #55	; 0x37
 8007e00:	e7e2      	b.n	8007dc8 <_strtol_l.constprop.0+0x78>
 8007e02:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007e06:	f1be 0f19 	cmp.w	lr, #25
 8007e0a:	d804      	bhi.n	8007e16 <_strtol_l.constprop.0+0xc6>
 8007e0c:	3c57      	subs	r4, #87	; 0x57
 8007e0e:	e7db      	b.n	8007dc8 <_strtol_l.constprop.0+0x78>
 8007e10:	f04f 3cff 	mov.w	ip, #4294967295
 8007e14:	e7e6      	b.n	8007de4 <_strtol_l.constprop.0+0x94>
 8007e16:	f1bc 0f00 	cmp.w	ip, #0
 8007e1a:	da05      	bge.n	8007e28 <_strtol_l.constprop.0+0xd8>
 8007e1c:	2322      	movs	r3, #34	; 0x22
 8007e1e:	6003      	str	r3, [r0, #0]
 8007e20:	4646      	mov	r6, r8
 8007e22:	b942      	cbnz	r2, 8007e36 <_strtol_l.constprop.0+0xe6>
 8007e24:	4630      	mov	r0, r6
 8007e26:	e79e      	b.n	8007d66 <_strtol_l.constprop.0+0x16>
 8007e28:	b107      	cbz	r7, 8007e2c <_strtol_l.constprop.0+0xdc>
 8007e2a:	4276      	negs	r6, r6
 8007e2c:	2a00      	cmp	r2, #0
 8007e2e:	d0f9      	beq.n	8007e24 <_strtol_l.constprop.0+0xd4>
 8007e30:	f1bc 0f00 	cmp.w	ip, #0
 8007e34:	d000      	beq.n	8007e38 <_strtol_l.constprop.0+0xe8>
 8007e36:	1e69      	subs	r1, r5, #1
 8007e38:	6011      	str	r1, [r2, #0]
 8007e3a:	e7f3      	b.n	8007e24 <_strtol_l.constprop.0+0xd4>
 8007e3c:	2430      	movs	r4, #48	; 0x30
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d1b1      	bne.n	8007da6 <_strtol_l.constprop.0+0x56>
 8007e42:	2308      	movs	r3, #8
 8007e44:	e7af      	b.n	8007da6 <_strtol_l.constprop.0+0x56>
 8007e46:	2c30      	cmp	r4, #48	; 0x30
 8007e48:	d0a5      	beq.n	8007d96 <_strtol_l.constprop.0+0x46>
 8007e4a:	230a      	movs	r3, #10
 8007e4c:	e7ab      	b.n	8007da6 <_strtol_l.constprop.0+0x56>
 8007e4e:	bf00      	nop
 8007e50:	0800c849 	.word	0x0800c849

08007e54 <_strtol_r>:
 8007e54:	f7ff bf7c 	b.w	8007d50 <_strtol_l.constprop.0>

08007e58 <quorem>:
 8007e58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e5c:	6903      	ldr	r3, [r0, #16]
 8007e5e:	690c      	ldr	r4, [r1, #16]
 8007e60:	42a3      	cmp	r3, r4
 8007e62:	4607      	mov	r7, r0
 8007e64:	f2c0 8081 	blt.w	8007f6a <quorem+0x112>
 8007e68:	3c01      	subs	r4, #1
 8007e6a:	f101 0814 	add.w	r8, r1, #20
 8007e6e:	f100 0514 	add.w	r5, r0, #20
 8007e72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e76:	9301      	str	r3, [sp, #4]
 8007e78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e80:	3301      	adds	r3, #1
 8007e82:	429a      	cmp	r2, r3
 8007e84:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e8c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e90:	d331      	bcc.n	8007ef6 <quorem+0x9e>
 8007e92:	f04f 0e00 	mov.w	lr, #0
 8007e96:	4640      	mov	r0, r8
 8007e98:	46ac      	mov	ip, r5
 8007e9a:	46f2      	mov	sl, lr
 8007e9c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ea0:	b293      	uxth	r3, r2
 8007ea2:	fb06 e303 	mla	r3, r6, r3, lr
 8007ea6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	ebaa 0303 	sub.w	r3, sl, r3
 8007eb0:	f8dc a000 	ldr.w	sl, [ip]
 8007eb4:	0c12      	lsrs	r2, r2, #16
 8007eb6:	fa13 f38a 	uxtah	r3, r3, sl
 8007eba:	fb06 e202 	mla	r2, r6, r2, lr
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	9b00      	ldr	r3, [sp, #0]
 8007ec2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ec6:	b292      	uxth	r2, r2
 8007ec8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ecc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ed0:	f8bd 3000 	ldrh.w	r3, [sp]
 8007ed4:	4581      	cmp	r9, r0
 8007ed6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007eda:	f84c 3b04 	str.w	r3, [ip], #4
 8007ede:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007ee2:	d2db      	bcs.n	8007e9c <quorem+0x44>
 8007ee4:	f855 300b 	ldr.w	r3, [r5, fp]
 8007ee8:	b92b      	cbnz	r3, 8007ef6 <quorem+0x9e>
 8007eea:	9b01      	ldr	r3, [sp, #4]
 8007eec:	3b04      	subs	r3, #4
 8007eee:	429d      	cmp	r5, r3
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	d32e      	bcc.n	8007f52 <quorem+0xfa>
 8007ef4:	613c      	str	r4, [r7, #16]
 8007ef6:	4638      	mov	r0, r7
 8007ef8:	f001 fc90 	bl	800981c <__mcmp>
 8007efc:	2800      	cmp	r0, #0
 8007efe:	db24      	blt.n	8007f4a <quorem+0xf2>
 8007f00:	3601      	adds	r6, #1
 8007f02:	4628      	mov	r0, r5
 8007f04:	f04f 0c00 	mov.w	ip, #0
 8007f08:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f0c:	f8d0 e000 	ldr.w	lr, [r0]
 8007f10:	b293      	uxth	r3, r2
 8007f12:	ebac 0303 	sub.w	r3, ip, r3
 8007f16:	0c12      	lsrs	r2, r2, #16
 8007f18:	fa13 f38e 	uxtah	r3, r3, lr
 8007f1c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007f20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f2a:	45c1      	cmp	r9, r8
 8007f2c:	f840 3b04 	str.w	r3, [r0], #4
 8007f30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007f34:	d2e8      	bcs.n	8007f08 <quorem+0xb0>
 8007f36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f3e:	b922      	cbnz	r2, 8007f4a <quorem+0xf2>
 8007f40:	3b04      	subs	r3, #4
 8007f42:	429d      	cmp	r5, r3
 8007f44:	461a      	mov	r2, r3
 8007f46:	d30a      	bcc.n	8007f5e <quorem+0x106>
 8007f48:	613c      	str	r4, [r7, #16]
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	b003      	add	sp, #12
 8007f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f52:	6812      	ldr	r2, [r2, #0]
 8007f54:	3b04      	subs	r3, #4
 8007f56:	2a00      	cmp	r2, #0
 8007f58:	d1cc      	bne.n	8007ef4 <quorem+0x9c>
 8007f5a:	3c01      	subs	r4, #1
 8007f5c:	e7c7      	b.n	8007eee <quorem+0x96>
 8007f5e:	6812      	ldr	r2, [r2, #0]
 8007f60:	3b04      	subs	r3, #4
 8007f62:	2a00      	cmp	r2, #0
 8007f64:	d1f0      	bne.n	8007f48 <quorem+0xf0>
 8007f66:	3c01      	subs	r4, #1
 8007f68:	e7eb      	b.n	8007f42 <quorem+0xea>
 8007f6a:	2000      	movs	r0, #0
 8007f6c:	e7ee      	b.n	8007f4c <quorem+0xf4>
	...

08007f70 <_dtoa_r>:
 8007f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f74:	ed2d 8b04 	vpush	{d8-d9}
 8007f78:	ec57 6b10 	vmov	r6, r7, d0
 8007f7c:	b093      	sub	sp, #76	; 0x4c
 8007f7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f80:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f84:	9106      	str	r1, [sp, #24]
 8007f86:	ee10 aa10 	vmov	sl, s0
 8007f8a:	4604      	mov	r4, r0
 8007f8c:	9209      	str	r2, [sp, #36]	; 0x24
 8007f8e:	930c      	str	r3, [sp, #48]	; 0x30
 8007f90:	46bb      	mov	fp, r7
 8007f92:	b975      	cbnz	r5, 8007fb2 <_dtoa_r+0x42>
 8007f94:	2010      	movs	r0, #16
 8007f96:	f001 f94d 	bl	8009234 <malloc>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	6260      	str	r0, [r4, #36]	; 0x24
 8007f9e:	b920      	cbnz	r0, 8007faa <_dtoa_r+0x3a>
 8007fa0:	4ba7      	ldr	r3, [pc, #668]	; (8008240 <_dtoa_r+0x2d0>)
 8007fa2:	21ea      	movs	r1, #234	; 0xea
 8007fa4:	48a7      	ldr	r0, [pc, #668]	; (8008244 <_dtoa_r+0x2d4>)
 8007fa6:	f002 f8bd 	bl	800a124 <__assert_func>
 8007faa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007fae:	6005      	str	r5, [r0, #0]
 8007fb0:	60c5      	str	r5, [r0, #12]
 8007fb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fb4:	6819      	ldr	r1, [r3, #0]
 8007fb6:	b151      	cbz	r1, 8007fce <_dtoa_r+0x5e>
 8007fb8:	685a      	ldr	r2, [r3, #4]
 8007fba:	604a      	str	r2, [r1, #4]
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	4093      	lsls	r3, r2
 8007fc0:	608b      	str	r3, [r1, #8]
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	f001 f99e 	bl	8009304 <_Bfree>
 8007fc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fca:	2200      	movs	r2, #0
 8007fcc:	601a      	str	r2, [r3, #0]
 8007fce:	1e3b      	subs	r3, r7, #0
 8007fd0:	bfaa      	itet	ge
 8007fd2:	2300      	movge	r3, #0
 8007fd4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007fd8:	f8c8 3000 	strge.w	r3, [r8]
 8007fdc:	4b9a      	ldr	r3, [pc, #616]	; (8008248 <_dtoa_r+0x2d8>)
 8007fde:	bfbc      	itt	lt
 8007fe0:	2201      	movlt	r2, #1
 8007fe2:	f8c8 2000 	strlt.w	r2, [r8]
 8007fe6:	ea33 030b 	bics.w	r3, r3, fp
 8007fea:	d11b      	bne.n	8008024 <_dtoa_r+0xb4>
 8007fec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fee:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ff2:	6013      	str	r3, [r2, #0]
 8007ff4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ff8:	4333      	orrs	r3, r6
 8007ffa:	f000 8592 	beq.w	8008b22 <_dtoa_r+0xbb2>
 8007ffe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008000:	b963      	cbnz	r3, 800801c <_dtoa_r+0xac>
 8008002:	4b92      	ldr	r3, [pc, #584]	; (800824c <_dtoa_r+0x2dc>)
 8008004:	e022      	b.n	800804c <_dtoa_r+0xdc>
 8008006:	4b92      	ldr	r3, [pc, #584]	; (8008250 <_dtoa_r+0x2e0>)
 8008008:	9301      	str	r3, [sp, #4]
 800800a:	3308      	adds	r3, #8
 800800c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800800e:	6013      	str	r3, [r2, #0]
 8008010:	9801      	ldr	r0, [sp, #4]
 8008012:	b013      	add	sp, #76	; 0x4c
 8008014:	ecbd 8b04 	vpop	{d8-d9}
 8008018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801c:	4b8b      	ldr	r3, [pc, #556]	; (800824c <_dtoa_r+0x2dc>)
 800801e:	9301      	str	r3, [sp, #4]
 8008020:	3303      	adds	r3, #3
 8008022:	e7f3      	b.n	800800c <_dtoa_r+0x9c>
 8008024:	2200      	movs	r2, #0
 8008026:	2300      	movs	r3, #0
 8008028:	4650      	mov	r0, sl
 800802a:	4659      	mov	r1, fp
 800802c:	f7f8 fd5c 	bl	8000ae8 <__aeabi_dcmpeq>
 8008030:	ec4b ab19 	vmov	d9, sl, fp
 8008034:	4680      	mov	r8, r0
 8008036:	b158      	cbz	r0, 8008050 <_dtoa_r+0xe0>
 8008038:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800803a:	2301      	movs	r3, #1
 800803c:	6013      	str	r3, [r2, #0]
 800803e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008040:	2b00      	cmp	r3, #0
 8008042:	f000 856b 	beq.w	8008b1c <_dtoa_r+0xbac>
 8008046:	4883      	ldr	r0, [pc, #524]	; (8008254 <_dtoa_r+0x2e4>)
 8008048:	6018      	str	r0, [r3, #0]
 800804a:	1e43      	subs	r3, r0, #1
 800804c:	9301      	str	r3, [sp, #4]
 800804e:	e7df      	b.n	8008010 <_dtoa_r+0xa0>
 8008050:	ec4b ab10 	vmov	d0, sl, fp
 8008054:	aa10      	add	r2, sp, #64	; 0x40
 8008056:	a911      	add	r1, sp, #68	; 0x44
 8008058:	4620      	mov	r0, r4
 800805a:	f001 fd01 	bl	8009a60 <__d2b>
 800805e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008062:	ee08 0a10 	vmov	s16, r0
 8008066:	2d00      	cmp	r5, #0
 8008068:	f000 8084 	beq.w	8008174 <_dtoa_r+0x204>
 800806c:	ee19 3a90 	vmov	r3, s19
 8008070:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008074:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008078:	4656      	mov	r6, sl
 800807a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800807e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008082:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008086:	4b74      	ldr	r3, [pc, #464]	; (8008258 <_dtoa_r+0x2e8>)
 8008088:	2200      	movs	r2, #0
 800808a:	4630      	mov	r0, r6
 800808c:	4639      	mov	r1, r7
 800808e:	f7f8 f90b 	bl	80002a8 <__aeabi_dsub>
 8008092:	a365      	add	r3, pc, #404	; (adr r3, 8008228 <_dtoa_r+0x2b8>)
 8008094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008098:	f7f8 fabe 	bl	8000618 <__aeabi_dmul>
 800809c:	a364      	add	r3, pc, #400	; (adr r3, 8008230 <_dtoa_r+0x2c0>)
 800809e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a2:	f7f8 f903 	bl	80002ac <__adddf3>
 80080a6:	4606      	mov	r6, r0
 80080a8:	4628      	mov	r0, r5
 80080aa:	460f      	mov	r7, r1
 80080ac:	f7f8 fa4a 	bl	8000544 <__aeabi_i2d>
 80080b0:	a361      	add	r3, pc, #388	; (adr r3, 8008238 <_dtoa_r+0x2c8>)
 80080b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b6:	f7f8 faaf 	bl	8000618 <__aeabi_dmul>
 80080ba:	4602      	mov	r2, r0
 80080bc:	460b      	mov	r3, r1
 80080be:	4630      	mov	r0, r6
 80080c0:	4639      	mov	r1, r7
 80080c2:	f7f8 f8f3 	bl	80002ac <__adddf3>
 80080c6:	4606      	mov	r6, r0
 80080c8:	460f      	mov	r7, r1
 80080ca:	f7f8 fd55 	bl	8000b78 <__aeabi_d2iz>
 80080ce:	2200      	movs	r2, #0
 80080d0:	9000      	str	r0, [sp, #0]
 80080d2:	2300      	movs	r3, #0
 80080d4:	4630      	mov	r0, r6
 80080d6:	4639      	mov	r1, r7
 80080d8:	f7f8 fd10 	bl	8000afc <__aeabi_dcmplt>
 80080dc:	b150      	cbz	r0, 80080f4 <_dtoa_r+0x184>
 80080de:	9800      	ldr	r0, [sp, #0]
 80080e0:	f7f8 fa30 	bl	8000544 <__aeabi_i2d>
 80080e4:	4632      	mov	r2, r6
 80080e6:	463b      	mov	r3, r7
 80080e8:	f7f8 fcfe 	bl	8000ae8 <__aeabi_dcmpeq>
 80080ec:	b910      	cbnz	r0, 80080f4 <_dtoa_r+0x184>
 80080ee:	9b00      	ldr	r3, [sp, #0]
 80080f0:	3b01      	subs	r3, #1
 80080f2:	9300      	str	r3, [sp, #0]
 80080f4:	9b00      	ldr	r3, [sp, #0]
 80080f6:	2b16      	cmp	r3, #22
 80080f8:	d85a      	bhi.n	80081b0 <_dtoa_r+0x240>
 80080fa:	9a00      	ldr	r2, [sp, #0]
 80080fc:	4b57      	ldr	r3, [pc, #348]	; (800825c <_dtoa_r+0x2ec>)
 80080fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008106:	ec51 0b19 	vmov	r0, r1, d9
 800810a:	f7f8 fcf7 	bl	8000afc <__aeabi_dcmplt>
 800810e:	2800      	cmp	r0, #0
 8008110:	d050      	beq.n	80081b4 <_dtoa_r+0x244>
 8008112:	9b00      	ldr	r3, [sp, #0]
 8008114:	3b01      	subs	r3, #1
 8008116:	9300      	str	r3, [sp, #0]
 8008118:	2300      	movs	r3, #0
 800811a:	930b      	str	r3, [sp, #44]	; 0x2c
 800811c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800811e:	1b5d      	subs	r5, r3, r5
 8008120:	1e6b      	subs	r3, r5, #1
 8008122:	9305      	str	r3, [sp, #20]
 8008124:	bf45      	ittet	mi
 8008126:	f1c5 0301 	rsbmi	r3, r5, #1
 800812a:	9304      	strmi	r3, [sp, #16]
 800812c:	2300      	movpl	r3, #0
 800812e:	2300      	movmi	r3, #0
 8008130:	bf4c      	ite	mi
 8008132:	9305      	strmi	r3, [sp, #20]
 8008134:	9304      	strpl	r3, [sp, #16]
 8008136:	9b00      	ldr	r3, [sp, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	db3d      	blt.n	80081b8 <_dtoa_r+0x248>
 800813c:	9b05      	ldr	r3, [sp, #20]
 800813e:	9a00      	ldr	r2, [sp, #0]
 8008140:	920a      	str	r2, [sp, #40]	; 0x28
 8008142:	4413      	add	r3, r2
 8008144:	9305      	str	r3, [sp, #20]
 8008146:	2300      	movs	r3, #0
 8008148:	9307      	str	r3, [sp, #28]
 800814a:	9b06      	ldr	r3, [sp, #24]
 800814c:	2b09      	cmp	r3, #9
 800814e:	f200 8089 	bhi.w	8008264 <_dtoa_r+0x2f4>
 8008152:	2b05      	cmp	r3, #5
 8008154:	bfc4      	itt	gt
 8008156:	3b04      	subgt	r3, #4
 8008158:	9306      	strgt	r3, [sp, #24]
 800815a:	9b06      	ldr	r3, [sp, #24]
 800815c:	f1a3 0302 	sub.w	r3, r3, #2
 8008160:	bfcc      	ite	gt
 8008162:	2500      	movgt	r5, #0
 8008164:	2501      	movle	r5, #1
 8008166:	2b03      	cmp	r3, #3
 8008168:	f200 8087 	bhi.w	800827a <_dtoa_r+0x30a>
 800816c:	e8df f003 	tbb	[pc, r3]
 8008170:	59383a2d 	.word	0x59383a2d
 8008174:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008178:	441d      	add	r5, r3
 800817a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800817e:	2b20      	cmp	r3, #32
 8008180:	bfc1      	itttt	gt
 8008182:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008186:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800818a:	fa0b f303 	lslgt.w	r3, fp, r3
 800818e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008192:	bfda      	itte	le
 8008194:	f1c3 0320 	rsble	r3, r3, #32
 8008198:	fa06 f003 	lslle.w	r0, r6, r3
 800819c:	4318      	orrgt	r0, r3
 800819e:	f7f8 f9c1 	bl	8000524 <__aeabi_ui2d>
 80081a2:	2301      	movs	r3, #1
 80081a4:	4606      	mov	r6, r0
 80081a6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80081aa:	3d01      	subs	r5, #1
 80081ac:	930e      	str	r3, [sp, #56]	; 0x38
 80081ae:	e76a      	b.n	8008086 <_dtoa_r+0x116>
 80081b0:	2301      	movs	r3, #1
 80081b2:	e7b2      	b.n	800811a <_dtoa_r+0x1aa>
 80081b4:	900b      	str	r0, [sp, #44]	; 0x2c
 80081b6:	e7b1      	b.n	800811c <_dtoa_r+0x1ac>
 80081b8:	9b04      	ldr	r3, [sp, #16]
 80081ba:	9a00      	ldr	r2, [sp, #0]
 80081bc:	1a9b      	subs	r3, r3, r2
 80081be:	9304      	str	r3, [sp, #16]
 80081c0:	4253      	negs	r3, r2
 80081c2:	9307      	str	r3, [sp, #28]
 80081c4:	2300      	movs	r3, #0
 80081c6:	930a      	str	r3, [sp, #40]	; 0x28
 80081c8:	e7bf      	b.n	800814a <_dtoa_r+0x1da>
 80081ca:	2300      	movs	r3, #0
 80081cc:	9308      	str	r3, [sp, #32]
 80081ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	dc55      	bgt.n	8008280 <_dtoa_r+0x310>
 80081d4:	2301      	movs	r3, #1
 80081d6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80081da:	461a      	mov	r2, r3
 80081dc:	9209      	str	r2, [sp, #36]	; 0x24
 80081de:	e00c      	b.n	80081fa <_dtoa_r+0x28a>
 80081e0:	2301      	movs	r3, #1
 80081e2:	e7f3      	b.n	80081cc <_dtoa_r+0x25c>
 80081e4:	2300      	movs	r3, #0
 80081e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081e8:	9308      	str	r3, [sp, #32]
 80081ea:	9b00      	ldr	r3, [sp, #0]
 80081ec:	4413      	add	r3, r2
 80081ee:	9302      	str	r3, [sp, #8]
 80081f0:	3301      	adds	r3, #1
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	9303      	str	r3, [sp, #12]
 80081f6:	bfb8      	it	lt
 80081f8:	2301      	movlt	r3, #1
 80081fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80081fc:	2200      	movs	r2, #0
 80081fe:	6042      	str	r2, [r0, #4]
 8008200:	2204      	movs	r2, #4
 8008202:	f102 0614 	add.w	r6, r2, #20
 8008206:	429e      	cmp	r6, r3
 8008208:	6841      	ldr	r1, [r0, #4]
 800820a:	d93d      	bls.n	8008288 <_dtoa_r+0x318>
 800820c:	4620      	mov	r0, r4
 800820e:	f001 f839 	bl	8009284 <_Balloc>
 8008212:	9001      	str	r0, [sp, #4]
 8008214:	2800      	cmp	r0, #0
 8008216:	d13b      	bne.n	8008290 <_dtoa_r+0x320>
 8008218:	4b11      	ldr	r3, [pc, #68]	; (8008260 <_dtoa_r+0x2f0>)
 800821a:	4602      	mov	r2, r0
 800821c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008220:	e6c0      	b.n	8007fa4 <_dtoa_r+0x34>
 8008222:	2301      	movs	r3, #1
 8008224:	e7df      	b.n	80081e6 <_dtoa_r+0x276>
 8008226:	bf00      	nop
 8008228:	636f4361 	.word	0x636f4361
 800822c:	3fd287a7 	.word	0x3fd287a7
 8008230:	8b60c8b3 	.word	0x8b60c8b3
 8008234:	3fc68a28 	.word	0x3fc68a28
 8008238:	509f79fb 	.word	0x509f79fb
 800823c:	3fd34413 	.word	0x3fd34413
 8008240:	0800c956 	.word	0x0800c956
 8008244:	0800c96d 	.word	0x0800c96d
 8008248:	7ff00000 	.word	0x7ff00000
 800824c:	0800c952 	.word	0x0800c952
 8008250:	0800c949 	.word	0x0800c949
 8008254:	0800c7cd 	.word	0x0800c7cd
 8008258:	3ff80000 	.word	0x3ff80000
 800825c:	0800cad8 	.word	0x0800cad8
 8008260:	0800c9c8 	.word	0x0800c9c8
 8008264:	2501      	movs	r5, #1
 8008266:	2300      	movs	r3, #0
 8008268:	9306      	str	r3, [sp, #24]
 800826a:	9508      	str	r5, [sp, #32]
 800826c:	f04f 33ff 	mov.w	r3, #4294967295
 8008270:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008274:	2200      	movs	r2, #0
 8008276:	2312      	movs	r3, #18
 8008278:	e7b0      	b.n	80081dc <_dtoa_r+0x26c>
 800827a:	2301      	movs	r3, #1
 800827c:	9308      	str	r3, [sp, #32]
 800827e:	e7f5      	b.n	800826c <_dtoa_r+0x2fc>
 8008280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008282:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008286:	e7b8      	b.n	80081fa <_dtoa_r+0x28a>
 8008288:	3101      	adds	r1, #1
 800828a:	6041      	str	r1, [r0, #4]
 800828c:	0052      	lsls	r2, r2, #1
 800828e:	e7b8      	b.n	8008202 <_dtoa_r+0x292>
 8008290:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008292:	9a01      	ldr	r2, [sp, #4]
 8008294:	601a      	str	r2, [r3, #0]
 8008296:	9b03      	ldr	r3, [sp, #12]
 8008298:	2b0e      	cmp	r3, #14
 800829a:	f200 809d 	bhi.w	80083d8 <_dtoa_r+0x468>
 800829e:	2d00      	cmp	r5, #0
 80082a0:	f000 809a 	beq.w	80083d8 <_dtoa_r+0x468>
 80082a4:	9b00      	ldr	r3, [sp, #0]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	dd32      	ble.n	8008310 <_dtoa_r+0x3a0>
 80082aa:	4ab7      	ldr	r2, [pc, #732]	; (8008588 <_dtoa_r+0x618>)
 80082ac:	f003 030f 	and.w	r3, r3, #15
 80082b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80082b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80082b8:	9b00      	ldr	r3, [sp, #0]
 80082ba:	05d8      	lsls	r0, r3, #23
 80082bc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80082c0:	d516      	bpl.n	80082f0 <_dtoa_r+0x380>
 80082c2:	4bb2      	ldr	r3, [pc, #712]	; (800858c <_dtoa_r+0x61c>)
 80082c4:	ec51 0b19 	vmov	r0, r1, d9
 80082c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80082cc:	f7f8 face 	bl	800086c <__aeabi_ddiv>
 80082d0:	f007 070f 	and.w	r7, r7, #15
 80082d4:	4682      	mov	sl, r0
 80082d6:	468b      	mov	fp, r1
 80082d8:	2503      	movs	r5, #3
 80082da:	4eac      	ldr	r6, [pc, #688]	; (800858c <_dtoa_r+0x61c>)
 80082dc:	b957      	cbnz	r7, 80082f4 <_dtoa_r+0x384>
 80082de:	4642      	mov	r2, r8
 80082e0:	464b      	mov	r3, r9
 80082e2:	4650      	mov	r0, sl
 80082e4:	4659      	mov	r1, fp
 80082e6:	f7f8 fac1 	bl	800086c <__aeabi_ddiv>
 80082ea:	4682      	mov	sl, r0
 80082ec:	468b      	mov	fp, r1
 80082ee:	e028      	b.n	8008342 <_dtoa_r+0x3d2>
 80082f0:	2502      	movs	r5, #2
 80082f2:	e7f2      	b.n	80082da <_dtoa_r+0x36a>
 80082f4:	07f9      	lsls	r1, r7, #31
 80082f6:	d508      	bpl.n	800830a <_dtoa_r+0x39a>
 80082f8:	4640      	mov	r0, r8
 80082fa:	4649      	mov	r1, r9
 80082fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008300:	f7f8 f98a 	bl	8000618 <__aeabi_dmul>
 8008304:	3501      	adds	r5, #1
 8008306:	4680      	mov	r8, r0
 8008308:	4689      	mov	r9, r1
 800830a:	107f      	asrs	r7, r7, #1
 800830c:	3608      	adds	r6, #8
 800830e:	e7e5      	b.n	80082dc <_dtoa_r+0x36c>
 8008310:	f000 809b 	beq.w	800844a <_dtoa_r+0x4da>
 8008314:	9b00      	ldr	r3, [sp, #0]
 8008316:	4f9d      	ldr	r7, [pc, #628]	; (800858c <_dtoa_r+0x61c>)
 8008318:	425e      	negs	r6, r3
 800831a:	4b9b      	ldr	r3, [pc, #620]	; (8008588 <_dtoa_r+0x618>)
 800831c:	f006 020f 	and.w	r2, r6, #15
 8008320:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008328:	ec51 0b19 	vmov	r0, r1, d9
 800832c:	f7f8 f974 	bl	8000618 <__aeabi_dmul>
 8008330:	1136      	asrs	r6, r6, #4
 8008332:	4682      	mov	sl, r0
 8008334:	468b      	mov	fp, r1
 8008336:	2300      	movs	r3, #0
 8008338:	2502      	movs	r5, #2
 800833a:	2e00      	cmp	r6, #0
 800833c:	d17a      	bne.n	8008434 <_dtoa_r+0x4c4>
 800833e:	2b00      	cmp	r3, #0
 8008340:	d1d3      	bne.n	80082ea <_dtoa_r+0x37a>
 8008342:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008344:	2b00      	cmp	r3, #0
 8008346:	f000 8082 	beq.w	800844e <_dtoa_r+0x4de>
 800834a:	4b91      	ldr	r3, [pc, #580]	; (8008590 <_dtoa_r+0x620>)
 800834c:	2200      	movs	r2, #0
 800834e:	4650      	mov	r0, sl
 8008350:	4659      	mov	r1, fp
 8008352:	f7f8 fbd3 	bl	8000afc <__aeabi_dcmplt>
 8008356:	2800      	cmp	r0, #0
 8008358:	d079      	beq.n	800844e <_dtoa_r+0x4de>
 800835a:	9b03      	ldr	r3, [sp, #12]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d076      	beq.n	800844e <_dtoa_r+0x4de>
 8008360:	9b02      	ldr	r3, [sp, #8]
 8008362:	2b00      	cmp	r3, #0
 8008364:	dd36      	ble.n	80083d4 <_dtoa_r+0x464>
 8008366:	9b00      	ldr	r3, [sp, #0]
 8008368:	4650      	mov	r0, sl
 800836a:	4659      	mov	r1, fp
 800836c:	1e5f      	subs	r7, r3, #1
 800836e:	2200      	movs	r2, #0
 8008370:	4b88      	ldr	r3, [pc, #544]	; (8008594 <_dtoa_r+0x624>)
 8008372:	f7f8 f951 	bl	8000618 <__aeabi_dmul>
 8008376:	9e02      	ldr	r6, [sp, #8]
 8008378:	4682      	mov	sl, r0
 800837a:	468b      	mov	fp, r1
 800837c:	3501      	adds	r5, #1
 800837e:	4628      	mov	r0, r5
 8008380:	f7f8 f8e0 	bl	8000544 <__aeabi_i2d>
 8008384:	4652      	mov	r2, sl
 8008386:	465b      	mov	r3, fp
 8008388:	f7f8 f946 	bl	8000618 <__aeabi_dmul>
 800838c:	4b82      	ldr	r3, [pc, #520]	; (8008598 <_dtoa_r+0x628>)
 800838e:	2200      	movs	r2, #0
 8008390:	f7f7 ff8c 	bl	80002ac <__adddf3>
 8008394:	46d0      	mov	r8, sl
 8008396:	46d9      	mov	r9, fp
 8008398:	4682      	mov	sl, r0
 800839a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800839e:	2e00      	cmp	r6, #0
 80083a0:	d158      	bne.n	8008454 <_dtoa_r+0x4e4>
 80083a2:	4b7e      	ldr	r3, [pc, #504]	; (800859c <_dtoa_r+0x62c>)
 80083a4:	2200      	movs	r2, #0
 80083a6:	4640      	mov	r0, r8
 80083a8:	4649      	mov	r1, r9
 80083aa:	f7f7 ff7d 	bl	80002a8 <__aeabi_dsub>
 80083ae:	4652      	mov	r2, sl
 80083b0:	465b      	mov	r3, fp
 80083b2:	4680      	mov	r8, r0
 80083b4:	4689      	mov	r9, r1
 80083b6:	f7f8 fbbf 	bl	8000b38 <__aeabi_dcmpgt>
 80083ba:	2800      	cmp	r0, #0
 80083bc:	f040 8295 	bne.w	80088ea <_dtoa_r+0x97a>
 80083c0:	4652      	mov	r2, sl
 80083c2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80083c6:	4640      	mov	r0, r8
 80083c8:	4649      	mov	r1, r9
 80083ca:	f7f8 fb97 	bl	8000afc <__aeabi_dcmplt>
 80083ce:	2800      	cmp	r0, #0
 80083d0:	f040 8289 	bne.w	80088e6 <_dtoa_r+0x976>
 80083d4:	ec5b ab19 	vmov	sl, fp, d9
 80083d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083da:	2b00      	cmp	r3, #0
 80083dc:	f2c0 8148 	blt.w	8008670 <_dtoa_r+0x700>
 80083e0:	9a00      	ldr	r2, [sp, #0]
 80083e2:	2a0e      	cmp	r2, #14
 80083e4:	f300 8144 	bgt.w	8008670 <_dtoa_r+0x700>
 80083e8:	4b67      	ldr	r3, [pc, #412]	; (8008588 <_dtoa_r+0x618>)
 80083ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	f280 80d5 	bge.w	80085a4 <_dtoa_r+0x634>
 80083fa:	9b03      	ldr	r3, [sp, #12]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f300 80d1 	bgt.w	80085a4 <_dtoa_r+0x634>
 8008402:	f040 826f 	bne.w	80088e4 <_dtoa_r+0x974>
 8008406:	4b65      	ldr	r3, [pc, #404]	; (800859c <_dtoa_r+0x62c>)
 8008408:	2200      	movs	r2, #0
 800840a:	4640      	mov	r0, r8
 800840c:	4649      	mov	r1, r9
 800840e:	f7f8 f903 	bl	8000618 <__aeabi_dmul>
 8008412:	4652      	mov	r2, sl
 8008414:	465b      	mov	r3, fp
 8008416:	f7f8 fb85 	bl	8000b24 <__aeabi_dcmpge>
 800841a:	9e03      	ldr	r6, [sp, #12]
 800841c:	4637      	mov	r7, r6
 800841e:	2800      	cmp	r0, #0
 8008420:	f040 8245 	bne.w	80088ae <_dtoa_r+0x93e>
 8008424:	9d01      	ldr	r5, [sp, #4]
 8008426:	2331      	movs	r3, #49	; 0x31
 8008428:	f805 3b01 	strb.w	r3, [r5], #1
 800842c:	9b00      	ldr	r3, [sp, #0]
 800842e:	3301      	adds	r3, #1
 8008430:	9300      	str	r3, [sp, #0]
 8008432:	e240      	b.n	80088b6 <_dtoa_r+0x946>
 8008434:	07f2      	lsls	r2, r6, #31
 8008436:	d505      	bpl.n	8008444 <_dtoa_r+0x4d4>
 8008438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800843c:	f7f8 f8ec 	bl	8000618 <__aeabi_dmul>
 8008440:	3501      	adds	r5, #1
 8008442:	2301      	movs	r3, #1
 8008444:	1076      	asrs	r6, r6, #1
 8008446:	3708      	adds	r7, #8
 8008448:	e777      	b.n	800833a <_dtoa_r+0x3ca>
 800844a:	2502      	movs	r5, #2
 800844c:	e779      	b.n	8008342 <_dtoa_r+0x3d2>
 800844e:	9f00      	ldr	r7, [sp, #0]
 8008450:	9e03      	ldr	r6, [sp, #12]
 8008452:	e794      	b.n	800837e <_dtoa_r+0x40e>
 8008454:	9901      	ldr	r1, [sp, #4]
 8008456:	4b4c      	ldr	r3, [pc, #304]	; (8008588 <_dtoa_r+0x618>)
 8008458:	4431      	add	r1, r6
 800845a:	910d      	str	r1, [sp, #52]	; 0x34
 800845c:	9908      	ldr	r1, [sp, #32]
 800845e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008462:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008466:	2900      	cmp	r1, #0
 8008468:	d043      	beq.n	80084f2 <_dtoa_r+0x582>
 800846a:	494d      	ldr	r1, [pc, #308]	; (80085a0 <_dtoa_r+0x630>)
 800846c:	2000      	movs	r0, #0
 800846e:	f7f8 f9fd 	bl	800086c <__aeabi_ddiv>
 8008472:	4652      	mov	r2, sl
 8008474:	465b      	mov	r3, fp
 8008476:	f7f7 ff17 	bl	80002a8 <__aeabi_dsub>
 800847a:	9d01      	ldr	r5, [sp, #4]
 800847c:	4682      	mov	sl, r0
 800847e:	468b      	mov	fp, r1
 8008480:	4649      	mov	r1, r9
 8008482:	4640      	mov	r0, r8
 8008484:	f7f8 fb78 	bl	8000b78 <__aeabi_d2iz>
 8008488:	4606      	mov	r6, r0
 800848a:	f7f8 f85b 	bl	8000544 <__aeabi_i2d>
 800848e:	4602      	mov	r2, r0
 8008490:	460b      	mov	r3, r1
 8008492:	4640      	mov	r0, r8
 8008494:	4649      	mov	r1, r9
 8008496:	f7f7 ff07 	bl	80002a8 <__aeabi_dsub>
 800849a:	3630      	adds	r6, #48	; 0x30
 800849c:	f805 6b01 	strb.w	r6, [r5], #1
 80084a0:	4652      	mov	r2, sl
 80084a2:	465b      	mov	r3, fp
 80084a4:	4680      	mov	r8, r0
 80084a6:	4689      	mov	r9, r1
 80084a8:	f7f8 fb28 	bl	8000afc <__aeabi_dcmplt>
 80084ac:	2800      	cmp	r0, #0
 80084ae:	d163      	bne.n	8008578 <_dtoa_r+0x608>
 80084b0:	4642      	mov	r2, r8
 80084b2:	464b      	mov	r3, r9
 80084b4:	4936      	ldr	r1, [pc, #216]	; (8008590 <_dtoa_r+0x620>)
 80084b6:	2000      	movs	r0, #0
 80084b8:	f7f7 fef6 	bl	80002a8 <__aeabi_dsub>
 80084bc:	4652      	mov	r2, sl
 80084be:	465b      	mov	r3, fp
 80084c0:	f7f8 fb1c 	bl	8000afc <__aeabi_dcmplt>
 80084c4:	2800      	cmp	r0, #0
 80084c6:	f040 80b5 	bne.w	8008634 <_dtoa_r+0x6c4>
 80084ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084cc:	429d      	cmp	r5, r3
 80084ce:	d081      	beq.n	80083d4 <_dtoa_r+0x464>
 80084d0:	4b30      	ldr	r3, [pc, #192]	; (8008594 <_dtoa_r+0x624>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	4650      	mov	r0, sl
 80084d6:	4659      	mov	r1, fp
 80084d8:	f7f8 f89e 	bl	8000618 <__aeabi_dmul>
 80084dc:	4b2d      	ldr	r3, [pc, #180]	; (8008594 <_dtoa_r+0x624>)
 80084de:	4682      	mov	sl, r0
 80084e0:	468b      	mov	fp, r1
 80084e2:	4640      	mov	r0, r8
 80084e4:	4649      	mov	r1, r9
 80084e6:	2200      	movs	r2, #0
 80084e8:	f7f8 f896 	bl	8000618 <__aeabi_dmul>
 80084ec:	4680      	mov	r8, r0
 80084ee:	4689      	mov	r9, r1
 80084f0:	e7c6      	b.n	8008480 <_dtoa_r+0x510>
 80084f2:	4650      	mov	r0, sl
 80084f4:	4659      	mov	r1, fp
 80084f6:	f7f8 f88f 	bl	8000618 <__aeabi_dmul>
 80084fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084fc:	9d01      	ldr	r5, [sp, #4]
 80084fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008500:	4682      	mov	sl, r0
 8008502:	468b      	mov	fp, r1
 8008504:	4649      	mov	r1, r9
 8008506:	4640      	mov	r0, r8
 8008508:	f7f8 fb36 	bl	8000b78 <__aeabi_d2iz>
 800850c:	4606      	mov	r6, r0
 800850e:	f7f8 f819 	bl	8000544 <__aeabi_i2d>
 8008512:	3630      	adds	r6, #48	; 0x30
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	4640      	mov	r0, r8
 800851a:	4649      	mov	r1, r9
 800851c:	f7f7 fec4 	bl	80002a8 <__aeabi_dsub>
 8008520:	f805 6b01 	strb.w	r6, [r5], #1
 8008524:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008526:	429d      	cmp	r5, r3
 8008528:	4680      	mov	r8, r0
 800852a:	4689      	mov	r9, r1
 800852c:	f04f 0200 	mov.w	r2, #0
 8008530:	d124      	bne.n	800857c <_dtoa_r+0x60c>
 8008532:	4b1b      	ldr	r3, [pc, #108]	; (80085a0 <_dtoa_r+0x630>)
 8008534:	4650      	mov	r0, sl
 8008536:	4659      	mov	r1, fp
 8008538:	f7f7 feb8 	bl	80002ac <__adddf3>
 800853c:	4602      	mov	r2, r0
 800853e:	460b      	mov	r3, r1
 8008540:	4640      	mov	r0, r8
 8008542:	4649      	mov	r1, r9
 8008544:	f7f8 faf8 	bl	8000b38 <__aeabi_dcmpgt>
 8008548:	2800      	cmp	r0, #0
 800854a:	d173      	bne.n	8008634 <_dtoa_r+0x6c4>
 800854c:	4652      	mov	r2, sl
 800854e:	465b      	mov	r3, fp
 8008550:	4913      	ldr	r1, [pc, #76]	; (80085a0 <_dtoa_r+0x630>)
 8008552:	2000      	movs	r0, #0
 8008554:	f7f7 fea8 	bl	80002a8 <__aeabi_dsub>
 8008558:	4602      	mov	r2, r0
 800855a:	460b      	mov	r3, r1
 800855c:	4640      	mov	r0, r8
 800855e:	4649      	mov	r1, r9
 8008560:	f7f8 facc 	bl	8000afc <__aeabi_dcmplt>
 8008564:	2800      	cmp	r0, #0
 8008566:	f43f af35 	beq.w	80083d4 <_dtoa_r+0x464>
 800856a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800856c:	1e6b      	subs	r3, r5, #1
 800856e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008570:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008574:	2b30      	cmp	r3, #48	; 0x30
 8008576:	d0f8      	beq.n	800856a <_dtoa_r+0x5fa>
 8008578:	9700      	str	r7, [sp, #0]
 800857a:	e049      	b.n	8008610 <_dtoa_r+0x6a0>
 800857c:	4b05      	ldr	r3, [pc, #20]	; (8008594 <_dtoa_r+0x624>)
 800857e:	f7f8 f84b 	bl	8000618 <__aeabi_dmul>
 8008582:	4680      	mov	r8, r0
 8008584:	4689      	mov	r9, r1
 8008586:	e7bd      	b.n	8008504 <_dtoa_r+0x594>
 8008588:	0800cad8 	.word	0x0800cad8
 800858c:	0800cab0 	.word	0x0800cab0
 8008590:	3ff00000 	.word	0x3ff00000
 8008594:	40240000 	.word	0x40240000
 8008598:	401c0000 	.word	0x401c0000
 800859c:	40140000 	.word	0x40140000
 80085a0:	3fe00000 	.word	0x3fe00000
 80085a4:	9d01      	ldr	r5, [sp, #4]
 80085a6:	4656      	mov	r6, sl
 80085a8:	465f      	mov	r7, fp
 80085aa:	4642      	mov	r2, r8
 80085ac:	464b      	mov	r3, r9
 80085ae:	4630      	mov	r0, r6
 80085b0:	4639      	mov	r1, r7
 80085b2:	f7f8 f95b 	bl	800086c <__aeabi_ddiv>
 80085b6:	f7f8 fadf 	bl	8000b78 <__aeabi_d2iz>
 80085ba:	4682      	mov	sl, r0
 80085bc:	f7f7 ffc2 	bl	8000544 <__aeabi_i2d>
 80085c0:	4642      	mov	r2, r8
 80085c2:	464b      	mov	r3, r9
 80085c4:	f7f8 f828 	bl	8000618 <__aeabi_dmul>
 80085c8:	4602      	mov	r2, r0
 80085ca:	460b      	mov	r3, r1
 80085cc:	4630      	mov	r0, r6
 80085ce:	4639      	mov	r1, r7
 80085d0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80085d4:	f7f7 fe68 	bl	80002a8 <__aeabi_dsub>
 80085d8:	f805 6b01 	strb.w	r6, [r5], #1
 80085dc:	9e01      	ldr	r6, [sp, #4]
 80085de:	9f03      	ldr	r7, [sp, #12]
 80085e0:	1bae      	subs	r6, r5, r6
 80085e2:	42b7      	cmp	r7, r6
 80085e4:	4602      	mov	r2, r0
 80085e6:	460b      	mov	r3, r1
 80085e8:	d135      	bne.n	8008656 <_dtoa_r+0x6e6>
 80085ea:	f7f7 fe5f 	bl	80002ac <__adddf3>
 80085ee:	4642      	mov	r2, r8
 80085f0:	464b      	mov	r3, r9
 80085f2:	4606      	mov	r6, r0
 80085f4:	460f      	mov	r7, r1
 80085f6:	f7f8 fa9f 	bl	8000b38 <__aeabi_dcmpgt>
 80085fa:	b9d0      	cbnz	r0, 8008632 <_dtoa_r+0x6c2>
 80085fc:	4642      	mov	r2, r8
 80085fe:	464b      	mov	r3, r9
 8008600:	4630      	mov	r0, r6
 8008602:	4639      	mov	r1, r7
 8008604:	f7f8 fa70 	bl	8000ae8 <__aeabi_dcmpeq>
 8008608:	b110      	cbz	r0, 8008610 <_dtoa_r+0x6a0>
 800860a:	f01a 0f01 	tst.w	sl, #1
 800860e:	d110      	bne.n	8008632 <_dtoa_r+0x6c2>
 8008610:	4620      	mov	r0, r4
 8008612:	ee18 1a10 	vmov	r1, s16
 8008616:	f000 fe75 	bl	8009304 <_Bfree>
 800861a:	2300      	movs	r3, #0
 800861c:	9800      	ldr	r0, [sp, #0]
 800861e:	702b      	strb	r3, [r5, #0]
 8008620:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008622:	3001      	adds	r0, #1
 8008624:	6018      	str	r0, [r3, #0]
 8008626:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008628:	2b00      	cmp	r3, #0
 800862a:	f43f acf1 	beq.w	8008010 <_dtoa_r+0xa0>
 800862e:	601d      	str	r5, [r3, #0]
 8008630:	e4ee      	b.n	8008010 <_dtoa_r+0xa0>
 8008632:	9f00      	ldr	r7, [sp, #0]
 8008634:	462b      	mov	r3, r5
 8008636:	461d      	mov	r5, r3
 8008638:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800863c:	2a39      	cmp	r2, #57	; 0x39
 800863e:	d106      	bne.n	800864e <_dtoa_r+0x6de>
 8008640:	9a01      	ldr	r2, [sp, #4]
 8008642:	429a      	cmp	r2, r3
 8008644:	d1f7      	bne.n	8008636 <_dtoa_r+0x6c6>
 8008646:	9901      	ldr	r1, [sp, #4]
 8008648:	2230      	movs	r2, #48	; 0x30
 800864a:	3701      	adds	r7, #1
 800864c:	700a      	strb	r2, [r1, #0]
 800864e:	781a      	ldrb	r2, [r3, #0]
 8008650:	3201      	adds	r2, #1
 8008652:	701a      	strb	r2, [r3, #0]
 8008654:	e790      	b.n	8008578 <_dtoa_r+0x608>
 8008656:	4ba6      	ldr	r3, [pc, #664]	; (80088f0 <_dtoa_r+0x980>)
 8008658:	2200      	movs	r2, #0
 800865a:	f7f7 ffdd 	bl	8000618 <__aeabi_dmul>
 800865e:	2200      	movs	r2, #0
 8008660:	2300      	movs	r3, #0
 8008662:	4606      	mov	r6, r0
 8008664:	460f      	mov	r7, r1
 8008666:	f7f8 fa3f 	bl	8000ae8 <__aeabi_dcmpeq>
 800866a:	2800      	cmp	r0, #0
 800866c:	d09d      	beq.n	80085aa <_dtoa_r+0x63a>
 800866e:	e7cf      	b.n	8008610 <_dtoa_r+0x6a0>
 8008670:	9a08      	ldr	r2, [sp, #32]
 8008672:	2a00      	cmp	r2, #0
 8008674:	f000 80d7 	beq.w	8008826 <_dtoa_r+0x8b6>
 8008678:	9a06      	ldr	r2, [sp, #24]
 800867a:	2a01      	cmp	r2, #1
 800867c:	f300 80ba 	bgt.w	80087f4 <_dtoa_r+0x884>
 8008680:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008682:	2a00      	cmp	r2, #0
 8008684:	f000 80b2 	beq.w	80087ec <_dtoa_r+0x87c>
 8008688:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800868c:	9e07      	ldr	r6, [sp, #28]
 800868e:	9d04      	ldr	r5, [sp, #16]
 8008690:	9a04      	ldr	r2, [sp, #16]
 8008692:	441a      	add	r2, r3
 8008694:	9204      	str	r2, [sp, #16]
 8008696:	9a05      	ldr	r2, [sp, #20]
 8008698:	2101      	movs	r1, #1
 800869a:	441a      	add	r2, r3
 800869c:	4620      	mov	r0, r4
 800869e:	9205      	str	r2, [sp, #20]
 80086a0:	f000 ff32 	bl	8009508 <__i2b>
 80086a4:	4607      	mov	r7, r0
 80086a6:	2d00      	cmp	r5, #0
 80086a8:	dd0c      	ble.n	80086c4 <_dtoa_r+0x754>
 80086aa:	9b05      	ldr	r3, [sp, #20]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	dd09      	ble.n	80086c4 <_dtoa_r+0x754>
 80086b0:	42ab      	cmp	r3, r5
 80086b2:	9a04      	ldr	r2, [sp, #16]
 80086b4:	bfa8      	it	ge
 80086b6:	462b      	movge	r3, r5
 80086b8:	1ad2      	subs	r2, r2, r3
 80086ba:	9204      	str	r2, [sp, #16]
 80086bc:	9a05      	ldr	r2, [sp, #20]
 80086be:	1aed      	subs	r5, r5, r3
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	9305      	str	r3, [sp, #20]
 80086c4:	9b07      	ldr	r3, [sp, #28]
 80086c6:	b31b      	cbz	r3, 8008710 <_dtoa_r+0x7a0>
 80086c8:	9b08      	ldr	r3, [sp, #32]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	f000 80af 	beq.w	800882e <_dtoa_r+0x8be>
 80086d0:	2e00      	cmp	r6, #0
 80086d2:	dd13      	ble.n	80086fc <_dtoa_r+0x78c>
 80086d4:	4639      	mov	r1, r7
 80086d6:	4632      	mov	r2, r6
 80086d8:	4620      	mov	r0, r4
 80086da:	f000 ffd5 	bl	8009688 <__pow5mult>
 80086de:	ee18 2a10 	vmov	r2, s16
 80086e2:	4601      	mov	r1, r0
 80086e4:	4607      	mov	r7, r0
 80086e6:	4620      	mov	r0, r4
 80086e8:	f000 ff24 	bl	8009534 <__multiply>
 80086ec:	ee18 1a10 	vmov	r1, s16
 80086f0:	4680      	mov	r8, r0
 80086f2:	4620      	mov	r0, r4
 80086f4:	f000 fe06 	bl	8009304 <_Bfree>
 80086f8:	ee08 8a10 	vmov	s16, r8
 80086fc:	9b07      	ldr	r3, [sp, #28]
 80086fe:	1b9a      	subs	r2, r3, r6
 8008700:	d006      	beq.n	8008710 <_dtoa_r+0x7a0>
 8008702:	ee18 1a10 	vmov	r1, s16
 8008706:	4620      	mov	r0, r4
 8008708:	f000 ffbe 	bl	8009688 <__pow5mult>
 800870c:	ee08 0a10 	vmov	s16, r0
 8008710:	2101      	movs	r1, #1
 8008712:	4620      	mov	r0, r4
 8008714:	f000 fef8 	bl	8009508 <__i2b>
 8008718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800871a:	2b00      	cmp	r3, #0
 800871c:	4606      	mov	r6, r0
 800871e:	f340 8088 	ble.w	8008832 <_dtoa_r+0x8c2>
 8008722:	461a      	mov	r2, r3
 8008724:	4601      	mov	r1, r0
 8008726:	4620      	mov	r0, r4
 8008728:	f000 ffae 	bl	8009688 <__pow5mult>
 800872c:	9b06      	ldr	r3, [sp, #24]
 800872e:	2b01      	cmp	r3, #1
 8008730:	4606      	mov	r6, r0
 8008732:	f340 8081 	ble.w	8008838 <_dtoa_r+0x8c8>
 8008736:	f04f 0800 	mov.w	r8, #0
 800873a:	6933      	ldr	r3, [r6, #16]
 800873c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008740:	6918      	ldr	r0, [r3, #16]
 8008742:	f000 fe91 	bl	8009468 <__hi0bits>
 8008746:	f1c0 0020 	rsb	r0, r0, #32
 800874a:	9b05      	ldr	r3, [sp, #20]
 800874c:	4418      	add	r0, r3
 800874e:	f010 001f 	ands.w	r0, r0, #31
 8008752:	f000 8092 	beq.w	800887a <_dtoa_r+0x90a>
 8008756:	f1c0 0320 	rsb	r3, r0, #32
 800875a:	2b04      	cmp	r3, #4
 800875c:	f340 808a 	ble.w	8008874 <_dtoa_r+0x904>
 8008760:	f1c0 001c 	rsb	r0, r0, #28
 8008764:	9b04      	ldr	r3, [sp, #16]
 8008766:	4403      	add	r3, r0
 8008768:	9304      	str	r3, [sp, #16]
 800876a:	9b05      	ldr	r3, [sp, #20]
 800876c:	4403      	add	r3, r0
 800876e:	4405      	add	r5, r0
 8008770:	9305      	str	r3, [sp, #20]
 8008772:	9b04      	ldr	r3, [sp, #16]
 8008774:	2b00      	cmp	r3, #0
 8008776:	dd07      	ble.n	8008788 <_dtoa_r+0x818>
 8008778:	ee18 1a10 	vmov	r1, s16
 800877c:	461a      	mov	r2, r3
 800877e:	4620      	mov	r0, r4
 8008780:	f000 ffdc 	bl	800973c <__lshift>
 8008784:	ee08 0a10 	vmov	s16, r0
 8008788:	9b05      	ldr	r3, [sp, #20]
 800878a:	2b00      	cmp	r3, #0
 800878c:	dd05      	ble.n	800879a <_dtoa_r+0x82a>
 800878e:	4631      	mov	r1, r6
 8008790:	461a      	mov	r2, r3
 8008792:	4620      	mov	r0, r4
 8008794:	f000 ffd2 	bl	800973c <__lshift>
 8008798:	4606      	mov	r6, r0
 800879a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800879c:	2b00      	cmp	r3, #0
 800879e:	d06e      	beq.n	800887e <_dtoa_r+0x90e>
 80087a0:	ee18 0a10 	vmov	r0, s16
 80087a4:	4631      	mov	r1, r6
 80087a6:	f001 f839 	bl	800981c <__mcmp>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	da67      	bge.n	800887e <_dtoa_r+0x90e>
 80087ae:	9b00      	ldr	r3, [sp, #0]
 80087b0:	3b01      	subs	r3, #1
 80087b2:	ee18 1a10 	vmov	r1, s16
 80087b6:	9300      	str	r3, [sp, #0]
 80087b8:	220a      	movs	r2, #10
 80087ba:	2300      	movs	r3, #0
 80087bc:	4620      	mov	r0, r4
 80087be:	f000 fdc3 	bl	8009348 <__multadd>
 80087c2:	9b08      	ldr	r3, [sp, #32]
 80087c4:	ee08 0a10 	vmov	s16, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	f000 81b1 	beq.w	8008b30 <_dtoa_r+0xbc0>
 80087ce:	2300      	movs	r3, #0
 80087d0:	4639      	mov	r1, r7
 80087d2:	220a      	movs	r2, #10
 80087d4:	4620      	mov	r0, r4
 80087d6:	f000 fdb7 	bl	8009348 <__multadd>
 80087da:	9b02      	ldr	r3, [sp, #8]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	4607      	mov	r7, r0
 80087e0:	f300 808e 	bgt.w	8008900 <_dtoa_r+0x990>
 80087e4:	9b06      	ldr	r3, [sp, #24]
 80087e6:	2b02      	cmp	r3, #2
 80087e8:	dc51      	bgt.n	800888e <_dtoa_r+0x91e>
 80087ea:	e089      	b.n	8008900 <_dtoa_r+0x990>
 80087ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80087f2:	e74b      	b.n	800868c <_dtoa_r+0x71c>
 80087f4:	9b03      	ldr	r3, [sp, #12]
 80087f6:	1e5e      	subs	r6, r3, #1
 80087f8:	9b07      	ldr	r3, [sp, #28]
 80087fa:	42b3      	cmp	r3, r6
 80087fc:	bfbf      	itttt	lt
 80087fe:	9b07      	ldrlt	r3, [sp, #28]
 8008800:	9607      	strlt	r6, [sp, #28]
 8008802:	1af2      	sublt	r2, r6, r3
 8008804:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008806:	bfb6      	itet	lt
 8008808:	189b      	addlt	r3, r3, r2
 800880a:	1b9e      	subge	r6, r3, r6
 800880c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800880e:	9b03      	ldr	r3, [sp, #12]
 8008810:	bfb8      	it	lt
 8008812:	2600      	movlt	r6, #0
 8008814:	2b00      	cmp	r3, #0
 8008816:	bfb7      	itett	lt
 8008818:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800881c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008820:	1a9d      	sublt	r5, r3, r2
 8008822:	2300      	movlt	r3, #0
 8008824:	e734      	b.n	8008690 <_dtoa_r+0x720>
 8008826:	9e07      	ldr	r6, [sp, #28]
 8008828:	9d04      	ldr	r5, [sp, #16]
 800882a:	9f08      	ldr	r7, [sp, #32]
 800882c:	e73b      	b.n	80086a6 <_dtoa_r+0x736>
 800882e:	9a07      	ldr	r2, [sp, #28]
 8008830:	e767      	b.n	8008702 <_dtoa_r+0x792>
 8008832:	9b06      	ldr	r3, [sp, #24]
 8008834:	2b01      	cmp	r3, #1
 8008836:	dc18      	bgt.n	800886a <_dtoa_r+0x8fa>
 8008838:	f1ba 0f00 	cmp.w	sl, #0
 800883c:	d115      	bne.n	800886a <_dtoa_r+0x8fa>
 800883e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008842:	b993      	cbnz	r3, 800886a <_dtoa_r+0x8fa>
 8008844:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008848:	0d1b      	lsrs	r3, r3, #20
 800884a:	051b      	lsls	r3, r3, #20
 800884c:	b183      	cbz	r3, 8008870 <_dtoa_r+0x900>
 800884e:	9b04      	ldr	r3, [sp, #16]
 8008850:	3301      	adds	r3, #1
 8008852:	9304      	str	r3, [sp, #16]
 8008854:	9b05      	ldr	r3, [sp, #20]
 8008856:	3301      	adds	r3, #1
 8008858:	9305      	str	r3, [sp, #20]
 800885a:	f04f 0801 	mov.w	r8, #1
 800885e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008860:	2b00      	cmp	r3, #0
 8008862:	f47f af6a 	bne.w	800873a <_dtoa_r+0x7ca>
 8008866:	2001      	movs	r0, #1
 8008868:	e76f      	b.n	800874a <_dtoa_r+0x7da>
 800886a:	f04f 0800 	mov.w	r8, #0
 800886e:	e7f6      	b.n	800885e <_dtoa_r+0x8ee>
 8008870:	4698      	mov	r8, r3
 8008872:	e7f4      	b.n	800885e <_dtoa_r+0x8ee>
 8008874:	f43f af7d 	beq.w	8008772 <_dtoa_r+0x802>
 8008878:	4618      	mov	r0, r3
 800887a:	301c      	adds	r0, #28
 800887c:	e772      	b.n	8008764 <_dtoa_r+0x7f4>
 800887e:	9b03      	ldr	r3, [sp, #12]
 8008880:	2b00      	cmp	r3, #0
 8008882:	dc37      	bgt.n	80088f4 <_dtoa_r+0x984>
 8008884:	9b06      	ldr	r3, [sp, #24]
 8008886:	2b02      	cmp	r3, #2
 8008888:	dd34      	ble.n	80088f4 <_dtoa_r+0x984>
 800888a:	9b03      	ldr	r3, [sp, #12]
 800888c:	9302      	str	r3, [sp, #8]
 800888e:	9b02      	ldr	r3, [sp, #8]
 8008890:	b96b      	cbnz	r3, 80088ae <_dtoa_r+0x93e>
 8008892:	4631      	mov	r1, r6
 8008894:	2205      	movs	r2, #5
 8008896:	4620      	mov	r0, r4
 8008898:	f000 fd56 	bl	8009348 <__multadd>
 800889c:	4601      	mov	r1, r0
 800889e:	4606      	mov	r6, r0
 80088a0:	ee18 0a10 	vmov	r0, s16
 80088a4:	f000 ffba 	bl	800981c <__mcmp>
 80088a8:	2800      	cmp	r0, #0
 80088aa:	f73f adbb 	bgt.w	8008424 <_dtoa_r+0x4b4>
 80088ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088b0:	9d01      	ldr	r5, [sp, #4]
 80088b2:	43db      	mvns	r3, r3
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	f04f 0800 	mov.w	r8, #0
 80088ba:	4631      	mov	r1, r6
 80088bc:	4620      	mov	r0, r4
 80088be:	f000 fd21 	bl	8009304 <_Bfree>
 80088c2:	2f00      	cmp	r7, #0
 80088c4:	f43f aea4 	beq.w	8008610 <_dtoa_r+0x6a0>
 80088c8:	f1b8 0f00 	cmp.w	r8, #0
 80088cc:	d005      	beq.n	80088da <_dtoa_r+0x96a>
 80088ce:	45b8      	cmp	r8, r7
 80088d0:	d003      	beq.n	80088da <_dtoa_r+0x96a>
 80088d2:	4641      	mov	r1, r8
 80088d4:	4620      	mov	r0, r4
 80088d6:	f000 fd15 	bl	8009304 <_Bfree>
 80088da:	4639      	mov	r1, r7
 80088dc:	4620      	mov	r0, r4
 80088de:	f000 fd11 	bl	8009304 <_Bfree>
 80088e2:	e695      	b.n	8008610 <_dtoa_r+0x6a0>
 80088e4:	2600      	movs	r6, #0
 80088e6:	4637      	mov	r7, r6
 80088e8:	e7e1      	b.n	80088ae <_dtoa_r+0x93e>
 80088ea:	9700      	str	r7, [sp, #0]
 80088ec:	4637      	mov	r7, r6
 80088ee:	e599      	b.n	8008424 <_dtoa_r+0x4b4>
 80088f0:	40240000 	.word	0x40240000
 80088f4:	9b08      	ldr	r3, [sp, #32]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	f000 80ca 	beq.w	8008a90 <_dtoa_r+0xb20>
 80088fc:	9b03      	ldr	r3, [sp, #12]
 80088fe:	9302      	str	r3, [sp, #8]
 8008900:	2d00      	cmp	r5, #0
 8008902:	dd05      	ble.n	8008910 <_dtoa_r+0x9a0>
 8008904:	4639      	mov	r1, r7
 8008906:	462a      	mov	r2, r5
 8008908:	4620      	mov	r0, r4
 800890a:	f000 ff17 	bl	800973c <__lshift>
 800890e:	4607      	mov	r7, r0
 8008910:	f1b8 0f00 	cmp.w	r8, #0
 8008914:	d05b      	beq.n	80089ce <_dtoa_r+0xa5e>
 8008916:	6879      	ldr	r1, [r7, #4]
 8008918:	4620      	mov	r0, r4
 800891a:	f000 fcb3 	bl	8009284 <_Balloc>
 800891e:	4605      	mov	r5, r0
 8008920:	b928      	cbnz	r0, 800892e <_dtoa_r+0x9be>
 8008922:	4b87      	ldr	r3, [pc, #540]	; (8008b40 <_dtoa_r+0xbd0>)
 8008924:	4602      	mov	r2, r0
 8008926:	f240 21ea 	movw	r1, #746	; 0x2ea
 800892a:	f7ff bb3b 	b.w	8007fa4 <_dtoa_r+0x34>
 800892e:	693a      	ldr	r2, [r7, #16]
 8008930:	3202      	adds	r2, #2
 8008932:	0092      	lsls	r2, r2, #2
 8008934:	f107 010c 	add.w	r1, r7, #12
 8008938:	300c      	adds	r0, #12
 800893a:	f000 fc95 	bl	8009268 <memcpy>
 800893e:	2201      	movs	r2, #1
 8008940:	4629      	mov	r1, r5
 8008942:	4620      	mov	r0, r4
 8008944:	f000 fefa 	bl	800973c <__lshift>
 8008948:	9b01      	ldr	r3, [sp, #4]
 800894a:	f103 0901 	add.w	r9, r3, #1
 800894e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008952:	4413      	add	r3, r2
 8008954:	9305      	str	r3, [sp, #20]
 8008956:	f00a 0301 	and.w	r3, sl, #1
 800895a:	46b8      	mov	r8, r7
 800895c:	9304      	str	r3, [sp, #16]
 800895e:	4607      	mov	r7, r0
 8008960:	4631      	mov	r1, r6
 8008962:	ee18 0a10 	vmov	r0, s16
 8008966:	f7ff fa77 	bl	8007e58 <quorem>
 800896a:	4641      	mov	r1, r8
 800896c:	9002      	str	r0, [sp, #8]
 800896e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008972:	ee18 0a10 	vmov	r0, s16
 8008976:	f000 ff51 	bl	800981c <__mcmp>
 800897a:	463a      	mov	r2, r7
 800897c:	9003      	str	r0, [sp, #12]
 800897e:	4631      	mov	r1, r6
 8008980:	4620      	mov	r0, r4
 8008982:	f000 ff67 	bl	8009854 <__mdiff>
 8008986:	68c2      	ldr	r2, [r0, #12]
 8008988:	f109 3bff 	add.w	fp, r9, #4294967295
 800898c:	4605      	mov	r5, r0
 800898e:	bb02      	cbnz	r2, 80089d2 <_dtoa_r+0xa62>
 8008990:	4601      	mov	r1, r0
 8008992:	ee18 0a10 	vmov	r0, s16
 8008996:	f000 ff41 	bl	800981c <__mcmp>
 800899a:	4602      	mov	r2, r0
 800899c:	4629      	mov	r1, r5
 800899e:	4620      	mov	r0, r4
 80089a0:	9207      	str	r2, [sp, #28]
 80089a2:	f000 fcaf 	bl	8009304 <_Bfree>
 80089a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80089aa:	ea43 0102 	orr.w	r1, r3, r2
 80089ae:	9b04      	ldr	r3, [sp, #16]
 80089b0:	430b      	orrs	r3, r1
 80089b2:	464d      	mov	r5, r9
 80089b4:	d10f      	bne.n	80089d6 <_dtoa_r+0xa66>
 80089b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80089ba:	d02a      	beq.n	8008a12 <_dtoa_r+0xaa2>
 80089bc:	9b03      	ldr	r3, [sp, #12]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	dd02      	ble.n	80089c8 <_dtoa_r+0xa58>
 80089c2:	9b02      	ldr	r3, [sp, #8]
 80089c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80089c8:	f88b a000 	strb.w	sl, [fp]
 80089cc:	e775      	b.n	80088ba <_dtoa_r+0x94a>
 80089ce:	4638      	mov	r0, r7
 80089d0:	e7ba      	b.n	8008948 <_dtoa_r+0x9d8>
 80089d2:	2201      	movs	r2, #1
 80089d4:	e7e2      	b.n	800899c <_dtoa_r+0xa2c>
 80089d6:	9b03      	ldr	r3, [sp, #12]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	db04      	blt.n	80089e6 <_dtoa_r+0xa76>
 80089dc:	9906      	ldr	r1, [sp, #24]
 80089de:	430b      	orrs	r3, r1
 80089e0:	9904      	ldr	r1, [sp, #16]
 80089e2:	430b      	orrs	r3, r1
 80089e4:	d122      	bne.n	8008a2c <_dtoa_r+0xabc>
 80089e6:	2a00      	cmp	r2, #0
 80089e8:	ddee      	ble.n	80089c8 <_dtoa_r+0xa58>
 80089ea:	ee18 1a10 	vmov	r1, s16
 80089ee:	2201      	movs	r2, #1
 80089f0:	4620      	mov	r0, r4
 80089f2:	f000 fea3 	bl	800973c <__lshift>
 80089f6:	4631      	mov	r1, r6
 80089f8:	ee08 0a10 	vmov	s16, r0
 80089fc:	f000 ff0e 	bl	800981c <__mcmp>
 8008a00:	2800      	cmp	r0, #0
 8008a02:	dc03      	bgt.n	8008a0c <_dtoa_r+0xa9c>
 8008a04:	d1e0      	bne.n	80089c8 <_dtoa_r+0xa58>
 8008a06:	f01a 0f01 	tst.w	sl, #1
 8008a0a:	d0dd      	beq.n	80089c8 <_dtoa_r+0xa58>
 8008a0c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008a10:	d1d7      	bne.n	80089c2 <_dtoa_r+0xa52>
 8008a12:	2339      	movs	r3, #57	; 0x39
 8008a14:	f88b 3000 	strb.w	r3, [fp]
 8008a18:	462b      	mov	r3, r5
 8008a1a:	461d      	mov	r5, r3
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008a22:	2a39      	cmp	r2, #57	; 0x39
 8008a24:	d071      	beq.n	8008b0a <_dtoa_r+0xb9a>
 8008a26:	3201      	adds	r2, #1
 8008a28:	701a      	strb	r2, [r3, #0]
 8008a2a:	e746      	b.n	80088ba <_dtoa_r+0x94a>
 8008a2c:	2a00      	cmp	r2, #0
 8008a2e:	dd07      	ble.n	8008a40 <_dtoa_r+0xad0>
 8008a30:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008a34:	d0ed      	beq.n	8008a12 <_dtoa_r+0xaa2>
 8008a36:	f10a 0301 	add.w	r3, sl, #1
 8008a3a:	f88b 3000 	strb.w	r3, [fp]
 8008a3e:	e73c      	b.n	80088ba <_dtoa_r+0x94a>
 8008a40:	9b05      	ldr	r3, [sp, #20]
 8008a42:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008a46:	4599      	cmp	r9, r3
 8008a48:	d047      	beq.n	8008ada <_dtoa_r+0xb6a>
 8008a4a:	ee18 1a10 	vmov	r1, s16
 8008a4e:	2300      	movs	r3, #0
 8008a50:	220a      	movs	r2, #10
 8008a52:	4620      	mov	r0, r4
 8008a54:	f000 fc78 	bl	8009348 <__multadd>
 8008a58:	45b8      	cmp	r8, r7
 8008a5a:	ee08 0a10 	vmov	s16, r0
 8008a5e:	f04f 0300 	mov.w	r3, #0
 8008a62:	f04f 020a 	mov.w	r2, #10
 8008a66:	4641      	mov	r1, r8
 8008a68:	4620      	mov	r0, r4
 8008a6a:	d106      	bne.n	8008a7a <_dtoa_r+0xb0a>
 8008a6c:	f000 fc6c 	bl	8009348 <__multadd>
 8008a70:	4680      	mov	r8, r0
 8008a72:	4607      	mov	r7, r0
 8008a74:	f109 0901 	add.w	r9, r9, #1
 8008a78:	e772      	b.n	8008960 <_dtoa_r+0x9f0>
 8008a7a:	f000 fc65 	bl	8009348 <__multadd>
 8008a7e:	4639      	mov	r1, r7
 8008a80:	4680      	mov	r8, r0
 8008a82:	2300      	movs	r3, #0
 8008a84:	220a      	movs	r2, #10
 8008a86:	4620      	mov	r0, r4
 8008a88:	f000 fc5e 	bl	8009348 <__multadd>
 8008a8c:	4607      	mov	r7, r0
 8008a8e:	e7f1      	b.n	8008a74 <_dtoa_r+0xb04>
 8008a90:	9b03      	ldr	r3, [sp, #12]
 8008a92:	9302      	str	r3, [sp, #8]
 8008a94:	9d01      	ldr	r5, [sp, #4]
 8008a96:	ee18 0a10 	vmov	r0, s16
 8008a9a:	4631      	mov	r1, r6
 8008a9c:	f7ff f9dc 	bl	8007e58 <quorem>
 8008aa0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008aa4:	9b01      	ldr	r3, [sp, #4]
 8008aa6:	f805 ab01 	strb.w	sl, [r5], #1
 8008aaa:	1aea      	subs	r2, r5, r3
 8008aac:	9b02      	ldr	r3, [sp, #8]
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	dd09      	ble.n	8008ac6 <_dtoa_r+0xb56>
 8008ab2:	ee18 1a10 	vmov	r1, s16
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	220a      	movs	r2, #10
 8008aba:	4620      	mov	r0, r4
 8008abc:	f000 fc44 	bl	8009348 <__multadd>
 8008ac0:	ee08 0a10 	vmov	s16, r0
 8008ac4:	e7e7      	b.n	8008a96 <_dtoa_r+0xb26>
 8008ac6:	9b02      	ldr	r3, [sp, #8]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	bfc8      	it	gt
 8008acc:	461d      	movgt	r5, r3
 8008ace:	9b01      	ldr	r3, [sp, #4]
 8008ad0:	bfd8      	it	le
 8008ad2:	2501      	movle	r5, #1
 8008ad4:	441d      	add	r5, r3
 8008ad6:	f04f 0800 	mov.w	r8, #0
 8008ada:	ee18 1a10 	vmov	r1, s16
 8008ade:	2201      	movs	r2, #1
 8008ae0:	4620      	mov	r0, r4
 8008ae2:	f000 fe2b 	bl	800973c <__lshift>
 8008ae6:	4631      	mov	r1, r6
 8008ae8:	ee08 0a10 	vmov	s16, r0
 8008aec:	f000 fe96 	bl	800981c <__mcmp>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	dc91      	bgt.n	8008a18 <_dtoa_r+0xaa8>
 8008af4:	d102      	bne.n	8008afc <_dtoa_r+0xb8c>
 8008af6:	f01a 0f01 	tst.w	sl, #1
 8008afa:	d18d      	bne.n	8008a18 <_dtoa_r+0xaa8>
 8008afc:	462b      	mov	r3, r5
 8008afe:	461d      	mov	r5, r3
 8008b00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b04:	2a30      	cmp	r2, #48	; 0x30
 8008b06:	d0fa      	beq.n	8008afe <_dtoa_r+0xb8e>
 8008b08:	e6d7      	b.n	80088ba <_dtoa_r+0x94a>
 8008b0a:	9a01      	ldr	r2, [sp, #4]
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d184      	bne.n	8008a1a <_dtoa_r+0xaaa>
 8008b10:	9b00      	ldr	r3, [sp, #0]
 8008b12:	3301      	adds	r3, #1
 8008b14:	9300      	str	r3, [sp, #0]
 8008b16:	2331      	movs	r3, #49	; 0x31
 8008b18:	7013      	strb	r3, [r2, #0]
 8008b1a:	e6ce      	b.n	80088ba <_dtoa_r+0x94a>
 8008b1c:	4b09      	ldr	r3, [pc, #36]	; (8008b44 <_dtoa_r+0xbd4>)
 8008b1e:	f7ff ba95 	b.w	800804c <_dtoa_r+0xdc>
 8008b22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	f47f aa6e 	bne.w	8008006 <_dtoa_r+0x96>
 8008b2a:	4b07      	ldr	r3, [pc, #28]	; (8008b48 <_dtoa_r+0xbd8>)
 8008b2c:	f7ff ba8e 	b.w	800804c <_dtoa_r+0xdc>
 8008b30:	9b02      	ldr	r3, [sp, #8]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	dcae      	bgt.n	8008a94 <_dtoa_r+0xb24>
 8008b36:	9b06      	ldr	r3, [sp, #24]
 8008b38:	2b02      	cmp	r3, #2
 8008b3a:	f73f aea8 	bgt.w	800888e <_dtoa_r+0x91e>
 8008b3e:	e7a9      	b.n	8008a94 <_dtoa_r+0xb24>
 8008b40:	0800c9c8 	.word	0x0800c9c8
 8008b44:	0800c7cc 	.word	0x0800c7cc
 8008b48:	0800c949 	.word	0x0800c949

08008b4c <rshift>:
 8008b4c:	6903      	ldr	r3, [r0, #16]
 8008b4e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008b52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b56:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008b5a:	f100 0414 	add.w	r4, r0, #20
 8008b5e:	dd45      	ble.n	8008bec <rshift+0xa0>
 8008b60:	f011 011f 	ands.w	r1, r1, #31
 8008b64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008b68:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008b6c:	d10c      	bne.n	8008b88 <rshift+0x3c>
 8008b6e:	f100 0710 	add.w	r7, r0, #16
 8008b72:	4629      	mov	r1, r5
 8008b74:	42b1      	cmp	r1, r6
 8008b76:	d334      	bcc.n	8008be2 <rshift+0x96>
 8008b78:	1a9b      	subs	r3, r3, r2
 8008b7a:	009b      	lsls	r3, r3, #2
 8008b7c:	1eea      	subs	r2, r5, #3
 8008b7e:	4296      	cmp	r6, r2
 8008b80:	bf38      	it	cc
 8008b82:	2300      	movcc	r3, #0
 8008b84:	4423      	add	r3, r4
 8008b86:	e015      	b.n	8008bb4 <rshift+0x68>
 8008b88:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008b8c:	f1c1 0820 	rsb	r8, r1, #32
 8008b90:	40cf      	lsrs	r7, r1
 8008b92:	f105 0e04 	add.w	lr, r5, #4
 8008b96:	46a1      	mov	r9, r4
 8008b98:	4576      	cmp	r6, lr
 8008b9a:	46f4      	mov	ip, lr
 8008b9c:	d815      	bhi.n	8008bca <rshift+0x7e>
 8008b9e:	1a9a      	subs	r2, r3, r2
 8008ba0:	0092      	lsls	r2, r2, #2
 8008ba2:	3a04      	subs	r2, #4
 8008ba4:	3501      	adds	r5, #1
 8008ba6:	42ae      	cmp	r6, r5
 8008ba8:	bf38      	it	cc
 8008baa:	2200      	movcc	r2, #0
 8008bac:	18a3      	adds	r3, r4, r2
 8008bae:	50a7      	str	r7, [r4, r2]
 8008bb0:	b107      	cbz	r7, 8008bb4 <rshift+0x68>
 8008bb2:	3304      	adds	r3, #4
 8008bb4:	1b1a      	subs	r2, r3, r4
 8008bb6:	42a3      	cmp	r3, r4
 8008bb8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008bbc:	bf08      	it	eq
 8008bbe:	2300      	moveq	r3, #0
 8008bc0:	6102      	str	r2, [r0, #16]
 8008bc2:	bf08      	it	eq
 8008bc4:	6143      	streq	r3, [r0, #20]
 8008bc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bca:	f8dc c000 	ldr.w	ip, [ip]
 8008bce:	fa0c fc08 	lsl.w	ip, ip, r8
 8008bd2:	ea4c 0707 	orr.w	r7, ip, r7
 8008bd6:	f849 7b04 	str.w	r7, [r9], #4
 8008bda:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008bde:	40cf      	lsrs	r7, r1
 8008be0:	e7da      	b.n	8008b98 <rshift+0x4c>
 8008be2:	f851 cb04 	ldr.w	ip, [r1], #4
 8008be6:	f847 cf04 	str.w	ip, [r7, #4]!
 8008bea:	e7c3      	b.n	8008b74 <rshift+0x28>
 8008bec:	4623      	mov	r3, r4
 8008bee:	e7e1      	b.n	8008bb4 <rshift+0x68>

08008bf0 <__hexdig_fun>:
 8008bf0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008bf4:	2b09      	cmp	r3, #9
 8008bf6:	d802      	bhi.n	8008bfe <__hexdig_fun+0xe>
 8008bf8:	3820      	subs	r0, #32
 8008bfa:	b2c0      	uxtb	r0, r0
 8008bfc:	4770      	bx	lr
 8008bfe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008c02:	2b05      	cmp	r3, #5
 8008c04:	d801      	bhi.n	8008c0a <__hexdig_fun+0x1a>
 8008c06:	3847      	subs	r0, #71	; 0x47
 8008c08:	e7f7      	b.n	8008bfa <__hexdig_fun+0xa>
 8008c0a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008c0e:	2b05      	cmp	r3, #5
 8008c10:	d801      	bhi.n	8008c16 <__hexdig_fun+0x26>
 8008c12:	3827      	subs	r0, #39	; 0x27
 8008c14:	e7f1      	b.n	8008bfa <__hexdig_fun+0xa>
 8008c16:	2000      	movs	r0, #0
 8008c18:	4770      	bx	lr
	...

08008c1c <__gethex>:
 8008c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c20:	ed2d 8b02 	vpush	{d8}
 8008c24:	b089      	sub	sp, #36	; 0x24
 8008c26:	ee08 0a10 	vmov	s16, r0
 8008c2a:	9304      	str	r3, [sp, #16]
 8008c2c:	4bb4      	ldr	r3, [pc, #720]	; (8008f00 <__gethex+0x2e4>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	9301      	str	r3, [sp, #4]
 8008c32:	4618      	mov	r0, r3
 8008c34:	468b      	mov	fp, r1
 8008c36:	4690      	mov	r8, r2
 8008c38:	f7f7 fada 	bl	80001f0 <strlen>
 8008c3c:	9b01      	ldr	r3, [sp, #4]
 8008c3e:	f8db 2000 	ldr.w	r2, [fp]
 8008c42:	4403      	add	r3, r0
 8008c44:	4682      	mov	sl, r0
 8008c46:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008c4a:	9305      	str	r3, [sp, #20]
 8008c4c:	1c93      	adds	r3, r2, #2
 8008c4e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008c52:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008c56:	32fe      	adds	r2, #254	; 0xfe
 8008c58:	18d1      	adds	r1, r2, r3
 8008c5a:	461f      	mov	r7, r3
 8008c5c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008c60:	9100      	str	r1, [sp, #0]
 8008c62:	2830      	cmp	r0, #48	; 0x30
 8008c64:	d0f8      	beq.n	8008c58 <__gethex+0x3c>
 8008c66:	f7ff ffc3 	bl	8008bf0 <__hexdig_fun>
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	d13a      	bne.n	8008ce6 <__gethex+0xca>
 8008c70:	9901      	ldr	r1, [sp, #4]
 8008c72:	4652      	mov	r2, sl
 8008c74:	4638      	mov	r0, r7
 8008c76:	f001 fa33 	bl	800a0e0 <strncmp>
 8008c7a:	4605      	mov	r5, r0
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	d168      	bne.n	8008d52 <__gethex+0x136>
 8008c80:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008c84:	eb07 060a 	add.w	r6, r7, sl
 8008c88:	f7ff ffb2 	bl	8008bf0 <__hexdig_fun>
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	d062      	beq.n	8008d56 <__gethex+0x13a>
 8008c90:	4633      	mov	r3, r6
 8008c92:	7818      	ldrb	r0, [r3, #0]
 8008c94:	2830      	cmp	r0, #48	; 0x30
 8008c96:	461f      	mov	r7, r3
 8008c98:	f103 0301 	add.w	r3, r3, #1
 8008c9c:	d0f9      	beq.n	8008c92 <__gethex+0x76>
 8008c9e:	f7ff ffa7 	bl	8008bf0 <__hexdig_fun>
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	fab0 f480 	clz	r4, r0
 8008ca8:	0964      	lsrs	r4, r4, #5
 8008caa:	4635      	mov	r5, r6
 8008cac:	9300      	str	r3, [sp, #0]
 8008cae:	463a      	mov	r2, r7
 8008cb0:	4616      	mov	r6, r2
 8008cb2:	3201      	adds	r2, #1
 8008cb4:	7830      	ldrb	r0, [r6, #0]
 8008cb6:	f7ff ff9b 	bl	8008bf0 <__hexdig_fun>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d1f8      	bne.n	8008cb0 <__gethex+0x94>
 8008cbe:	9901      	ldr	r1, [sp, #4]
 8008cc0:	4652      	mov	r2, sl
 8008cc2:	4630      	mov	r0, r6
 8008cc4:	f001 fa0c 	bl	800a0e0 <strncmp>
 8008cc8:	b980      	cbnz	r0, 8008cec <__gethex+0xd0>
 8008cca:	b94d      	cbnz	r5, 8008ce0 <__gethex+0xc4>
 8008ccc:	eb06 050a 	add.w	r5, r6, sl
 8008cd0:	462a      	mov	r2, r5
 8008cd2:	4616      	mov	r6, r2
 8008cd4:	3201      	adds	r2, #1
 8008cd6:	7830      	ldrb	r0, [r6, #0]
 8008cd8:	f7ff ff8a 	bl	8008bf0 <__hexdig_fun>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	d1f8      	bne.n	8008cd2 <__gethex+0xb6>
 8008ce0:	1bad      	subs	r5, r5, r6
 8008ce2:	00ad      	lsls	r5, r5, #2
 8008ce4:	e004      	b.n	8008cf0 <__gethex+0xd4>
 8008ce6:	2400      	movs	r4, #0
 8008ce8:	4625      	mov	r5, r4
 8008cea:	e7e0      	b.n	8008cae <__gethex+0x92>
 8008cec:	2d00      	cmp	r5, #0
 8008cee:	d1f7      	bne.n	8008ce0 <__gethex+0xc4>
 8008cf0:	7833      	ldrb	r3, [r6, #0]
 8008cf2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008cf6:	2b50      	cmp	r3, #80	; 0x50
 8008cf8:	d13b      	bne.n	8008d72 <__gethex+0x156>
 8008cfa:	7873      	ldrb	r3, [r6, #1]
 8008cfc:	2b2b      	cmp	r3, #43	; 0x2b
 8008cfe:	d02c      	beq.n	8008d5a <__gethex+0x13e>
 8008d00:	2b2d      	cmp	r3, #45	; 0x2d
 8008d02:	d02e      	beq.n	8008d62 <__gethex+0x146>
 8008d04:	1c71      	adds	r1, r6, #1
 8008d06:	f04f 0900 	mov.w	r9, #0
 8008d0a:	7808      	ldrb	r0, [r1, #0]
 8008d0c:	f7ff ff70 	bl	8008bf0 <__hexdig_fun>
 8008d10:	1e43      	subs	r3, r0, #1
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	2b18      	cmp	r3, #24
 8008d16:	d82c      	bhi.n	8008d72 <__gethex+0x156>
 8008d18:	f1a0 0210 	sub.w	r2, r0, #16
 8008d1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008d20:	f7ff ff66 	bl	8008bf0 <__hexdig_fun>
 8008d24:	1e43      	subs	r3, r0, #1
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	2b18      	cmp	r3, #24
 8008d2a:	d91d      	bls.n	8008d68 <__gethex+0x14c>
 8008d2c:	f1b9 0f00 	cmp.w	r9, #0
 8008d30:	d000      	beq.n	8008d34 <__gethex+0x118>
 8008d32:	4252      	negs	r2, r2
 8008d34:	4415      	add	r5, r2
 8008d36:	f8cb 1000 	str.w	r1, [fp]
 8008d3a:	b1e4      	cbz	r4, 8008d76 <__gethex+0x15a>
 8008d3c:	9b00      	ldr	r3, [sp, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	bf14      	ite	ne
 8008d42:	2700      	movne	r7, #0
 8008d44:	2706      	moveq	r7, #6
 8008d46:	4638      	mov	r0, r7
 8008d48:	b009      	add	sp, #36	; 0x24
 8008d4a:	ecbd 8b02 	vpop	{d8}
 8008d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d52:	463e      	mov	r6, r7
 8008d54:	4625      	mov	r5, r4
 8008d56:	2401      	movs	r4, #1
 8008d58:	e7ca      	b.n	8008cf0 <__gethex+0xd4>
 8008d5a:	f04f 0900 	mov.w	r9, #0
 8008d5e:	1cb1      	adds	r1, r6, #2
 8008d60:	e7d3      	b.n	8008d0a <__gethex+0xee>
 8008d62:	f04f 0901 	mov.w	r9, #1
 8008d66:	e7fa      	b.n	8008d5e <__gethex+0x142>
 8008d68:	230a      	movs	r3, #10
 8008d6a:	fb03 0202 	mla	r2, r3, r2, r0
 8008d6e:	3a10      	subs	r2, #16
 8008d70:	e7d4      	b.n	8008d1c <__gethex+0x100>
 8008d72:	4631      	mov	r1, r6
 8008d74:	e7df      	b.n	8008d36 <__gethex+0x11a>
 8008d76:	1bf3      	subs	r3, r6, r7
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	4621      	mov	r1, r4
 8008d7c:	2b07      	cmp	r3, #7
 8008d7e:	dc0b      	bgt.n	8008d98 <__gethex+0x17c>
 8008d80:	ee18 0a10 	vmov	r0, s16
 8008d84:	f000 fa7e 	bl	8009284 <_Balloc>
 8008d88:	4604      	mov	r4, r0
 8008d8a:	b940      	cbnz	r0, 8008d9e <__gethex+0x182>
 8008d8c:	4b5d      	ldr	r3, [pc, #372]	; (8008f04 <__gethex+0x2e8>)
 8008d8e:	4602      	mov	r2, r0
 8008d90:	21de      	movs	r1, #222	; 0xde
 8008d92:	485d      	ldr	r0, [pc, #372]	; (8008f08 <__gethex+0x2ec>)
 8008d94:	f001 f9c6 	bl	800a124 <__assert_func>
 8008d98:	3101      	adds	r1, #1
 8008d9a:	105b      	asrs	r3, r3, #1
 8008d9c:	e7ee      	b.n	8008d7c <__gethex+0x160>
 8008d9e:	f100 0914 	add.w	r9, r0, #20
 8008da2:	f04f 0b00 	mov.w	fp, #0
 8008da6:	f1ca 0301 	rsb	r3, sl, #1
 8008daa:	f8cd 9008 	str.w	r9, [sp, #8]
 8008dae:	f8cd b000 	str.w	fp, [sp]
 8008db2:	9306      	str	r3, [sp, #24]
 8008db4:	42b7      	cmp	r7, r6
 8008db6:	d340      	bcc.n	8008e3a <__gethex+0x21e>
 8008db8:	9802      	ldr	r0, [sp, #8]
 8008dba:	9b00      	ldr	r3, [sp, #0]
 8008dbc:	f840 3b04 	str.w	r3, [r0], #4
 8008dc0:	eba0 0009 	sub.w	r0, r0, r9
 8008dc4:	1080      	asrs	r0, r0, #2
 8008dc6:	0146      	lsls	r6, r0, #5
 8008dc8:	6120      	str	r0, [r4, #16]
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f000 fb4c 	bl	8009468 <__hi0bits>
 8008dd0:	1a30      	subs	r0, r6, r0
 8008dd2:	f8d8 6000 	ldr.w	r6, [r8]
 8008dd6:	42b0      	cmp	r0, r6
 8008dd8:	dd63      	ble.n	8008ea2 <__gethex+0x286>
 8008dda:	1b87      	subs	r7, r0, r6
 8008ddc:	4639      	mov	r1, r7
 8008dde:	4620      	mov	r0, r4
 8008de0:	f000 fef0 	bl	8009bc4 <__any_on>
 8008de4:	4682      	mov	sl, r0
 8008de6:	b1a8      	cbz	r0, 8008e14 <__gethex+0x1f8>
 8008de8:	1e7b      	subs	r3, r7, #1
 8008dea:	1159      	asrs	r1, r3, #5
 8008dec:	f003 021f 	and.w	r2, r3, #31
 8008df0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008df4:	f04f 0a01 	mov.w	sl, #1
 8008df8:	fa0a f202 	lsl.w	r2, sl, r2
 8008dfc:	420a      	tst	r2, r1
 8008dfe:	d009      	beq.n	8008e14 <__gethex+0x1f8>
 8008e00:	4553      	cmp	r3, sl
 8008e02:	dd05      	ble.n	8008e10 <__gethex+0x1f4>
 8008e04:	1eb9      	subs	r1, r7, #2
 8008e06:	4620      	mov	r0, r4
 8008e08:	f000 fedc 	bl	8009bc4 <__any_on>
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	d145      	bne.n	8008e9c <__gethex+0x280>
 8008e10:	f04f 0a02 	mov.w	sl, #2
 8008e14:	4639      	mov	r1, r7
 8008e16:	4620      	mov	r0, r4
 8008e18:	f7ff fe98 	bl	8008b4c <rshift>
 8008e1c:	443d      	add	r5, r7
 8008e1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e22:	42ab      	cmp	r3, r5
 8008e24:	da4c      	bge.n	8008ec0 <__gethex+0x2a4>
 8008e26:	ee18 0a10 	vmov	r0, s16
 8008e2a:	4621      	mov	r1, r4
 8008e2c:	f000 fa6a 	bl	8009304 <_Bfree>
 8008e30:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e32:	2300      	movs	r3, #0
 8008e34:	6013      	str	r3, [r2, #0]
 8008e36:	27a3      	movs	r7, #163	; 0xa3
 8008e38:	e785      	b.n	8008d46 <__gethex+0x12a>
 8008e3a:	1e73      	subs	r3, r6, #1
 8008e3c:	9a05      	ldr	r2, [sp, #20]
 8008e3e:	9303      	str	r3, [sp, #12]
 8008e40:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d019      	beq.n	8008e7c <__gethex+0x260>
 8008e48:	f1bb 0f20 	cmp.w	fp, #32
 8008e4c:	d107      	bne.n	8008e5e <__gethex+0x242>
 8008e4e:	9b02      	ldr	r3, [sp, #8]
 8008e50:	9a00      	ldr	r2, [sp, #0]
 8008e52:	f843 2b04 	str.w	r2, [r3], #4
 8008e56:	9302      	str	r3, [sp, #8]
 8008e58:	2300      	movs	r3, #0
 8008e5a:	9300      	str	r3, [sp, #0]
 8008e5c:	469b      	mov	fp, r3
 8008e5e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008e62:	f7ff fec5 	bl	8008bf0 <__hexdig_fun>
 8008e66:	9b00      	ldr	r3, [sp, #0]
 8008e68:	f000 000f 	and.w	r0, r0, #15
 8008e6c:	fa00 f00b 	lsl.w	r0, r0, fp
 8008e70:	4303      	orrs	r3, r0
 8008e72:	9300      	str	r3, [sp, #0]
 8008e74:	f10b 0b04 	add.w	fp, fp, #4
 8008e78:	9b03      	ldr	r3, [sp, #12]
 8008e7a:	e00d      	b.n	8008e98 <__gethex+0x27c>
 8008e7c:	9b03      	ldr	r3, [sp, #12]
 8008e7e:	9a06      	ldr	r2, [sp, #24]
 8008e80:	4413      	add	r3, r2
 8008e82:	42bb      	cmp	r3, r7
 8008e84:	d3e0      	bcc.n	8008e48 <__gethex+0x22c>
 8008e86:	4618      	mov	r0, r3
 8008e88:	9901      	ldr	r1, [sp, #4]
 8008e8a:	9307      	str	r3, [sp, #28]
 8008e8c:	4652      	mov	r2, sl
 8008e8e:	f001 f927 	bl	800a0e0 <strncmp>
 8008e92:	9b07      	ldr	r3, [sp, #28]
 8008e94:	2800      	cmp	r0, #0
 8008e96:	d1d7      	bne.n	8008e48 <__gethex+0x22c>
 8008e98:	461e      	mov	r6, r3
 8008e9a:	e78b      	b.n	8008db4 <__gethex+0x198>
 8008e9c:	f04f 0a03 	mov.w	sl, #3
 8008ea0:	e7b8      	b.n	8008e14 <__gethex+0x1f8>
 8008ea2:	da0a      	bge.n	8008eba <__gethex+0x29e>
 8008ea4:	1a37      	subs	r7, r6, r0
 8008ea6:	4621      	mov	r1, r4
 8008ea8:	ee18 0a10 	vmov	r0, s16
 8008eac:	463a      	mov	r2, r7
 8008eae:	f000 fc45 	bl	800973c <__lshift>
 8008eb2:	1bed      	subs	r5, r5, r7
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	f100 0914 	add.w	r9, r0, #20
 8008eba:	f04f 0a00 	mov.w	sl, #0
 8008ebe:	e7ae      	b.n	8008e1e <__gethex+0x202>
 8008ec0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008ec4:	42a8      	cmp	r0, r5
 8008ec6:	dd72      	ble.n	8008fae <__gethex+0x392>
 8008ec8:	1b45      	subs	r5, r0, r5
 8008eca:	42ae      	cmp	r6, r5
 8008ecc:	dc36      	bgt.n	8008f3c <__gethex+0x320>
 8008ece:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ed2:	2b02      	cmp	r3, #2
 8008ed4:	d02a      	beq.n	8008f2c <__gethex+0x310>
 8008ed6:	2b03      	cmp	r3, #3
 8008ed8:	d02c      	beq.n	8008f34 <__gethex+0x318>
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d11c      	bne.n	8008f18 <__gethex+0x2fc>
 8008ede:	42ae      	cmp	r6, r5
 8008ee0:	d11a      	bne.n	8008f18 <__gethex+0x2fc>
 8008ee2:	2e01      	cmp	r6, #1
 8008ee4:	d112      	bne.n	8008f0c <__gethex+0x2f0>
 8008ee6:	9a04      	ldr	r2, [sp, #16]
 8008ee8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008eec:	6013      	str	r3, [r2, #0]
 8008eee:	2301      	movs	r3, #1
 8008ef0:	6123      	str	r3, [r4, #16]
 8008ef2:	f8c9 3000 	str.w	r3, [r9]
 8008ef6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ef8:	2762      	movs	r7, #98	; 0x62
 8008efa:	601c      	str	r4, [r3, #0]
 8008efc:	e723      	b.n	8008d46 <__gethex+0x12a>
 8008efe:	bf00      	nop
 8008f00:	0800ca40 	.word	0x0800ca40
 8008f04:	0800c9c8 	.word	0x0800c9c8
 8008f08:	0800c9d9 	.word	0x0800c9d9
 8008f0c:	1e71      	subs	r1, r6, #1
 8008f0e:	4620      	mov	r0, r4
 8008f10:	f000 fe58 	bl	8009bc4 <__any_on>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	d1e6      	bne.n	8008ee6 <__gethex+0x2ca>
 8008f18:	ee18 0a10 	vmov	r0, s16
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	f000 f9f1 	bl	8009304 <_Bfree>
 8008f22:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f24:	2300      	movs	r3, #0
 8008f26:	6013      	str	r3, [r2, #0]
 8008f28:	2750      	movs	r7, #80	; 0x50
 8008f2a:	e70c      	b.n	8008d46 <__gethex+0x12a>
 8008f2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d1f2      	bne.n	8008f18 <__gethex+0x2fc>
 8008f32:	e7d8      	b.n	8008ee6 <__gethex+0x2ca>
 8008f34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1d5      	bne.n	8008ee6 <__gethex+0x2ca>
 8008f3a:	e7ed      	b.n	8008f18 <__gethex+0x2fc>
 8008f3c:	1e6f      	subs	r7, r5, #1
 8008f3e:	f1ba 0f00 	cmp.w	sl, #0
 8008f42:	d131      	bne.n	8008fa8 <__gethex+0x38c>
 8008f44:	b127      	cbz	r7, 8008f50 <__gethex+0x334>
 8008f46:	4639      	mov	r1, r7
 8008f48:	4620      	mov	r0, r4
 8008f4a:	f000 fe3b 	bl	8009bc4 <__any_on>
 8008f4e:	4682      	mov	sl, r0
 8008f50:	117b      	asrs	r3, r7, #5
 8008f52:	2101      	movs	r1, #1
 8008f54:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008f58:	f007 071f 	and.w	r7, r7, #31
 8008f5c:	fa01 f707 	lsl.w	r7, r1, r7
 8008f60:	421f      	tst	r7, r3
 8008f62:	4629      	mov	r1, r5
 8008f64:	4620      	mov	r0, r4
 8008f66:	bf18      	it	ne
 8008f68:	f04a 0a02 	orrne.w	sl, sl, #2
 8008f6c:	1b76      	subs	r6, r6, r5
 8008f6e:	f7ff fded 	bl	8008b4c <rshift>
 8008f72:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008f76:	2702      	movs	r7, #2
 8008f78:	f1ba 0f00 	cmp.w	sl, #0
 8008f7c:	d048      	beq.n	8009010 <__gethex+0x3f4>
 8008f7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f82:	2b02      	cmp	r3, #2
 8008f84:	d015      	beq.n	8008fb2 <__gethex+0x396>
 8008f86:	2b03      	cmp	r3, #3
 8008f88:	d017      	beq.n	8008fba <__gethex+0x39e>
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d109      	bne.n	8008fa2 <__gethex+0x386>
 8008f8e:	f01a 0f02 	tst.w	sl, #2
 8008f92:	d006      	beq.n	8008fa2 <__gethex+0x386>
 8008f94:	f8d9 0000 	ldr.w	r0, [r9]
 8008f98:	ea4a 0a00 	orr.w	sl, sl, r0
 8008f9c:	f01a 0f01 	tst.w	sl, #1
 8008fa0:	d10e      	bne.n	8008fc0 <__gethex+0x3a4>
 8008fa2:	f047 0710 	orr.w	r7, r7, #16
 8008fa6:	e033      	b.n	8009010 <__gethex+0x3f4>
 8008fa8:	f04f 0a01 	mov.w	sl, #1
 8008fac:	e7d0      	b.n	8008f50 <__gethex+0x334>
 8008fae:	2701      	movs	r7, #1
 8008fb0:	e7e2      	b.n	8008f78 <__gethex+0x35c>
 8008fb2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fb4:	f1c3 0301 	rsb	r3, r3, #1
 8008fb8:	9315      	str	r3, [sp, #84]	; 0x54
 8008fba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d0f0      	beq.n	8008fa2 <__gethex+0x386>
 8008fc0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008fc4:	f104 0314 	add.w	r3, r4, #20
 8008fc8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008fcc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008fd0:	f04f 0c00 	mov.w	ip, #0
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fda:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008fde:	d01c      	beq.n	800901a <__gethex+0x3fe>
 8008fe0:	3201      	adds	r2, #1
 8008fe2:	6002      	str	r2, [r0, #0]
 8008fe4:	2f02      	cmp	r7, #2
 8008fe6:	f104 0314 	add.w	r3, r4, #20
 8008fea:	d13f      	bne.n	800906c <__gethex+0x450>
 8008fec:	f8d8 2000 	ldr.w	r2, [r8]
 8008ff0:	3a01      	subs	r2, #1
 8008ff2:	42b2      	cmp	r2, r6
 8008ff4:	d10a      	bne.n	800900c <__gethex+0x3f0>
 8008ff6:	1171      	asrs	r1, r6, #5
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ffe:	f006 061f 	and.w	r6, r6, #31
 8009002:	fa02 f606 	lsl.w	r6, r2, r6
 8009006:	421e      	tst	r6, r3
 8009008:	bf18      	it	ne
 800900a:	4617      	movne	r7, r2
 800900c:	f047 0720 	orr.w	r7, r7, #32
 8009010:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009012:	601c      	str	r4, [r3, #0]
 8009014:	9b04      	ldr	r3, [sp, #16]
 8009016:	601d      	str	r5, [r3, #0]
 8009018:	e695      	b.n	8008d46 <__gethex+0x12a>
 800901a:	4299      	cmp	r1, r3
 800901c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009020:	d8d8      	bhi.n	8008fd4 <__gethex+0x3b8>
 8009022:	68a3      	ldr	r3, [r4, #8]
 8009024:	459b      	cmp	fp, r3
 8009026:	db19      	blt.n	800905c <__gethex+0x440>
 8009028:	6861      	ldr	r1, [r4, #4]
 800902a:	ee18 0a10 	vmov	r0, s16
 800902e:	3101      	adds	r1, #1
 8009030:	f000 f928 	bl	8009284 <_Balloc>
 8009034:	4681      	mov	r9, r0
 8009036:	b918      	cbnz	r0, 8009040 <__gethex+0x424>
 8009038:	4b1a      	ldr	r3, [pc, #104]	; (80090a4 <__gethex+0x488>)
 800903a:	4602      	mov	r2, r0
 800903c:	2184      	movs	r1, #132	; 0x84
 800903e:	e6a8      	b.n	8008d92 <__gethex+0x176>
 8009040:	6922      	ldr	r2, [r4, #16]
 8009042:	3202      	adds	r2, #2
 8009044:	f104 010c 	add.w	r1, r4, #12
 8009048:	0092      	lsls	r2, r2, #2
 800904a:	300c      	adds	r0, #12
 800904c:	f000 f90c 	bl	8009268 <memcpy>
 8009050:	4621      	mov	r1, r4
 8009052:	ee18 0a10 	vmov	r0, s16
 8009056:	f000 f955 	bl	8009304 <_Bfree>
 800905a:	464c      	mov	r4, r9
 800905c:	6923      	ldr	r3, [r4, #16]
 800905e:	1c5a      	adds	r2, r3, #1
 8009060:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009064:	6122      	str	r2, [r4, #16]
 8009066:	2201      	movs	r2, #1
 8009068:	615a      	str	r2, [r3, #20]
 800906a:	e7bb      	b.n	8008fe4 <__gethex+0x3c8>
 800906c:	6922      	ldr	r2, [r4, #16]
 800906e:	455a      	cmp	r2, fp
 8009070:	dd0b      	ble.n	800908a <__gethex+0x46e>
 8009072:	2101      	movs	r1, #1
 8009074:	4620      	mov	r0, r4
 8009076:	f7ff fd69 	bl	8008b4c <rshift>
 800907a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800907e:	3501      	adds	r5, #1
 8009080:	42ab      	cmp	r3, r5
 8009082:	f6ff aed0 	blt.w	8008e26 <__gethex+0x20a>
 8009086:	2701      	movs	r7, #1
 8009088:	e7c0      	b.n	800900c <__gethex+0x3f0>
 800908a:	f016 061f 	ands.w	r6, r6, #31
 800908e:	d0fa      	beq.n	8009086 <__gethex+0x46a>
 8009090:	4453      	add	r3, sl
 8009092:	f1c6 0620 	rsb	r6, r6, #32
 8009096:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800909a:	f000 f9e5 	bl	8009468 <__hi0bits>
 800909e:	42b0      	cmp	r0, r6
 80090a0:	dbe7      	blt.n	8009072 <__gethex+0x456>
 80090a2:	e7f0      	b.n	8009086 <__gethex+0x46a>
 80090a4:	0800c9c8 	.word	0x0800c9c8

080090a8 <L_shift>:
 80090a8:	f1c2 0208 	rsb	r2, r2, #8
 80090ac:	0092      	lsls	r2, r2, #2
 80090ae:	b570      	push	{r4, r5, r6, lr}
 80090b0:	f1c2 0620 	rsb	r6, r2, #32
 80090b4:	6843      	ldr	r3, [r0, #4]
 80090b6:	6804      	ldr	r4, [r0, #0]
 80090b8:	fa03 f506 	lsl.w	r5, r3, r6
 80090bc:	432c      	orrs	r4, r5
 80090be:	40d3      	lsrs	r3, r2
 80090c0:	6004      	str	r4, [r0, #0]
 80090c2:	f840 3f04 	str.w	r3, [r0, #4]!
 80090c6:	4288      	cmp	r0, r1
 80090c8:	d3f4      	bcc.n	80090b4 <L_shift+0xc>
 80090ca:	bd70      	pop	{r4, r5, r6, pc}

080090cc <__match>:
 80090cc:	b530      	push	{r4, r5, lr}
 80090ce:	6803      	ldr	r3, [r0, #0]
 80090d0:	3301      	adds	r3, #1
 80090d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090d6:	b914      	cbnz	r4, 80090de <__match+0x12>
 80090d8:	6003      	str	r3, [r0, #0]
 80090da:	2001      	movs	r0, #1
 80090dc:	bd30      	pop	{r4, r5, pc}
 80090de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090e2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80090e6:	2d19      	cmp	r5, #25
 80090e8:	bf98      	it	ls
 80090ea:	3220      	addls	r2, #32
 80090ec:	42a2      	cmp	r2, r4
 80090ee:	d0f0      	beq.n	80090d2 <__match+0x6>
 80090f0:	2000      	movs	r0, #0
 80090f2:	e7f3      	b.n	80090dc <__match+0x10>

080090f4 <__hexnan>:
 80090f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090f8:	680b      	ldr	r3, [r1, #0]
 80090fa:	115e      	asrs	r6, r3, #5
 80090fc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009100:	f013 031f 	ands.w	r3, r3, #31
 8009104:	b087      	sub	sp, #28
 8009106:	bf18      	it	ne
 8009108:	3604      	addne	r6, #4
 800910a:	2500      	movs	r5, #0
 800910c:	1f37      	subs	r7, r6, #4
 800910e:	4690      	mov	r8, r2
 8009110:	6802      	ldr	r2, [r0, #0]
 8009112:	9301      	str	r3, [sp, #4]
 8009114:	4682      	mov	sl, r0
 8009116:	f846 5c04 	str.w	r5, [r6, #-4]
 800911a:	46b9      	mov	r9, r7
 800911c:	463c      	mov	r4, r7
 800911e:	9502      	str	r5, [sp, #8]
 8009120:	46ab      	mov	fp, r5
 8009122:	7851      	ldrb	r1, [r2, #1]
 8009124:	1c53      	adds	r3, r2, #1
 8009126:	9303      	str	r3, [sp, #12]
 8009128:	b341      	cbz	r1, 800917c <__hexnan+0x88>
 800912a:	4608      	mov	r0, r1
 800912c:	9205      	str	r2, [sp, #20]
 800912e:	9104      	str	r1, [sp, #16]
 8009130:	f7ff fd5e 	bl	8008bf0 <__hexdig_fun>
 8009134:	2800      	cmp	r0, #0
 8009136:	d14f      	bne.n	80091d8 <__hexnan+0xe4>
 8009138:	9904      	ldr	r1, [sp, #16]
 800913a:	9a05      	ldr	r2, [sp, #20]
 800913c:	2920      	cmp	r1, #32
 800913e:	d818      	bhi.n	8009172 <__hexnan+0x7e>
 8009140:	9b02      	ldr	r3, [sp, #8]
 8009142:	459b      	cmp	fp, r3
 8009144:	dd13      	ble.n	800916e <__hexnan+0x7a>
 8009146:	454c      	cmp	r4, r9
 8009148:	d206      	bcs.n	8009158 <__hexnan+0x64>
 800914a:	2d07      	cmp	r5, #7
 800914c:	dc04      	bgt.n	8009158 <__hexnan+0x64>
 800914e:	462a      	mov	r2, r5
 8009150:	4649      	mov	r1, r9
 8009152:	4620      	mov	r0, r4
 8009154:	f7ff ffa8 	bl	80090a8 <L_shift>
 8009158:	4544      	cmp	r4, r8
 800915a:	d950      	bls.n	80091fe <__hexnan+0x10a>
 800915c:	2300      	movs	r3, #0
 800915e:	f1a4 0904 	sub.w	r9, r4, #4
 8009162:	f844 3c04 	str.w	r3, [r4, #-4]
 8009166:	f8cd b008 	str.w	fp, [sp, #8]
 800916a:	464c      	mov	r4, r9
 800916c:	461d      	mov	r5, r3
 800916e:	9a03      	ldr	r2, [sp, #12]
 8009170:	e7d7      	b.n	8009122 <__hexnan+0x2e>
 8009172:	2929      	cmp	r1, #41	; 0x29
 8009174:	d156      	bne.n	8009224 <__hexnan+0x130>
 8009176:	3202      	adds	r2, #2
 8009178:	f8ca 2000 	str.w	r2, [sl]
 800917c:	f1bb 0f00 	cmp.w	fp, #0
 8009180:	d050      	beq.n	8009224 <__hexnan+0x130>
 8009182:	454c      	cmp	r4, r9
 8009184:	d206      	bcs.n	8009194 <__hexnan+0xa0>
 8009186:	2d07      	cmp	r5, #7
 8009188:	dc04      	bgt.n	8009194 <__hexnan+0xa0>
 800918a:	462a      	mov	r2, r5
 800918c:	4649      	mov	r1, r9
 800918e:	4620      	mov	r0, r4
 8009190:	f7ff ff8a 	bl	80090a8 <L_shift>
 8009194:	4544      	cmp	r4, r8
 8009196:	d934      	bls.n	8009202 <__hexnan+0x10e>
 8009198:	f1a8 0204 	sub.w	r2, r8, #4
 800919c:	4623      	mov	r3, r4
 800919e:	f853 1b04 	ldr.w	r1, [r3], #4
 80091a2:	f842 1f04 	str.w	r1, [r2, #4]!
 80091a6:	429f      	cmp	r7, r3
 80091a8:	d2f9      	bcs.n	800919e <__hexnan+0xaa>
 80091aa:	1b3b      	subs	r3, r7, r4
 80091ac:	f023 0303 	bic.w	r3, r3, #3
 80091b0:	3304      	adds	r3, #4
 80091b2:	3401      	adds	r4, #1
 80091b4:	3e03      	subs	r6, #3
 80091b6:	42b4      	cmp	r4, r6
 80091b8:	bf88      	it	hi
 80091ba:	2304      	movhi	r3, #4
 80091bc:	4443      	add	r3, r8
 80091be:	2200      	movs	r2, #0
 80091c0:	f843 2b04 	str.w	r2, [r3], #4
 80091c4:	429f      	cmp	r7, r3
 80091c6:	d2fb      	bcs.n	80091c0 <__hexnan+0xcc>
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	b91b      	cbnz	r3, 80091d4 <__hexnan+0xe0>
 80091cc:	4547      	cmp	r7, r8
 80091ce:	d127      	bne.n	8009220 <__hexnan+0x12c>
 80091d0:	2301      	movs	r3, #1
 80091d2:	603b      	str	r3, [r7, #0]
 80091d4:	2005      	movs	r0, #5
 80091d6:	e026      	b.n	8009226 <__hexnan+0x132>
 80091d8:	3501      	adds	r5, #1
 80091da:	2d08      	cmp	r5, #8
 80091dc:	f10b 0b01 	add.w	fp, fp, #1
 80091e0:	dd06      	ble.n	80091f0 <__hexnan+0xfc>
 80091e2:	4544      	cmp	r4, r8
 80091e4:	d9c3      	bls.n	800916e <__hexnan+0x7a>
 80091e6:	2300      	movs	r3, #0
 80091e8:	f844 3c04 	str.w	r3, [r4, #-4]
 80091ec:	2501      	movs	r5, #1
 80091ee:	3c04      	subs	r4, #4
 80091f0:	6822      	ldr	r2, [r4, #0]
 80091f2:	f000 000f 	and.w	r0, r0, #15
 80091f6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80091fa:	6022      	str	r2, [r4, #0]
 80091fc:	e7b7      	b.n	800916e <__hexnan+0x7a>
 80091fe:	2508      	movs	r5, #8
 8009200:	e7b5      	b.n	800916e <__hexnan+0x7a>
 8009202:	9b01      	ldr	r3, [sp, #4]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d0df      	beq.n	80091c8 <__hexnan+0xd4>
 8009208:	f04f 32ff 	mov.w	r2, #4294967295
 800920c:	f1c3 0320 	rsb	r3, r3, #32
 8009210:	fa22 f303 	lsr.w	r3, r2, r3
 8009214:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009218:	401a      	ands	r2, r3
 800921a:	f846 2c04 	str.w	r2, [r6, #-4]
 800921e:	e7d3      	b.n	80091c8 <__hexnan+0xd4>
 8009220:	3f04      	subs	r7, #4
 8009222:	e7d1      	b.n	80091c8 <__hexnan+0xd4>
 8009224:	2004      	movs	r0, #4
 8009226:	b007      	add	sp, #28
 8009228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800922c <_localeconv_r>:
 800922c:	4800      	ldr	r0, [pc, #0]	; (8009230 <_localeconv_r+0x4>)
 800922e:	4770      	bx	lr
 8009230:	200001e0 	.word	0x200001e0

08009234 <malloc>:
 8009234:	4b02      	ldr	r3, [pc, #8]	; (8009240 <malloc+0xc>)
 8009236:	4601      	mov	r1, r0
 8009238:	6818      	ldr	r0, [r3, #0]
 800923a:	f000 bd67 	b.w	8009d0c <_malloc_r>
 800923e:	bf00      	nop
 8009240:	20000088 	.word	0x20000088

08009244 <__ascii_mbtowc>:
 8009244:	b082      	sub	sp, #8
 8009246:	b901      	cbnz	r1, 800924a <__ascii_mbtowc+0x6>
 8009248:	a901      	add	r1, sp, #4
 800924a:	b142      	cbz	r2, 800925e <__ascii_mbtowc+0x1a>
 800924c:	b14b      	cbz	r3, 8009262 <__ascii_mbtowc+0x1e>
 800924e:	7813      	ldrb	r3, [r2, #0]
 8009250:	600b      	str	r3, [r1, #0]
 8009252:	7812      	ldrb	r2, [r2, #0]
 8009254:	1e10      	subs	r0, r2, #0
 8009256:	bf18      	it	ne
 8009258:	2001      	movne	r0, #1
 800925a:	b002      	add	sp, #8
 800925c:	4770      	bx	lr
 800925e:	4610      	mov	r0, r2
 8009260:	e7fb      	b.n	800925a <__ascii_mbtowc+0x16>
 8009262:	f06f 0001 	mvn.w	r0, #1
 8009266:	e7f8      	b.n	800925a <__ascii_mbtowc+0x16>

08009268 <memcpy>:
 8009268:	440a      	add	r2, r1
 800926a:	4291      	cmp	r1, r2
 800926c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009270:	d100      	bne.n	8009274 <memcpy+0xc>
 8009272:	4770      	bx	lr
 8009274:	b510      	push	{r4, lr}
 8009276:	f811 4b01 	ldrb.w	r4, [r1], #1
 800927a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800927e:	4291      	cmp	r1, r2
 8009280:	d1f9      	bne.n	8009276 <memcpy+0xe>
 8009282:	bd10      	pop	{r4, pc}

08009284 <_Balloc>:
 8009284:	b570      	push	{r4, r5, r6, lr}
 8009286:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009288:	4604      	mov	r4, r0
 800928a:	460d      	mov	r5, r1
 800928c:	b976      	cbnz	r6, 80092ac <_Balloc+0x28>
 800928e:	2010      	movs	r0, #16
 8009290:	f7ff ffd0 	bl	8009234 <malloc>
 8009294:	4602      	mov	r2, r0
 8009296:	6260      	str	r0, [r4, #36]	; 0x24
 8009298:	b920      	cbnz	r0, 80092a4 <_Balloc+0x20>
 800929a:	4b18      	ldr	r3, [pc, #96]	; (80092fc <_Balloc+0x78>)
 800929c:	4818      	ldr	r0, [pc, #96]	; (8009300 <_Balloc+0x7c>)
 800929e:	2166      	movs	r1, #102	; 0x66
 80092a0:	f000 ff40 	bl	800a124 <__assert_func>
 80092a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092a8:	6006      	str	r6, [r0, #0]
 80092aa:	60c6      	str	r6, [r0, #12]
 80092ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80092ae:	68f3      	ldr	r3, [r6, #12]
 80092b0:	b183      	cbz	r3, 80092d4 <_Balloc+0x50>
 80092b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80092ba:	b9b8      	cbnz	r0, 80092ec <_Balloc+0x68>
 80092bc:	2101      	movs	r1, #1
 80092be:	fa01 f605 	lsl.w	r6, r1, r5
 80092c2:	1d72      	adds	r2, r6, #5
 80092c4:	0092      	lsls	r2, r2, #2
 80092c6:	4620      	mov	r0, r4
 80092c8:	f000 fc9d 	bl	8009c06 <_calloc_r>
 80092cc:	b160      	cbz	r0, 80092e8 <_Balloc+0x64>
 80092ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80092d2:	e00e      	b.n	80092f2 <_Balloc+0x6e>
 80092d4:	2221      	movs	r2, #33	; 0x21
 80092d6:	2104      	movs	r1, #4
 80092d8:	4620      	mov	r0, r4
 80092da:	f000 fc94 	bl	8009c06 <_calloc_r>
 80092de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092e0:	60f0      	str	r0, [r6, #12]
 80092e2:	68db      	ldr	r3, [r3, #12]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d1e4      	bne.n	80092b2 <_Balloc+0x2e>
 80092e8:	2000      	movs	r0, #0
 80092ea:	bd70      	pop	{r4, r5, r6, pc}
 80092ec:	6802      	ldr	r2, [r0, #0]
 80092ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80092f2:	2300      	movs	r3, #0
 80092f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80092f8:	e7f7      	b.n	80092ea <_Balloc+0x66>
 80092fa:	bf00      	nop
 80092fc:	0800c956 	.word	0x0800c956
 8009300:	0800ca54 	.word	0x0800ca54

08009304 <_Bfree>:
 8009304:	b570      	push	{r4, r5, r6, lr}
 8009306:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009308:	4605      	mov	r5, r0
 800930a:	460c      	mov	r4, r1
 800930c:	b976      	cbnz	r6, 800932c <_Bfree+0x28>
 800930e:	2010      	movs	r0, #16
 8009310:	f7ff ff90 	bl	8009234 <malloc>
 8009314:	4602      	mov	r2, r0
 8009316:	6268      	str	r0, [r5, #36]	; 0x24
 8009318:	b920      	cbnz	r0, 8009324 <_Bfree+0x20>
 800931a:	4b09      	ldr	r3, [pc, #36]	; (8009340 <_Bfree+0x3c>)
 800931c:	4809      	ldr	r0, [pc, #36]	; (8009344 <_Bfree+0x40>)
 800931e:	218a      	movs	r1, #138	; 0x8a
 8009320:	f000 ff00 	bl	800a124 <__assert_func>
 8009324:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009328:	6006      	str	r6, [r0, #0]
 800932a:	60c6      	str	r6, [r0, #12]
 800932c:	b13c      	cbz	r4, 800933e <_Bfree+0x3a>
 800932e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009330:	6862      	ldr	r2, [r4, #4]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009338:	6021      	str	r1, [r4, #0]
 800933a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800933e:	bd70      	pop	{r4, r5, r6, pc}
 8009340:	0800c956 	.word	0x0800c956
 8009344:	0800ca54 	.word	0x0800ca54

08009348 <__multadd>:
 8009348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800934c:	690d      	ldr	r5, [r1, #16]
 800934e:	4607      	mov	r7, r0
 8009350:	460c      	mov	r4, r1
 8009352:	461e      	mov	r6, r3
 8009354:	f101 0c14 	add.w	ip, r1, #20
 8009358:	2000      	movs	r0, #0
 800935a:	f8dc 3000 	ldr.w	r3, [ip]
 800935e:	b299      	uxth	r1, r3
 8009360:	fb02 6101 	mla	r1, r2, r1, r6
 8009364:	0c1e      	lsrs	r6, r3, #16
 8009366:	0c0b      	lsrs	r3, r1, #16
 8009368:	fb02 3306 	mla	r3, r2, r6, r3
 800936c:	b289      	uxth	r1, r1
 800936e:	3001      	adds	r0, #1
 8009370:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009374:	4285      	cmp	r5, r0
 8009376:	f84c 1b04 	str.w	r1, [ip], #4
 800937a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800937e:	dcec      	bgt.n	800935a <__multadd+0x12>
 8009380:	b30e      	cbz	r6, 80093c6 <__multadd+0x7e>
 8009382:	68a3      	ldr	r3, [r4, #8]
 8009384:	42ab      	cmp	r3, r5
 8009386:	dc19      	bgt.n	80093bc <__multadd+0x74>
 8009388:	6861      	ldr	r1, [r4, #4]
 800938a:	4638      	mov	r0, r7
 800938c:	3101      	adds	r1, #1
 800938e:	f7ff ff79 	bl	8009284 <_Balloc>
 8009392:	4680      	mov	r8, r0
 8009394:	b928      	cbnz	r0, 80093a2 <__multadd+0x5a>
 8009396:	4602      	mov	r2, r0
 8009398:	4b0c      	ldr	r3, [pc, #48]	; (80093cc <__multadd+0x84>)
 800939a:	480d      	ldr	r0, [pc, #52]	; (80093d0 <__multadd+0x88>)
 800939c:	21b5      	movs	r1, #181	; 0xb5
 800939e:	f000 fec1 	bl	800a124 <__assert_func>
 80093a2:	6922      	ldr	r2, [r4, #16]
 80093a4:	3202      	adds	r2, #2
 80093a6:	f104 010c 	add.w	r1, r4, #12
 80093aa:	0092      	lsls	r2, r2, #2
 80093ac:	300c      	adds	r0, #12
 80093ae:	f7ff ff5b 	bl	8009268 <memcpy>
 80093b2:	4621      	mov	r1, r4
 80093b4:	4638      	mov	r0, r7
 80093b6:	f7ff ffa5 	bl	8009304 <_Bfree>
 80093ba:	4644      	mov	r4, r8
 80093bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80093c0:	3501      	adds	r5, #1
 80093c2:	615e      	str	r6, [r3, #20]
 80093c4:	6125      	str	r5, [r4, #16]
 80093c6:	4620      	mov	r0, r4
 80093c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093cc:	0800c9c8 	.word	0x0800c9c8
 80093d0:	0800ca54 	.word	0x0800ca54

080093d4 <__s2b>:
 80093d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093d8:	460c      	mov	r4, r1
 80093da:	4615      	mov	r5, r2
 80093dc:	461f      	mov	r7, r3
 80093de:	2209      	movs	r2, #9
 80093e0:	3308      	adds	r3, #8
 80093e2:	4606      	mov	r6, r0
 80093e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80093e8:	2100      	movs	r1, #0
 80093ea:	2201      	movs	r2, #1
 80093ec:	429a      	cmp	r2, r3
 80093ee:	db09      	blt.n	8009404 <__s2b+0x30>
 80093f0:	4630      	mov	r0, r6
 80093f2:	f7ff ff47 	bl	8009284 <_Balloc>
 80093f6:	b940      	cbnz	r0, 800940a <__s2b+0x36>
 80093f8:	4602      	mov	r2, r0
 80093fa:	4b19      	ldr	r3, [pc, #100]	; (8009460 <__s2b+0x8c>)
 80093fc:	4819      	ldr	r0, [pc, #100]	; (8009464 <__s2b+0x90>)
 80093fe:	21ce      	movs	r1, #206	; 0xce
 8009400:	f000 fe90 	bl	800a124 <__assert_func>
 8009404:	0052      	lsls	r2, r2, #1
 8009406:	3101      	adds	r1, #1
 8009408:	e7f0      	b.n	80093ec <__s2b+0x18>
 800940a:	9b08      	ldr	r3, [sp, #32]
 800940c:	6143      	str	r3, [r0, #20]
 800940e:	2d09      	cmp	r5, #9
 8009410:	f04f 0301 	mov.w	r3, #1
 8009414:	6103      	str	r3, [r0, #16]
 8009416:	dd16      	ble.n	8009446 <__s2b+0x72>
 8009418:	f104 0909 	add.w	r9, r4, #9
 800941c:	46c8      	mov	r8, r9
 800941e:	442c      	add	r4, r5
 8009420:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009424:	4601      	mov	r1, r0
 8009426:	3b30      	subs	r3, #48	; 0x30
 8009428:	220a      	movs	r2, #10
 800942a:	4630      	mov	r0, r6
 800942c:	f7ff ff8c 	bl	8009348 <__multadd>
 8009430:	45a0      	cmp	r8, r4
 8009432:	d1f5      	bne.n	8009420 <__s2b+0x4c>
 8009434:	f1a5 0408 	sub.w	r4, r5, #8
 8009438:	444c      	add	r4, r9
 800943a:	1b2d      	subs	r5, r5, r4
 800943c:	1963      	adds	r3, r4, r5
 800943e:	42bb      	cmp	r3, r7
 8009440:	db04      	blt.n	800944c <__s2b+0x78>
 8009442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009446:	340a      	adds	r4, #10
 8009448:	2509      	movs	r5, #9
 800944a:	e7f6      	b.n	800943a <__s2b+0x66>
 800944c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009450:	4601      	mov	r1, r0
 8009452:	3b30      	subs	r3, #48	; 0x30
 8009454:	220a      	movs	r2, #10
 8009456:	4630      	mov	r0, r6
 8009458:	f7ff ff76 	bl	8009348 <__multadd>
 800945c:	e7ee      	b.n	800943c <__s2b+0x68>
 800945e:	bf00      	nop
 8009460:	0800c9c8 	.word	0x0800c9c8
 8009464:	0800ca54 	.word	0x0800ca54

08009468 <__hi0bits>:
 8009468:	0c03      	lsrs	r3, r0, #16
 800946a:	041b      	lsls	r3, r3, #16
 800946c:	b9d3      	cbnz	r3, 80094a4 <__hi0bits+0x3c>
 800946e:	0400      	lsls	r0, r0, #16
 8009470:	2310      	movs	r3, #16
 8009472:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009476:	bf04      	itt	eq
 8009478:	0200      	lsleq	r0, r0, #8
 800947a:	3308      	addeq	r3, #8
 800947c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009480:	bf04      	itt	eq
 8009482:	0100      	lsleq	r0, r0, #4
 8009484:	3304      	addeq	r3, #4
 8009486:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800948a:	bf04      	itt	eq
 800948c:	0080      	lsleq	r0, r0, #2
 800948e:	3302      	addeq	r3, #2
 8009490:	2800      	cmp	r0, #0
 8009492:	db05      	blt.n	80094a0 <__hi0bits+0x38>
 8009494:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009498:	f103 0301 	add.w	r3, r3, #1
 800949c:	bf08      	it	eq
 800949e:	2320      	moveq	r3, #32
 80094a0:	4618      	mov	r0, r3
 80094a2:	4770      	bx	lr
 80094a4:	2300      	movs	r3, #0
 80094a6:	e7e4      	b.n	8009472 <__hi0bits+0xa>

080094a8 <__lo0bits>:
 80094a8:	6803      	ldr	r3, [r0, #0]
 80094aa:	f013 0207 	ands.w	r2, r3, #7
 80094ae:	4601      	mov	r1, r0
 80094b0:	d00b      	beq.n	80094ca <__lo0bits+0x22>
 80094b2:	07da      	lsls	r2, r3, #31
 80094b4:	d423      	bmi.n	80094fe <__lo0bits+0x56>
 80094b6:	0798      	lsls	r0, r3, #30
 80094b8:	bf49      	itett	mi
 80094ba:	085b      	lsrmi	r3, r3, #1
 80094bc:	089b      	lsrpl	r3, r3, #2
 80094be:	2001      	movmi	r0, #1
 80094c0:	600b      	strmi	r3, [r1, #0]
 80094c2:	bf5c      	itt	pl
 80094c4:	600b      	strpl	r3, [r1, #0]
 80094c6:	2002      	movpl	r0, #2
 80094c8:	4770      	bx	lr
 80094ca:	b298      	uxth	r0, r3
 80094cc:	b9a8      	cbnz	r0, 80094fa <__lo0bits+0x52>
 80094ce:	0c1b      	lsrs	r3, r3, #16
 80094d0:	2010      	movs	r0, #16
 80094d2:	b2da      	uxtb	r2, r3
 80094d4:	b90a      	cbnz	r2, 80094da <__lo0bits+0x32>
 80094d6:	3008      	adds	r0, #8
 80094d8:	0a1b      	lsrs	r3, r3, #8
 80094da:	071a      	lsls	r2, r3, #28
 80094dc:	bf04      	itt	eq
 80094de:	091b      	lsreq	r3, r3, #4
 80094e0:	3004      	addeq	r0, #4
 80094e2:	079a      	lsls	r2, r3, #30
 80094e4:	bf04      	itt	eq
 80094e6:	089b      	lsreq	r3, r3, #2
 80094e8:	3002      	addeq	r0, #2
 80094ea:	07da      	lsls	r2, r3, #31
 80094ec:	d403      	bmi.n	80094f6 <__lo0bits+0x4e>
 80094ee:	085b      	lsrs	r3, r3, #1
 80094f0:	f100 0001 	add.w	r0, r0, #1
 80094f4:	d005      	beq.n	8009502 <__lo0bits+0x5a>
 80094f6:	600b      	str	r3, [r1, #0]
 80094f8:	4770      	bx	lr
 80094fa:	4610      	mov	r0, r2
 80094fc:	e7e9      	b.n	80094d2 <__lo0bits+0x2a>
 80094fe:	2000      	movs	r0, #0
 8009500:	4770      	bx	lr
 8009502:	2020      	movs	r0, #32
 8009504:	4770      	bx	lr
	...

08009508 <__i2b>:
 8009508:	b510      	push	{r4, lr}
 800950a:	460c      	mov	r4, r1
 800950c:	2101      	movs	r1, #1
 800950e:	f7ff feb9 	bl	8009284 <_Balloc>
 8009512:	4602      	mov	r2, r0
 8009514:	b928      	cbnz	r0, 8009522 <__i2b+0x1a>
 8009516:	4b05      	ldr	r3, [pc, #20]	; (800952c <__i2b+0x24>)
 8009518:	4805      	ldr	r0, [pc, #20]	; (8009530 <__i2b+0x28>)
 800951a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800951e:	f000 fe01 	bl	800a124 <__assert_func>
 8009522:	2301      	movs	r3, #1
 8009524:	6144      	str	r4, [r0, #20]
 8009526:	6103      	str	r3, [r0, #16]
 8009528:	bd10      	pop	{r4, pc}
 800952a:	bf00      	nop
 800952c:	0800c9c8 	.word	0x0800c9c8
 8009530:	0800ca54 	.word	0x0800ca54

08009534 <__multiply>:
 8009534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009538:	4691      	mov	r9, r2
 800953a:	690a      	ldr	r2, [r1, #16]
 800953c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009540:	429a      	cmp	r2, r3
 8009542:	bfb8      	it	lt
 8009544:	460b      	movlt	r3, r1
 8009546:	460c      	mov	r4, r1
 8009548:	bfbc      	itt	lt
 800954a:	464c      	movlt	r4, r9
 800954c:	4699      	movlt	r9, r3
 800954e:	6927      	ldr	r7, [r4, #16]
 8009550:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009554:	68a3      	ldr	r3, [r4, #8]
 8009556:	6861      	ldr	r1, [r4, #4]
 8009558:	eb07 060a 	add.w	r6, r7, sl
 800955c:	42b3      	cmp	r3, r6
 800955e:	b085      	sub	sp, #20
 8009560:	bfb8      	it	lt
 8009562:	3101      	addlt	r1, #1
 8009564:	f7ff fe8e 	bl	8009284 <_Balloc>
 8009568:	b930      	cbnz	r0, 8009578 <__multiply+0x44>
 800956a:	4602      	mov	r2, r0
 800956c:	4b44      	ldr	r3, [pc, #272]	; (8009680 <__multiply+0x14c>)
 800956e:	4845      	ldr	r0, [pc, #276]	; (8009684 <__multiply+0x150>)
 8009570:	f240 115d 	movw	r1, #349	; 0x15d
 8009574:	f000 fdd6 	bl	800a124 <__assert_func>
 8009578:	f100 0514 	add.w	r5, r0, #20
 800957c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009580:	462b      	mov	r3, r5
 8009582:	2200      	movs	r2, #0
 8009584:	4543      	cmp	r3, r8
 8009586:	d321      	bcc.n	80095cc <__multiply+0x98>
 8009588:	f104 0314 	add.w	r3, r4, #20
 800958c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009590:	f109 0314 	add.w	r3, r9, #20
 8009594:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009598:	9202      	str	r2, [sp, #8]
 800959a:	1b3a      	subs	r2, r7, r4
 800959c:	3a15      	subs	r2, #21
 800959e:	f022 0203 	bic.w	r2, r2, #3
 80095a2:	3204      	adds	r2, #4
 80095a4:	f104 0115 	add.w	r1, r4, #21
 80095a8:	428f      	cmp	r7, r1
 80095aa:	bf38      	it	cc
 80095ac:	2204      	movcc	r2, #4
 80095ae:	9201      	str	r2, [sp, #4]
 80095b0:	9a02      	ldr	r2, [sp, #8]
 80095b2:	9303      	str	r3, [sp, #12]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d80c      	bhi.n	80095d2 <__multiply+0x9e>
 80095b8:	2e00      	cmp	r6, #0
 80095ba:	dd03      	ble.n	80095c4 <__multiply+0x90>
 80095bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d05a      	beq.n	800967a <__multiply+0x146>
 80095c4:	6106      	str	r6, [r0, #16]
 80095c6:	b005      	add	sp, #20
 80095c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095cc:	f843 2b04 	str.w	r2, [r3], #4
 80095d0:	e7d8      	b.n	8009584 <__multiply+0x50>
 80095d2:	f8b3 a000 	ldrh.w	sl, [r3]
 80095d6:	f1ba 0f00 	cmp.w	sl, #0
 80095da:	d024      	beq.n	8009626 <__multiply+0xf2>
 80095dc:	f104 0e14 	add.w	lr, r4, #20
 80095e0:	46a9      	mov	r9, r5
 80095e2:	f04f 0c00 	mov.w	ip, #0
 80095e6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80095ea:	f8d9 1000 	ldr.w	r1, [r9]
 80095ee:	fa1f fb82 	uxth.w	fp, r2
 80095f2:	b289      	uxth	r1, r1
 80095f4:	fb0a 110b 	mla	r1, sl, fp, r1
 80095f8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80095fc:	f8d9 2000 	ldr.w	r2, [r9]
 8009600:	4461      	add	r1, ip
 8009602:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009606:	fb0a c20b 	mla	r2, sl, fp, ip
 800960a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800960e:	b289      	uxth	r1, r1
 8009610:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009614:	4577      	cmp	r7, lr
 8009616:	f849 1b04 	str.w	r1, [r9], #4
 800961a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800961e:	d8e2      	bhi.n	80095e6 <__multiply+0xb2>
 8009620:	9a01      	ldr	r2, [sp, #4]
 8009622:	f845 c002 	str.w	ip, [r5, r2]
 8009626:	9a03      	ldr	r2, [sp, #12]
 8009628:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800962c:	3304      	adds	r3, #4
 800962e:	f1b9 0f00 	cmp.w	r9, #0
 8009632:	d020      	beq.n	8009676 <__multiply+0x142>
 8009634:	6829      	ldr	r1, [r5, #0]
 8009636:	f104 0c14 	add.w	ip, r4, #20
 800963a:	46ae      	mov	lr, r5
 800963c:	f04f 0a00 	mov.w	sl, #0
 8009640:	f8bc b000 	ldrh.w	fp, [ip]
 8009644:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009648:	fb09 220b 	mla	r2, r9, fp, r2
 800964c:	4492      	add	sl, r2
 800964e:	b289      	uxth	r1, r1
 8009650:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009654:	f84e 1b04 	str.w	r1, [lr], #4
 8009658:	f85c 2b04 	ldr.w	r2, [ip], #4
 800965c:	f8be 1000 	ldrh.w	r1, [lr]
 8009660:	0c12      	lsrs	r2, r2, #16
 8009662:	fb09 1102 	mla	r1, r9, r2, r1
 8009666:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800966a:	4567      	cmp	r7, ip
 800966c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009670:	d8e6      	bhi.n	8009640 <__multiply+0x10c>
 8009672:	9a01      	ldr	r2, [sp, #4]
 8009674:	50a9      	str	r1, [r5, r2]
 8009676:	3504      	adds	r5, #4
 8009678:	e79a      	b.n	80095b0 <__multiply+0x7c>
 800967a:	3e01      	subs	r6, #1
 800967c:	e79c      	b.n	80095b8 <__multiply+0x84>
 800967e:	bf00      	nop
 8009680:	0800c9c8 	.word	0x0800c9c8
 8009684:	0800ca54 	.word	0x0800ca54

08009688 <__pow5mult>:
 8009688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800968c:	4615      	mov	r5, r2
 800968e:	f012 0203 	ands.w	r2, r2, #3
 8009692:	4606      	mov	r6, r0
 8009694:	460f      	mov	r7, r1
 8009696:	d007      	beq.n	80096a8 <__pow5mult+0x20>
 8009698:	4c25      	ldr	r4, [pc, #148]	; (8009730 <__pow5mult+0xa8>)
 800969a:	3a01      	subs	r2, #1
 800969c:	2300      	movs	r3, #0
 800969e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80096a2:	f7ff fe51 	bl	8009348 <__multadd>
 80096a6:	4607      	mov	r7, r0
 80096a8:	10ad      	asrs	r5, r5, #2
 80096aa:	d03d      	beq.n	8009728 <__pow5mult+0xa0>
 80096ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80096ae:	b97c      	cbnz	r4, 80096d0 <__pow5mult+0x48>
 80096b0:	2010      	movs	r0, #16
 80096b2:	f7ff fdbf 	bl	8009234 <malloc>
 80096b6:	4602      	mov	r2, r0
 80096b8:	6270      	str	r0, [r6, #36]	; 0x24
 80096ba:	b928      	cbnz	r0, 80096c8 <__pow5mult+0x40>
 80096bc:	4b1d      	ldr	r3, [pc, #116]	; (8009734 <__pow5mult+0xac>)
 80096be:	481e      	ldr	r0, [pc, #120]	; (8009738 <__pow5mult+0xb0>)
 80096c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80096c4:	f000 fd2e 	bl	800a124 <__assert_func>
 80096c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096cc:	6004      	str	r4, [r0, #0]
 80096ce:	60c4      	str	r4, [r0, #12]
 80096d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80096d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096d8:	b94c      	cbnz	r4, 80096ee <__pow5mult+0x66>
 80096da:	f240 2171 	movw	r1, #625	; 0x271
 80096de:	4630      	mov	r0, r6
 80096e0:	f7ff ff12 	bl	8009508 <__i2b>
 80096e4:	2300      	movs	r3, #0
 80096e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80096ea:	4604      	mov	r4, r0
 80096ec:	6003      	str	r3, [r0, #0]
 80096ee:	f04f 0900 	mov.w	r9, #0
 80096f2:	07eb      	lsls	r3, r5, #31
 80096f4:	d50a      	bpl.n	800970c <__pow5mult+0x84>
 80096f6:	4639      	mov	r1, r7
 80096f8:	4622      	mov	r2, r4
 80096fa:	4630      	mov	r0, r6
 80096fc:	f7ff ff1a 	bl	8009534 <__multiply>
 8009700:	4639      	mov	r1, r7
 8009702:	4680      	mov	r8, r0
 8009704:	4630      	mov	r0, r6
 8009706:	f7ff fdfd 	bl	8009304 <_Bfree>
 800970a:	4647      	mov	r7, r8
 800970c:	106d      	asrs	r5, r5, #1
 800970e:	d00b      	beq.n	8009728 <__pow5mult+0xa0>
 8009710:	6820      	ldr	r0, [r4, #0]
 8009712:	b938      	cbnz	r0, 8009724 <__pow5mult+0x9c>
 8009714:	4622      	mov	r2, r4
 8009716:	4621      	mov	r1, r4
 8009718:	4630      	mov	r0, r6
 800971a:	f7ff ff0b 	bl	8009534 <__multiply>
 800971e:	6020      	str	r0, [r4, #0]
 8009720:	f8c0 9000 	str.w	r9, [r0]
 8009724:	4604      	mov	r4, r0
 8009726:	e7e4      	b.n	80096f2 <__pow5mult+0x6a>
 8009728:	4638      	mov	r0, r7
 800972a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800972e:	bf00      	nop
 8009730:	0800cba0 	.word	0x0800cba0
 8009734:	0800c956 	.word	0x0800c956
 8009738:	0800ca54 	.word	0x0800ca54

0800973c <__lshift>:
 800973c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009740:	460c      	mov	r4, r1
 8009742:	6849      	ldr	r1, [r1, #4]
 8009744:	6923      	ldr	r3, [r4, #16]
 8009746:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800974a:	68a3      	ldr	r3, [r4, #8]
 800974c:	4607      	mov	r7, r0
 800974e:	4691      	mov	r9, r2
 8009750:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009754:	f108 0601 	add.w	r6, r8, #1
 8009758:	42b3      	cmp	r3, r6
 800975a:	db0b      	blt.n	8009774 <__lshift+0x38>
 800975c:	4638      	mov	r0, r7
 800975e:	f7ff fd91 	bl	8009284 <_Balloc>
 8009762:	4605      	mov	r5, r0
 8009764:	b948      	cbnz	r0, 800977a <__lshift+0x3e>
 8009766:	4602      	mov	r2, r0
 8009768:	4b2a      	ldr	r3, [pc, #168]	; (8009814 <__lshift+0xd8>)
 800976a:	482b      	ldr	r0, [pc, #172]	; (8009818 <__lshift+0xdc>)
 800976c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009770:	f000 fcd8 	bl	800a124 <__assert_func>
 8009774:	3101      	adds	r1, #1
 8009776:	005b      	lsls	r3, r3, #1
 8009778:	e7ee      	b.n	8009758 <__lshift+0x1c>
 800977a:	2300      	movs	r3, #0
 800977c:	f100 0114 	add.w	r1, r0, #20
 8009780:	f100 0210 	add.w	r2, r0, #16
 8009784:	4618      	mov	r0, r3
 8009786:	4553      	cmp	r3, sl
 8009788:	db37      	blt.n	80097fa <__lshift+0xbe>
 800978a:	6920      	ldr	r0, [r4, #16]
 800978c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009790:	f104 0314 	add.w	r3, r4, #20
 8009794:	f019 091f 	ands.w	r9, r9, #31
 8009798:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800979c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80097a0:	d02f      	beq.n	8009802 <__lshift+0xc6>
 80097a2:	f1c9 0e20 	rsb	lr, r9, #32
 80097a6:	468a      	mov	sl, r1
 80097a8:	f04f 0c00 	mov.w	ip, #0
 80097ac:	681a      	ldr	r2, [r3, #0]
 80097ae:	fa02 f209 	lsl.w	r2, r2, r9
 80097b2:	ea42 020c 	orr.w	r2, r2, ip
 80097b6:	f84a 2b04 	str.w	r2, [sl], #4
 80097ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80097be:	4298      	cmp	r0, r3
 80097c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80097c4:	d8f2      	bhi.n	80097ac <__lshift+0x70>
 80097c6:	1b03      	subs	r3, r0, r4
 80097c8:	3b15      	subs	r3, #21
 80097ca:	f023 0303 	bic.w	r3, r3, #3
 80097ce:	3304      	adds	r3, #4
 80097d0:	f104 0215 	add.w	r2, r4, #21
 80097d4:	4290      	cmp	r0, r2
 80097d6:	bf38      	it	cc
 80097d8:	2304      	movcc	r3, #4
 80097da:	f841 c003 	str.w	ip, [r1, r3]
 80097de:	f1bc 0f00 	cmp.w	ip, #0
 80097e2:	d001      	beq.n	80097e8 <__lshift+0xac>
 80097e4:	f108 0602 	add.w	r6, r8, #2
 80097e8:	3e01      	subs	r6, #1
 80097ea:	4638      	mov	r0, r7
 80097ec:	612e      	str	r6, [r5, #16]
 80097ee:	4621      	mov	r1, r4
 80097f0:	f7ff fd88 	bl	8009304 <_Bfree>
 80097f4:	4628      	mov	r0, r5
 80097f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80097fe:	3301      	adds	r3, #1
 8009800:	e7c1      	b.n	8009786 <__lshift+0x4a>
 8009802:	3904      	subs	r1, #4
 8009804:	f853 2b04 	ldr.w	r2, [r3], #4
 8009808:	f841 2f04 	str.w	r2, [r1, #4]!
 800980c:	4298      	cmp	r0, r3
 800980e:	d8f9      	bhi.n	8009804 <__lshift+0xc8>
 8009810:	e7ea      	b.n	80097e8 <__lshift+0xac>
 8009812:	bf00      	nop
 8009814:	0800c9c8 	.word	0x0800c9c8
 8009818:	0800ca54 	.word	0x0800ca54

0800981c <__mcmp>:
 800981c:	b530      	push	{r4, r5, lr}
 800981e:	6902      	ldr	r2, [r0, #16]
 8009820:	690c      	ldr	r4, [r1, #16]
 8009822:	1b12      	subs	r2, r2, r4
 8009824:	d10e      	bne.n	8009844 <__mcmp+0x28>
 8009826:	f100 0314 	add.w	r3, r0, #20
 800982a:	3114      	adds	r1, #20
 800982c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009830:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009834:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009838:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800983c:	42a5      	cmp	r5, r4
 800983e:	d003      	beq.n	8009848 <__mcmp+0x2c>
 8009840:	d305      	bcc.n	800984e <__mcmp+0x32>
 8009842:	2201      	movs	r2, #1
 8009844:	4610      	mov	r0, r2
 8009846:	bd30      	pop	{r4, r5, pc}
 8009848:	4283      	cmp	r3, r0
 800984a:	d3f3      	bcc.n	8009834 <__mcmp+0x18>
 800984c:	e7fa      	b.n	8009844 <__mcmp+0x28>
 800984e:	f04f 32ff 	mov.w	r2, #4294967295
 8009852:	e7f7      	b.n	8009844 <__mcmp+0x28>

08009854 <__mdiff>:
 8009854:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009858:	460c      	mov	r4, r1
 800985a:	4606      	mov	r6, r0
 800985c:	4611      	mov	r1, r2
 800985e:	4620      	mov	r0, r4
 8009860:	4690      	mov	r8, r2
 8009862:	f7ff ffdb 	bl	800981c <__mcmp>
 8009866:	1e05      	subs	r5, r0, #0
 8009868:	d110      	bne.n	800988c <__mdiff+0x38>
 800986a:	4629      	mov	r1, r5
 800986c:	4630      	mov	r0, r6
 800986e:	f7ff fd09 	bl	8009284 <_Balloc>
 8009872:	b930      	cbnz	r0, 8009882 <__mdiff+0x2e>
 8009874:	4b3a      	ldr	r3, [pc, #232]	; (8009960 <__mdiff+0x10c>)
 8009876:	4602      	mov	r2, r0
 8009878:	f240 2132 	movw	r1, #562	; 0x232
 800987c:	4839      	ldr	r0, [pc, #228]	; (8009964 <__mdiff+0x110>)
 800987e:	f000 fc51 	bl	800a124 <__assert_func>
 8009882:	2301      	movs	r3, #1
 8009884:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009888:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800988c:	bfa4      	itt	ge
 800988e:	4643      	movge	r3, r8
 8009890:	46a0      	movge	r8, r4
 8009892:	4630      	mov	r0, r6
 8009894:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009898:	bfa6      	itte	ge
 800989a:	461c      	movge	r4, r3
 800989c:	2500      	movge	r5, #0
 800989e:	2501      	movlt	r5, #1
 80098a0:	f7ff fcf0 	bl	8009284 <_Balloc>
 80098a4:	b920      	cbnz	r0, 80098b0 <__mdiff+0x5c>
 80098a6:	4b2e      	ldr	r3, [pc, #184]	; (8009960 <__mdiff+0x10c>)
 80098a8:	4602      	mov	r2, r0
 80098aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80098ae:	e7e5      	b.n	800987c <__mdiff+0x28>
 80098b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80098b4:	6926      	ldr	r6, [r4, #16]
 80098b6:	60c5      	str	r5, [r0, #12]
 80098b8:	f104 0914 	add.w	r9, r4, #20
 80098bc:	f108 0514 	add.w	r5, r8, #20
 80098c0:	f100 0e14 	add.w	lr, r0, #20
 80098c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80098c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80098cc:	f108 0210 	add.w	r2, r8, #16
 80098d0:	46f2      	mov	sl, lr
 80098d2:	2100      	movs	r1, #0
 80098d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80098d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80098dc:	fa1f f883 	uxth.w	r8, r3
 80098e0:	fa11 f18b 	uxtah	r1, r1, fp
 80098e4:	0c1b      	lsrs	r3, r3, #16
 80098e6:	eba1 0808 	sub.w	r8, r1, r8
 80098ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80098ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80098f2:	fa1f f888 	uxth.w	r8, r8
 80098f6:	1419      	asrs	r1, r3, #16
 80098f8:	454e      	cmp	r6, r9
 80098fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80098fe:	f84a 3b04 	str.w	r3, [sl], #4
 8009902:	d8e7      	bhi.n	80098d4 <__mdiff+0x80>
 8009904:	1b33      	subs	r3, r6, r4
 8009906:	3b15      	subs	r3, #21
 8009908:	f023 0303 	bic.w	r3, r3, #3
 800990c:	3304      	adds	r3, #4
 800990e:	3415      	adds	r4, #21
 8009910:	42a6      	cmp	r6, r4
 8009912:	bf38      	it	cc
 8009914:	2304      	movcc	r3, #4
 8009916:	441d      	add	r5, r3
 8009918:	4473      	add	r3, lr
 800991a:	469e      	mov	lr, r3
 800991c:	462e      	mov	r6, r5
 800991e:	4566      	cmp	r6, ip
 8009920:	d30e      	bcc.n	8009940 <__mdiff+0xec>
 8009922:	f10c 0203 	add.w	r2, ip, #3
 8009926:	1b52      	subs	r2, r2, r5
 8009928:	f022 0203 	bic.w	r2, r2, #3
 800992c:	3d03      	subs	r5, #3
 800992e:	45ac      	cmp	ip, r5
 8009930:	bf38      	it	cc
 8009932:	2200      	movcc	r2, #0
 8009934:	441a      	add	r2, r3
 8009936:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800993a:	b17b      	cbz	r3, 800995c <__mdiff+0x108>
 800993c:	6107      	str	r7, [r0, #16]
 800993e:	e7a3      	b.n	8009888 <__mdiff+0x34>
 8009940:	f856 8b04 	ldr.w	r8, [r6], #4
 8009944:	fa11 f288 	uxtah	r2, r1, r8
 8009948:	1414      	asrs	r4, r2, #16
 800994a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800994e:	b292      	uxth	r2, r2
 8009950:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009954:	f84e 2b04 	str.w	r2, [lr], #4
 8009958:	1421      	asrs	r1, r4, #16
 800995a:	e7e0      	b.n	800991e <__mdiff+0xca>
 800995c:	3f01      	subs	r7, #1
 800995e:	e7ea      	b.n	8009936 <__mdiff+0xe2>
 8009960:	0800c9c8 	.word	0x0800c9c8
 8009964:	0800ca54 	.word	0x0800ca54

08009968 <__ulp>:
 8009968:	b082      	sub	sp, #8
 800996a:	ed8d 0b00 	vstr	d0, [sp]
 800996e:	9b01      	ldr	r3, [sp, #4]
 8009970:	4912      	ldr	r1, [pc, #72]	; (80099bc <__ulp+0x54>)
 8009972:	4019      	ands	r1, r3
 8009974:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009978:	2900      	cmp	r1, #0
 800997a:	dd05      	ble.n	8009988 <__ulp+0x20>
 800997c:	2200      	movs	r2, #0
 800997e:	460b      	mov	r3, r1
 8009980:	ec43 2b10 	vmov	d0, r2, r3
 8009984:	b002      	add	sp, #8
 8009986:	4770      	bx	lr
 8009988:	4249      	negs	r1, r1
 800998a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800998e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009992:	f04f 0200 	mov.w	r2, #0
 8009996:	f04f 0300 	mov.w	r3, #0
 800999a:	da04      	bge.n	80099a6 <__ulp+0x3e>
 800999c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80099a0:	fa41 f300 	asr.w	r3, r1, r0
 80099a4:	e7ec      	b.n	8009980 <__ulp+0x18>
 80099a6:	f1a0 0114 	sub.w	r1, r0, #20
 80099aa:	291e      	cmp	r1, #30
 80099ac:	bfda      	itte	le
 80099ae:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80099b2:	fa20 f101 	lsrle.w	r1, r0, r1
 80099b6:	2101      	movgt	r1, #1
 80099b8:	460a      	mov	r2, r1
 80099ba:	e7e1      	b.n	8009980 <__ulp+0x18>
 80099bc:	7ff00000 	.word	0x7ff00000

080099c0 <__b2d>:
 80099c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099c2:	6905      	ldr	r5, [r0, #16]
 80099c4:	f100 0714 	add.w	r7, r0, #20
 80099c8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80099cc:	1f2e      	subs	r6, r5, #4
 80099ce:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80099d2:	4620      	mov	r0, r4
 80099d4:	f7ff fd48 	bl	8009468 <__hi0bits>
 80099d8:	f1c0 0320 	rsb	r3, r0, #32
 80099dc:	280a      	cmp	r0, #10
 80099de:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009a5c <__b2d+0x9c>
 80099e2:	600b      	str	r3, [r1, #0]
 80099e4:	dc14      	bgt.n	8009a10 <__b2d+0x50>
 80099e6:	f1c0 0e0b 	rsb	lr, r0, #11
 80099ea:	fa24 f10e 	lsr.w	r1, r4, lr
 80099ee:	42b7      	cmp	r7, r6
 80099f0:	ea41 030c 	orr.w	r3, r1, ip
 80099f4:	bf34      	ite	cc
 80099f6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80099fa:	2100      	movcs	r1, #0
 80099fc:	3015      	adds	r0, #21
 80099fe:	fa04 f000 	lsl.w	r0, r4, r0
 8009a02:	fa21 f10e 	lsr.w	r1, r1, lr
 8009a06:	ea40 0201 	orr.w	r2, r0, r1
 8009a0a:	ec43 2b10 	vmov	d0, r2, r3
 8009a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a10:	42b7      	cmp	r7, r6
 8009a12:	bf3a      	itte	cc
 8009a14:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009a18:	f1a5 0608 	subcc.w	r6, r5, #8
 8009a1c:	2100      	movcs	r1, #0
 8009a1e:	380b      	subs	r0, #11
 8009a20:	d017      	beq.n	8009a52 <__b2d+0x92>
 8009a22:	f1c0 0c20 	rsb	ip, r0, #32
 8009a26:	fa04 f500 	lsl.w	r5, r4, r0
 8009a2a:	42be      	cmp	r6, r7
 8009a2c:	fa21 f40c 	lsr.w	r4, r1, ip
 8009a30:	ea45 0504 	orr.w	r5, r5, r4
 8009a34:	bf8c      	ite	hi
 8009a36:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009a3a:	2400      	movls	r4, #0
 8009a3c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009a40:	fa01 f000 	lsl.w	r0, r1, r0
 8009a44:	fa24 f40c 	lsr.w	r4, r4, ip
 8009a48:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009a4c:	ea40 0204 	orr.w	r2, r0, r4
 8009a50:	e7db      	b.n	8009a0a <__b2d+0x4a>
 8009a52:	ea44 030c 	orr.w	r3, r4, ip
 8009a56:	460a      	mov	r2, r1
 8009a58:	e7d7      	b.n	8009a0a <__b2d+0x4a>
 8009a5a:	bf00      	nop
 8009a5c:	3ff00000 	.word	0x3ff00000

08009a60 <__d2b>:
 8009a60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a64:	4689      	mov	r9, r1
 8009a66:	2101      	movs	r1, #1
 8009a68:	ec57 6b10 	vmov	r6, r7, d0
 8009a6c:	4690      	mov	r8, r2
 8009a6e:	f7ff fc09 	bl	8009284 <_Balloc>
 8009a72:	4604      	mov	r4, r0
 8009a74:	b930      	cbnz	r0, 8009a84 <__d2b+0x24>
 8009a76:	4602      	mov	r2, r0
 8009a78:	4b25      	ldr	r3, [pc, #148]	; (8009b10 <__d2b+0xb0>)
 8009a7a:	4826      	ldr	r0, [pc, #152]	; (8009b14 <__d2b+0xb4>)
 8009a7c:	f240 310a 	movw	r1, #778	; 0x30a
 8009a80:	f000 fb50 	bl	800a124 <__assert_func>
 8009a84:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009a88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009a8c:	bb35      	cbnz	r5, 8009adc <__d2b+0x7c>
 8009a8e:	2e00      	cmp	r6, #0
 8009a90:	9301      	str	r3, [sp, #4]
 8009a92:	d028      	beq.n	8009ae6 <__d2b+0x86>
 8009a94:	4668      	mov	r0, sp
 8009a96:	9600      	str	r6, [sp, #0]
 8009a98:	f7ff fd06 	bl	80094a8 <__lo0bits>
 8009a9c:	9900      	ldr	r1, [sp, #0]
 8009a9e:	b300      	cbz	r0, 8009ae2 <__d2b+0x82>
 8009aa0:	9a01      	ldr	r2, [sp, #4]
 8009aa2:	f1c0 0320 	rsb	r3, r0, #32
 8009aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8009aaa:	430b      	orrs	r3, r1
 8009aac:	40c2      	lsrs	r2, r0
 8009aae:	6163      	str	r3, [r4, #20]
 8009ab0:	9201      	str	r2, [sp, #4]
 8009ab2:	9b01      	ldr	r3, [sp, #4]
 8009ab4:	61a3      	str	r3, [r4, #24]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	bf14      	ite	ne
 8009aba:	2202      	movne	r2, #2
 8009abc:	2201      	moveq	r2, #1
 8009abe:	6122      	str	r2, [r4, #16]
 8009ac0:	b1d5      	cbz	r5, 8009af8 <__d2b+0x98>
 8009ac2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009ac6:	4405      	add	r5, r0
 8009ac8:	f8c9 5000 	str.w	r5, [r9]
 8009acc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ad0:	f8c8 0000 	str.w	r0, [r8]
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	b003      	add	sp, #12
 8009ad8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009adc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ae0:	e7d5      	b.n	8009a8e <__d2b+0x2e>
 8009ae2:	6161      	str	r1, [r4, #20]
 8009ae4:	e7e5      	b.n	8009ab2 <__d2b+0x52>
 8009ae6:	a801      	add	r0, sp, #4
 8009ae8:	f7ff fcde 	bl	80094a8 <__lo0bits>
 8009aec:	9b01      	ldr	r3, [sp, #4]
 8009aee:	6163      	str	r3, [r4, #20]
 8009af0:	2201      	movs	r2, #1
 8009af2:	6122      	str	r2, [r4, #16]
 8009af4:	3020      	adds	r0, #32
 8009af6:	e7e3      	b.n	8009ac0 <__d2b+0x60>
 8009af8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009afc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009b00:	f8c9 0000 	str.w	r0, [r9]
 8009b04:	6918      	ldr	r0, [r3, #16]
 8009b06:	f7ff fcaf 	bl	8009468 <__hi0bits>
 8009b0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009b0e:	e7df      	b.n	8009ad0 <__d2b+0x70>
 8009b10:	0800c9c8 	.word	0x0800c9c8
 8009b14:	0800ca54 	.word	0x0800ca54

08009b18 <__ratio>:
 8009b18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b1c:	4688      	mov	r8, r1
 8009b1e:	4669      	mov	r1, sp
 8009b20:	4681      	mov	r9, r0
 8009b22:	f7ff ff4d 	bl	80099c0 <__b2d>
 8009b26:	a901      	add	r1, sp, #4
 8009b28:	4640      	mov	r0, r8
 8009b2a:	ec55 4b10 	vmov	r4, r5, d0
 8009b2e:	f7ff ff47 	bl	80099c0 <__b2d>
 8009b32:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b36:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009b3a:	eba3 0c02 	sub.w	ip, r3, r2
 8009b3e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009b42:	1a9b      	subs	r3, r3, r2
 8009b44:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009b48:	ec51 0b10 	vmov	r0, r1, d0
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	bfd6      	itet	le
 8009b50:	460a      	movle	r2, r1
 8009b52:	462a      	movgt	r2, r5
 8009b54:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009b58:	468b      	mov	fp, r1
 8009b5a:	462f      	mov	r7, r5
 8009b5c:	bfd4      	ite	le
 8009b5e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009b62:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009b66:	4620      	mov	r0, r4
 8009b68:	ee10 2a10 	vmov	r2, s0
 8009b6c:	465b      	mov	r3, fp
 8009b6e:	4639      	mov	r1, r7
 8009b70:	f7f6 fe7c 	bl	800086c <__aeabi_ddiv>
 8009b74:	ec41 0b10 	vmov	d0, r0, r1
 8009b78:	b003      	add	sp, #12
 8009b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009b7e <__copybits>:
 8009b7e:	3901      	subs	r1, #1
 8009b80:	b570      	push	{r4, r5, r6, lr}
 8009b82:	1149      	asrs	r1, r1, #5
 8009b84:	6914      	ldr	r4, [r2, #16]
 8009b86:	3101      	adds	r1, #1
 8009b88:	f102 0314 	add.w	r3, r2, #20
 8009b8c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009b90:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009b94:	1f05      	subs	r5, r0, #4
 8009b96:	42a3      	cmp	r3, r4
 8009b98:	d30c      	bcc.n	8009bb4 <__copybits+0x36>
 8009b9a:	1aa3      	subs	r3, r4, r2
 8009b9c:	3b11      	subs	r3, #17
 8009b9e:	f023 0303 	bic.w	r3, r3, #3
 8009ba2:	3211      	adds	r2, #17
 8009ba4:	42a2      	cmp	r2, r4
 8009ba6:	bf88      	it	hi
 8009ba8:	2300      	movhi	r3, #0
 8009baa:	4418      	add	r0, r3
 8009bac:	2300      	movs	r3, #0
 8009bae:	4288      	cmp	r0, r1
 8009bb0:	d305      	bcc.n	8009bbe <__copybits+0x40>
 8009bb2:	bd70      	pop	{r4, r5, r6, pc}
 8009bb4:	f853 6b04 	ldr.w	r6, [r3], #4
 8009bb8:	f845 6f04 	str.w	r6, [r5, #4]!
 8009bbc:	e7eb      	b.n	8009b96 <__copybits+0x18>
 8009bbe:	f840 3b04 	str.w	r3, [r0], #4
 8009bc2:	e7f4      	b.n	8009bae <__copybits+0x30>

08009bc4 <__any_on>:
 8009bc4:	f100 0214 	add.w	r2, r0, #20
 8009bc8:	6900      	ldr	r0, [r0, #16]
 8009bca:	114b      	asrs	r3, r1, #5
 8009bcc:	4298      	cmp	r0, r3
 8009bce:	b510      	push	{r4, lr}
 8009bd0:	db11      	blt.n	8009bf6 <__any_on+0x32>
 8009bd2:	dd0a      	ble.n	8009bea <__any_on+0x26>
 8009bd4:	f011 011f 	ands.w	r1, r1, #31
 8009bd8:	d007      	beq.n	8009bea <__any_on+0x26>
 8009bda:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009bde:	fa24 f001 	lsr.w	r0, r4, r1
 8009be2:	fa00 f101 	lsl.w	r1, r0, r1
 8009be6:	428c      	cmp	r4, r1
 8009be8:	d10b      	bne.n	8009c02 <__any_on+0x3e>
 8009bea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d803      	bhi.n	8009bfa <__any_on+0x36>
 8009bf2:	2000      	movs	r0, #0
 8009bf4:	bd10      	pop	{r4, pc}
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	e7f7      	b.n	8009bea <__any_on+0x26>
 8009bfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009bfe:	2900      	cmp	r1, #0
 8009c00:	d0f5      	beq.n	8009bee <__any_on+0x2a>
 8009c02:	2001      	movs	r0, #1
 8009c04:	e7f6      	b.n	8009bf4 <__any_on+0x30>

08009c06 <_calloc_r>:
 8009c06:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c08:	fba1 2402 	umull	r2, r4, r1, r2
 8009c0c:	b94c      	cbnz	r4, 8009c22 <_calloc_r+0x1c>
 8009c0e:	4611      	mov	r1, r2
 8009c10:	9201      	str	r2, [sp, #4]
 8009c12:	f000 f87b 	bl	8009d0c <_malloc_r>
 8009c16:	9a01      	ldr	r2, [sp, #4]
 8009c18:	4605      	mov	r5, r0
 8009c1a:	b930      	cbnz	r0, 8009c2a <_calloc_r+0x24>
 8009c1c:	4628      	mov	r0, r5
 8009c1e:	b003      	add	sp, #12
 8009c20:	bd30      	pop	{r4, r5, pc}
 8009c22:	220c      	movs	r2, #12
 8009c24:	6002      	str	r2, [r0, #0]
 8009c26:	2500      	movs	r5, #0
 8009c28:	e7f8      	b.n	8009c1c <_calloc_r+0x16>
 8009c2a:	4621      	mov	r1, r4
 8009c2c:	f7fc fbbe 	bl	80063ac <memset>
 8009c30:	e7f4      	b.n	8009c1c <_calloc_r+0x16>
	...

08009c34 <_free_r>:
 8009c34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c36:	2900      	cmp	r1, #0
 8009c38:	d044      	beq.n	8009cc4 <_free_r+0x90>
 8009c3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c3e:	9001      	str	r0, [sp, #4]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f1a1 0404 	sub.w	r4, r1, #4
 8009c46:	bfb8      	it	lt
 8009c48:	18e4      	addlt	r4, r4, r3
 8009c4a:	f000 fab5 	bl	800a1b8 <__malloc_lock>
 8009c4e:	4a1e      	ldr	r2, [pc, #120]	; (8009cc8 <_free_r+0x94>)
 8009c50:	9801      	ldr	r0, [sp, #4]
 8009c52:	6813      	ldr	r3, [r2, #0]
 8009c54:	b933      	cbnz	r3, 8009c64 <_free_r+0x30>
 8009c56:	6063      	str	r3, [r4, #4]
 8009c58:	6014      	str	r4, [r2, #0]
 8009c5a:	b003      	add	sp, #12
 8009c5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c60:	f000 bab0 	b.w	800a1c4 <__malloc_unlock>
 8009c64:	42a3      	cmp	r3, r4
 8009c66:	d908      	bls.n	8009c7a <_free_r+0x46>
 8009c68:	6825      	ldr	r5, [r4, #0]
 8009c6a:	1961      	adds	r1, r4, r5
 8009c6c:	428b      	cmp	r3, r1
 8009c6e:	bf01      	itttt	eq
 8009c70:	6819      	ldreq	r1, [r3, #0]
 8009c72:	685b      	ldreq	r3, [r3, #4]
 8009c74:	1949      	addeq	r1, r1, r5
 8009c76:	6021      	streq	r1, [r4, #0]
 8009c78:	e7ed      	b.n	8009c56 <_free_r+0x22>
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	685b      	ldr	r3, [r3, #4]
 8009c7e:	b10b      	cbz	r3, 8009c84 <_free_r+0x50>
 8009c80:	42a3      	cmp	r3, r4
 8009c82:	d9fa      	bls.n	8009c7a <_free_r+0x46>
 8009c84:	6811      	ldr	r1, [r2, #0]
 8009c86:	1855      	adds	r5, r2, r1
 8009c88:	42a5      	cmp	r5, r4
 8009c8a:	d10b      	bne.n	8009ca4 <_free_r+0x70>
 8009c8c:	6824      	ldr	r4, [r4, #0]
 8009c8e:	4421      	add	r1, r4
 8009c90:	1854      	adds	r4, r2, r1
 8009c92:	42a3      	cmp	r3, r4
 8009c94:	6011      	str	r1, [r2, #0]
 8009c96:	d1e0      	bne.n	8009c5a <_free_r+0x26>
 8009c98:	681c      	ldr	r4, [r3, #0]
 8009c9a:	685b      	ldr	r3, [r3, #4]
 8009c9c:	6053      	str	r3, [r2, #4]
 8009c9e:	4421      	add	r1, r4
 8009ca0:	6011      	str	r1, [r2, #0]
 8009ca2:	e7da      	b.n	8009c5a <_free_r+0x26>
 8009ca4:	d902      	bls.n	8009cac <_free_r+0x78>
 8009ca6:	230c      	movs	r3, #12
 8009ca8:	6003      	str	r3, [r0, #0]
 8009caa:	e7d6      	b.n	8009c5a <_free_r+0x26>
 8009cac:	6825      	ldr	r5, [r4, #0]
 8009cae:	1961      	adds	r1, r4, r5
 8009cb0:	428b      	cmp	r3, r1
 8009cb2:	bf04      	itt	eq
 8009cb4:	6819      	ldreq	r1, [r3, #0]
 8009cb6:	685b      	ldreq	r3, [r3, #4]
 8009cb8:	6063      	str	r3, [r4, #4]
 8009cba:	bf04      	itt	eq
 8009cbc:	1949      	addeq	r1, r1, r5
 8009cbe:	6021      	streq	r1, [r4, #0]
 8009cc0:	6054      	str	r4, [r2, #4]
 8009cc2:	e7ca      	b.n	8009c5a <_free_r+0x26>
 8009cc4:	b003      	add	sp, #12
 8009cc6:	bd30      	pop	{r4, r5, pc}
 8009cc8:	20000530 	.word	0x20000530

08009ccc <sbrk_aligned>:
 8009ccc:	b570      	push	{r4, r5, r6, lr}
 8009cce:	4e0e      	ldr	r6, [pc, #56]	; (8009d08 <sbrk_aligned+0x3c>)
 8009cd0:	460c      	mov	r4, r1
 8009cd2:	6831      	ldr	r1, [r6, #0]
 8009cd4:	4605      	mov	r5, r0
 8009cd6:	b911      	cbnz	r1, 8009cde <sbrk_aligned+0x12>
 8009cd8:	f000 f9f2 	bl	800a0c0 <_sbrk_r>
 8009cdc:	6030      	str	r0, [r6, #0]
 8009cde:	4621      	mov	r1, r4
 8009ce0:	4628      	mov	r0, r5
 8009ce2:	f000 f9ed 	bl	800a0c0 <_sbrk_r>
 8009ce6:	1c43      	adds	r3, r0, #1
 8009ce8:	d00a      	beq.n	8009d00 <sbrk_aligned+0x34>
 8009cea:	1cc4      	adds	r4, r0, #3
 8009cec:	f024 0403 	bic.w	r4, r4, #3
 8009cf0:	42a0      	cmp	r0, r4
 8009cf2:	d007      	beq.n	8009d04 <sbrk_aligned+0x38>
 8009cf4:	1a21      	subs	r1, r4, r0
 8009cf6:	4628      	mov	r0, r5
 8009cf8:	f000 f9e2 	bl	800a0c0 <_sbrk_r>
 8009cfc:	3001      	adds	r0, #1
 8009cfe:	d101      	bne.n	8009d04 <sbrk_aligned+0x38>
 8009d00:	f04f 34ff 	mov.w	r4, #4294967295
 8009d04:	4620      	mov	r0, r4
 8009d06:	bd70      	pop	{r4, r5, r6, pc}
 8009d08:	20000534 	.word	0x20000534

08009d0c <_malloc_r>:
 8009d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d10:	1ccd      	adds	r5, r1, #3
 8009d12:	f025 0503 	bic.w	r5, r5, #3
 8009d16:	3508      	adds	r5, #8
 8009d18:	2d0c      	cmp	r5, #12
 8009d1a:	bf38      	it	cc
 8009d1c:	250c      	movcc	r5, #12
 8009d1e:	2d00      	cmp	r5, #0
 8009d20:	4607      	mov	r7, r0
 8009d22:	db01      	blt.n	8009d28 <_malloc_r+0x1c>
 8009d24:	42a9      	cmp	r1, r5
 8009d26:	d905      	bls.n	8009d34 <_malloc_r+0x28>
 8009d28:	230c      	movs	r3, #12
 8009d2a:	603b      	str	r3, [r7, #0]
 8009d2c:	2600      	movs	r6, #0
 8009d2e:	4630      	mov	r0, r6
 8009d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d34:	4e2e      	ldr	r6, [pc, #184]	; (8009df0 <_malloc_r+0xe4>)
 8009d36:	f000 fa3f 	bl	800a1b8 <__malloc_lock>
 8009d3a:	6833      	ldr	r3, [r6, #0]
 8009d3c:	461c      	mov	r4, r3
 8009d3e:	bb34      	cbnz	r4, 8009d8e <_malloc_r+0x82>
 8009d40:	4629      	mov	r1, r5
 8009d42:	4638      	mov	r0, r7
 8009d44:	f7ff ffc2 	bl	8009ccc <sbrk_aligned>
 8009d48:	1c43      	adds	r3, r0, #1
 8009d4a:	4604      	mov	r4, r0
 8009d4c:	d14d      	bne.n	8009dea <_malloc_r+0xde>
 8009d4e:	6834      	ldr	r4, [r6, #0]
 8009d50:	4626      	mov	r6, r4
 8009d52:	2e00      	cmp	r6, #0
 8009d54:	d140      	bne.n	8009dd8 <_malloc_r+0xcc>
 8009d56:	6823      	ldr	r3, [r4, #0]
 8009d58:	4631      	mov	r1, r6
 8009d5a:	4638      	mov	r0, r7
 8009d5c:	eb04 0803 	add.w	r8, r4, r3
 8009d60:	f000 f9ae 	bl	800a0c0 <_sbrk_r>
 8009d64:	4580      	cmp	r8, r0
 8009d66:	d13a      	bne.n	8009dde <_malloc_r+0xd2>
 8009d68:	6821      	ldr	r1, [r4, #0]
 8009d6a:	3503      	adds	r5, #3
 8009d6c:	1a6d      	subs	r5, r5, r1
 8009d6e:	f025 0503 	bic.w	r5, r5, #3
 8009d72:	3508      	adds	r5, #8
 8009d74:	2d0c      	cmp	r5, #12
 8009d76:	bf38      	it	cc
 8009d78:	250c      	movcc	r5, #12
 8009d7a:	4629      	mov	r1, r5
 8009d7c:	4638      	mov	r0, r7
 8009d7e:	f7ff ffa5 	bl	8009ccc <sbrk_aligned>
 8009d82:	3001      	adds	r0, #1
 8009d84:	d02b      	beq.n	8009dde <_malloc_r+0xd2>
 8009d86:	6823      	ldr	r3, [r4, #0]
 8009d88:	442b      	add	r3, r5
 8009d8a:	6023      	str	r3, [r4, #0]
 8009d8c:	e00e      	b.n	8009dac <_malloc_r+0xa0>
 8009d8e:	6822      	ldr	r2, [r4, #0]
 8009d90:	1b52      	subs	r2, r2, r5
 8009d92:	d41e      	bmi.n	8009dd2 <_malloc_r+0xc6>
 8009d94:	2a0b      	cmp	r2, #11
 8009d96:	d916      	bls.n	8009dc6 <_malloc_r+0xba>
 8009d98:	1961      	adds	r1, r4, r5
 8009d9a:	42a3      	cmp	r3, r4
 8009d9c:	6025      	str	r5, [r4, #0]
 8009d9e:	bf18      	it	ne
 8009da0:	6059      	strne	r1, [r3, #4]
 8009da2:	6863      	ldr	r3, [r4, #4]
 8009da4:	bf08      	it	eq
 8009da6:	6031      	streq	r1, [r6, #0]
 8009da8:	5162      	str	r2, [r4, r5]
 8009daa:	604b      	str	r3, [r1, #4]
 8009dac:	4638      	mov	r0, r7
 8009dae:	f104 060b 	add.w	r6, r4, #11
 8009db2:	f000 fa07 	bl	800a1c4 <__malloc_unlock>
 8009db6:	f026 0607 	bic.w	r6, r6, #7
 8009dba:	1d23      	adds	r3, r4, #4
 8009dbc:	1af2      	subs	r2, r6, r3
 8009dbe:	d0b6      	beq.n	8009d2e <_malloc_r+0x22>
 8009dc0:	1b9b      	subs	r3, r3, r6
 8009dc2:	50a3      	str	r3, [r4, r2]
 8009dc4:	e7b3      	b.n	8009d2e <_malloc_r+0x22>
 8009dc6:	6862      	ldr	r2, [r4, #4]
 8009dc8:	42a3      	cmp	r3, r4
 8009dca:	bf0c      	ite	eq
 8009dcc:	6032      	streq	r2, [r6, #0]
 8009dce:	605a      	strne	r2, [r3, #4]
 8009dd0:	e7ec      	b.n	8009dac <_malloc_r+0xa0>
 8009dd2:	4623      	mov	r3, r4
 8009dd4:	6864      	ldr	r4, [r4, #4]
 8009dd6:	e7b2      	b.n	8009d3e <_malloc_r+0x32>
 8009dd8:	4634      	mov	r4, r6
 8009dda:	6876      	ldr	r6, [r6, #4]
 8009ddc:	e7b9      	b.n	8009d52 <_malloc_r+0x46>
 8009dde:	230c      	movs	r3, #12
 8009de0:	603b      	str	r3, [r7, #0]
 8009de2:	4638      	mov	r0, r7
 8009de4:	f000 f9ee 	bl	800a1c4 <__malloc_unlock>
 8009de8:	e7a1      	b.n	8009d2e <_malloc_r+0x22>
 8009dea:	6025      	str	r5, [r4, #0]
 8009dec:	e7de      	b.n	8009dac <_malloc_r+0xa0>
 8009dee:	bf00      	nop
 8009df0:	20000530 	.word	0x20000530

08009df4 <__ssputs_r>:
 8009df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009df8:	688e      	ldr	r6, [r1, #8]
 8009dfa:	429e      	cmp	r6, r3
 8009dfc:	4682      	mov	sl, r0
 8009dfe:	460c      	mov	r4, r1
 8009e00:	4690      	mov	r8, r2
 8009e02:	461f      	mov	r7, r3
 8009e04:	d838      	bhi.n	8009e78 <__ssputs_r+0x84>
 8009e06:	898a      	ldrh	r2, [r1, #12]
 8009e08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009e0c:	d032      	beq.n	8009e74 <__ssputs_r+0x80>
 8009e0e:	6825      	ldr	r5, [r4, #0]
 8009e10:	6909      	ldr	r1, [r1, #16]
 8009e12:	eba5 0901 	sub.w	r9, r5, r1
 8009e16:	6965      	ldr	r5, [r4, #20]
 8009e18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e20:	3301      	adds	r3, #1
 8009e22:	444b      	add	r3, r9
 8009e24:	106d      	asrs	r5, r5, #1
 8009e26:	429d      	cmp	r5, r3
 8009e28:	bf38      	it	cc
 8009e2a:	461d      	movcc	r5, r3
 8009e2c:	0553      	lsls	r3, r2, #21
 8009e2e:	d531      	bpl.n	8009e94 <__ssputs_r+0xa0>
 8009e30:	4629      	mov	r1, r5
 8009e32:	f7ff ff6b 	bl	8009d0c <_malloc_r>
 8009e36:	4606      	mov	r6, r0
 8009e38:	b950      	cbnz	r0, 8009e50 <__ssputs_r+0x5c>
 8009e3a:	230c      	movs	r3, #12
 8009e3c:	f8ca 3000 	str.w	r3, [sl]
 8009e40:	89a3      	ldrh	r3, [r4, #12]
 8009e42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e46:	81a3      	strh	r3, [r4, #12]
 8009e48:	f04f 30ff 	mov.w	r0, #4294967295
 8009e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e50:	6921      	ldr	r1, [r4, #16]
 8009e52:	464a      	mov	r2, r9
 8009e54:	f7ff fa08 	bl	8009268 <memcpy>
 8009e58:	89a3      	ldrh	r3, [r4, #12]
 8009e5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009e5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e62:	81a3      	strh	r3, [r4, #12]
 8009e64:	6126      	str	r6, [r4, #16]
 8009e66:	6165      	str	r5, [r4, #20]
 8009e68:	444e      	add	r6, r9
 8009e6a:	eba5 0509 	sub.w	r5, r5, r9
 8009e6e:	6026      	str	r6, [r4, #0]
 8009e70:	60a5      	str	r5, [r4, #8]
 8009e72:	463e      	mov	r6, r7
 8009e74:	42be      	cmp	r6, r7
 8009e76:	d900      	bls.n	8009e7a <__ssputs_r+0x86>
 8009e78:	463e      	mov	r6, r7
 8009e7a:	6820      	ldr	r0, [r4, #0]
 8009e7c:	4632      	mov	r2, r6
 8009e7e:	4641      	mov	r1, r8
 8009e80:	f000 f980 	bl	800a184 <memmove>
 8009e84:	68a3      	ldr	r3, [r4, #8]
 8009e86:	1b9b      	subs	r3, r3, r6
 8009e88:	60a3      	str	r3, [r4, #8]
 8009e8a:	6823      	ldr	r3, [r4, #0]
 8009e8c:	4433      	add	r3, r6
 8009e8e:	6023      	str	r3, [r4, #0]
 8009e90:	2000      	movs	r0, #0
 8009e92:	e7db      	b.n	8009e4c <__ssputs_r+0x58>
 8009e94:	462a      	mov	r2, r5
 8009e96:	f000 f99b 	bl	800a1d0 <_realloc_r>
 8009e9a:	4606      	mov	r6, r0
 8009e9c:	2800      	cmp	r0, #0
 8009e9e:	d1e1      	bne.n	8009e64 <__ssputs_r+0x70>
 8009ea0:	6921      	ldr	r1, [r4, #16]
 8009ea2:	4650      	mov	r0, sl
 8009ea4:	f7ff fec6 	bl	8009c34 <_free_r>
 8009ea8:	e7c7      	b.n	8009e3a <__ssputs_r+0x46>
	...

08009eac <_svfiprintf_r>:
 8009eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb0:	4698      	mov	r8, r3
 8009eb2:	898b      	ldrh	r3, [r1, #12]
 8009eb4:	061b      	lsls	r3, r3, #24
 8009eb6:	b09d      	sub	sp, #116	; 0x74
 8009eb8:	4607      	mov	r7, r0
 8009eba:	460d      	mov	r5, r1
 8009ebc:	4614      	mov	r4, r2
 8009ebe:	d50e      	bpl.n	8009ede <_svfiprintf_r+0x32>
 8009ec0:	690b      	ldr	r3, [r1, #16]
 8009ec2:	b963      	cbnz	r3, 8009ede <_svfiprintf_r+0x32>
 8009ec4:	2140      	movs	r1, #64	; 0x40
 8009ec6:	f7ff ff21 	bl	8009d0c <_malloc_r>
 8009eca:	6028      	str	r0, [r5, #0]
 8009ecc:	6128      	str	r0, [r5, #16]
 8009ece:	b920      	cbnz	r0, 8009eda <_svfiprintf_r+0x2e>
 8009ed0:	230c      	movs	r3, #12
 8009ed2:	603b      	str	r3, [r7, #0]
 8009ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed8:	e0d1      	b.n	800a07e <_svfiprintf_r+0x1d2>
 8009eda:	2340      	movs	r3, #64	; 0x40
 8009edc:	616b      	str	r3, [r5, #20]
 8009ede:	2300      	movs	r3, #0
 8009ee0:	9309      	str	r3, [sp, #36]	; 0x24
 8009ee2:	2320      	movs	r3, #32
 8009ee4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ee8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009eec:	2330      	movs	r3, #48	; 0x30
 8009eee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a098 <_svfiprintf_r+0x1ec>
 8009ef2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009ef6:	f04f 0901 	mov.w	r9, #1
 8009efa:	4623      	mov	r3, r4
 8009efc:	469a      	mov	sl, r3
 8009efe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f02:	b10a      	cbz	r2, 8009f08 <_svfiprintf_r+0x5c>
 8009f04:	2a25      	cmp	r2, #37	; 0x25
 8009f06:	d1f9      	bne.n	8009efc <_svfiprintf_r+0x50>
 8009f08:	ebba 0b04 	subs.w	fp, sl, r4
 8009f0c:	d00b      	beq.n	8009f26 <_svfiprintf_r+0x7a>
 8009f0e:	465b      	mov	r3, fp
 8009f10:	4622      	mov	r2, r4
 8009f12:	4629      	mov	r1, r5
 8009f14:	4638      	mov	r0, r7
 8009f16:	f7ff ff6d 	bl	8009df4 <__ssputs_r>
 8009f1a:	3001      	adds	r0, #1
 8009f1c:	f000 80aa 	beq.w	800a074 <_svfiprintf_r+0x1c8>
 8009f20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f22:	445a      	add	r2, fp
 8009f24:	9209      	str	r2, [sp, #36]	; 0x24
 8009f26:	f89a 3000 	ldrb.w	r3, [sl]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	f000 80a2 	beq.w	800a074 <_svfiprintf_r+0x1c8>
 8009f30:	2300      	movs	r3, #0
 8009f32:	f04f 32ff 	mov.w	r2, #4294967295
 8009f36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f3a:	f10a 0a01 	add.w	sl, sl, #1
 8009f3e:	9304      	str	r3, [sp, #16]
 8009f40:	9307      	str	r3, [sp, #28]
 8009f42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f46:	931a      	str	r3, [sp, #104]	; 0x68
 8009f48:	4654      	mov	r4, sl
 8009f4a:	2205      	movs	r2, #5
 8009f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f50:	4851      	ldr	r0, [pc, #324]	; (800a098 <_svfiprintf_r+0x1ec>)
 8009f52:	f7f6 f955 	bl	8000200 <memchr>
 8009f56:	9a04      	ldr	r2, [sp, #16]
 8009f58:	b9d8      	cbnz	r0, 8009f92 <_svfiprintf_r+0xe6>
 8009f5a:	06d0      	lsls	r0, r2, #27
 8009f5c:	bf44      	itt	mi
 8009f5e:	2320      	movmi	r3, #32
 8009f60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f64:	0711      	lsls	r1, r2, #28
 8009f66:	bf44      	itt	mi
 8009f68:	232b      	movmi	r3, #43	; 0x2b
 8009f6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f6e:	f89a 3000 	ldrb.w	r3, [sl]
 8009f72:	2b2a      	cmp	r3, #42	; 0x2a
 8009f74:	d015      	beq.n	8009fa2 <_svfiprintf_r+0xf6>
 8009f76:	9a07      	ldr	r2, [sp, #28]
 8009f78:	4654      	mov	r4, sl
 8009f7a:	2000      	movs	r0, #0
 8009f7c:	f04f 0c0a 	mov.w	ip, #10
 8009f80:	4621      	mov	r1, r4
 8009f82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f86:	3b30      	subs	r3, #48	; 0x30
 8009f88:	2b09      	cmp	r3, #9
 8009f8a:	d94e      	bls.n	800a02a <_svfiprintf_r+0x17e>
 8009f8c:	b1b0      	cbz	r0, 8009fbc <_svfiprintf_r+0x110>
 8009f8e:	9207      	str	r2, [sp, #28]
 8009f90:	e014      	b.n	8009fbc <_svfiprintf_r+0x110>
 8009f92:	eba0 0308 	sub.w	r3, r0, r8
 8009f96:	fa09 f303 	lsl.w	r3, r9, r3
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	9304      	str	r3, [sp, #16]
 8009f9e:	46a2      	mov	sl, r4
 8009fa0:	e7d2      	b.n	8009f48 <_svfiprintf_r+0x9c>
 8009fa2:	9b03      	ldr	r3, [sp, #12]
 8009fa4:	1d19      	adds	r1, r3, #4
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	9103      	str	r1, [sp, #12]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	bfbb      	ittet	lt
 8009fae:	425b      	neglt	r3, r3
 8009fb0:	f042 0202 	orrlt.w	r2, r2, #2
 8009fb4:	9307      	strge	r3, [sp, #28]
 8009fb6:	9307      	strlt	r3, [sp, #28]
 8009fb8:	bfb8      	it	lt
 8009fba:	9204      	strlt	r2, [sp, #16]
 8009fbc:	7823      	ldrb	r3, [r4, #0]
 8009fbe:	2b2e      	cmp	r3, #46	; 0x2e
 8009fc0:	d10c      	bne.n	8009fdc <_svfiprintf_r+0x130>
 8009fc2:	7863      	ldrb	r3, [r4, #1]
 8009fc4:	2b2a      	cmp	r3, #42	; 0x2a
 8009fc6:	d135      	bne.n	800a034 <_svfiprintf_r+0x188>
 8009fc8:	9b03      	ldr	r3, [sp, #12]
 8009fca:	1d1a      	adds	r2, r3, #4
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	9203      	str	r2, [sp, #12]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	bfb8      	it	lt
 8009fd4:	f04f 33ff 	movlt.w	r3, #4294967295
 8009fd8:	3402      	adds	r4, #2
 8009fda:	9305      	str	r3, [sp, #20]
 8009fdc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a0a8 <_svfiprintf_r+0x1fc>
 8009fe0:	7821      	ldrb	r1, [r4, #0]
 8009fe2:	2203      	movs	r2, #3
 8009fe4:	4650      	mov	r0, sl
 8009fe6:	f7f6 f90b 	bl	8000200 <memchr>
 8009fea:	b140      	cbz	r0, 8009ffe <_svfiprintf_r+0x152>
 8009fec:	2340      	movs	r3, #64	; 0x40
 8009fee:	eba0 000a 	sub.w	r0, r0, sl
 8009ff2:	fa03 f000 	lsl.w	r0, r3, r0
 8009ff6:	9b04      	ldr	r3, [sp, #16]
 8009ff8:	4303      	orrs	r3, r0
 8009ffa:	3401      	adds	r4, #1
 8009ffc:	9304      	str	r3, [sp, #16]
 8009ffe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a002:	4826      	ldr	r0, [pc, #152]	; (800a09c <_svfiprintf_r+0x1f0>)
 800a004:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a008:	2206      	movs	r2, #6
 800a00a:	f7f6 f8f9 	bl	8000200 <memchr>
 800a00e:	2800      	cmp	r0, #0
 800a010:	d038      	beq.n	800a084 <_svfiprintf_r+0x1d8>
 800a012:	4b23      	ldr	r3, [pc, #140]	; (800a0a0 <_svfiprintf_r+0x1f4>)
 800a014:	bb1b      	cbnz	r3, 800a05e <_svfiprintf_r+0x1b2>
 800a016:	9b03      	ldr	r3, [sp, #12]
 800a018:	3307      	adds	r3, #7
 800a01a:	f023 0307 	bic.w	r3, r3, #7
 800a01e:	3308      	adds	r3, #8
 800a020:	9303      	str	r3, [sp, #12]
 800a022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a024:	4433      	add	r3, r6
 800a026:	9309      	str	r3, [sp, #36]	; 0x24
 800a028:	e767      	b.n	8009efa <_svfiprintf_r+0x4e>
 800a02a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a02e:	460c      	mov	r4, r1
 800a030:	2001      	movs	r0, #1
 800a032:	e7a5      	b.n	8009f80 <_svfiprintf_r+0xd4>
 800a034:	2300      	movs	r3, #0
 800a036:	3401      	adds	r4, #1
 800a038:	9305      	str	r3, [sp, #20]
 800a03a:	4619      	mov	r1, r3
 800a03c:	f04f 0c0a 	mov.w	ip, #10
 800a040:	4620      	mov	r0, r4
 800a042:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a046:	3a30      	subs	r2, #48	; 0x30
 800a048:	2a09      	cmp	r2, #9
 800a04a:	d903      	bls.n	800a054 <_svfiprintf_r+0x1a8>
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d0c5      	beq.n	8009fdc <_svfiprintf_r+0x130>
 800a050:	9105      	str	r1, [sp, #20]
 800a052:	e7c3      	b.n	8009fdc <_svfiprintf_r+0x130>
 800a054:	fb0c 2101 	mla	r1, ip, r1, r2
 800a058:	4604      	mov	r4, r0
 800a05a:	2301      	movs	r3, #1
 800a05c:	e7f0      	b.n	800a040 <_svfiprintf_r+0x194>
 800a05e:	ab03      	add	r3, sp, #12
 800a060:	9300      	str	r3, [sp, #0]
 800a062:	462a      	mov	r2, r5
 800a064:	4b0f      	ldr	r3, [pc, #60]	; (800a0a4 <_svfiprintf_r+0x1f8>)
 800a066:	a904      	add	r1, sp, #16
 800a068:	4638      	mov	r0, r7
 800a06a:	f7fc fa47 	bl	80064fc <_printf_float>
 800a06e:	1c42      	adds	r2, r0, #1
 800a070:	4606      	mov	r6, r0
 800a072:	d1d6      	bne.n	800a022 <_svfiprintf_r+0x176>
 800a074:	89ab      	ldrh	r3, [r5, #12]
 800a076:	065b      	lsls	r3, r3, #25
 800a078:	f53f af2c 	bmi.w	8009ed4 <_svfiprintf_r+0x28>
 800a07c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a07e:	b01d      	add	sp, #116	; 0x74
 800a080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a084:	ab03      	add	r3, sp, #12
 800a086:	9300      	str	r3, [sp, #0]
 800a088:	462a      	mov	r2, r5
 800a08a:	4b06      	ldr	r3, [pc, #24]	; (800a0a4 <_svfiprintf_r+0x1f8>)
 800a08c:	a904      	add	r1, sp, #16
 800a08e:	4638      	mov	r0, r7
 800a090:	f7fc fcd8 	bl	8006a44 <_printf_i>
 800a094:	e7eb      	b.n	800a06e <_svfiprintf_r+0x1c2>
 800a096:	bf00      	nop
 800a098:	0800cbac 	.word	0x0800cbac
 800a09c:	0800cbb6 	.word	0x0800cbb6
 800a0a0:	080064fd 	.word	0x080064fd
 800a0a4:	08009df5 	.word	0x08009df5
 800a0a8:	0800cbb2 	.word	0x0800cbb2
 800a0ac:	00000000 	.word	0x00000000

0800a0b0 <nan>:
 800a0b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a0b8 <nan+0x8>
 800a0b4:	4770      	bx	lr
 800a0b6:	bf00      	nop
 800a0b8:	00000000 	.word	0x00000000
 800a0bc:	7ff80000 	.word	0x7ff80000

0800a0c0 <_sbrk_r>:
 800a0c0:	b538      	push	{r3, r4, r5, lr}
 800a0c2:	4d06      	ldr	r5, [pc, #24]	; (800a0dc <_sbrk_r+0x1c>)
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	4604      	mov	r4, r0
 800a0c8:	4608      	mov	r0, r1
 800a0ca:	602b      	str	r3, [r5, #0]
 800a0cc:	f7f7 fa2c 	bl	8001528 <_sbrk>
 800a0d0:	1c43      	adds	r3, r0, #1
 800a0d2:	d102      	bne.n	800a0da <_sbrk_r+0x1a>
 800a0d4:	682b      	ldr	r3, [r5, #0]
 800a0d6:	b103      	cbz	r3, 800a0da <_sbrk_r+0x1a>
 800a0d8:	6023      	str	r3, [r4, #0]
 800a0da:	bd38      	pop	{r3, r4, r5, pc}
 800a0dc:	20000538 	.word	0x20000538

0800a0e0 <strncmp>:
 800a0e0:	b510      	push	{r4, lr}
 800a0e2:	b17a      	cbz	r2, 800a104 <strncmp+0x24>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	3901      	subs	r1, #1
 800a0e8:	1884      	adds	r4, r0, r2
 800a0ea:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a0ee:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a0f2:	4290      	cmp	r0, r2
 800a0f4:	d101      	bne.n	800a0fa <strncmp+0x1a>
 800a0f6:	42a3      	cmp	r3, r4
 800a0f8:	d101      	bne.n	800a0fe <strncmp+0x1e>
 800a0fa:	1a80      	subs	r0, r0, r2
 800a0fc:	bd10      	pop	{r4, pc}
 800a0fe:	2800      	cmp	r0, #0
 800a100:	d1f3      	bne.n	800a0ea <strncmp+0xa>
 800a102:	e7fa      	b.n	800a0fa <strncmp+0x1a>
 800a104:	4610      	mov	r0, r2
 800a106:	e7f9      	b.n	800a0fc <strncmp+0x1c>

0800a108 <__ascii_wctomb>:
 800a108:	b149      	cbz	r1, 800a11e <__ascii_wctomb+0x16>
 800a10a:	2aff      	cmp	r2, #255	; 0xff
 800a10c:	bf85      	ittet	hi
 800a10e:	238a      	movhi	r3, #138	; 0x8a
 800a110:	6003      	strhi	r3, [r0, #0]
 800a112:	700a      	strbls	r2, [r1, #0]
 800a114:	f04f 30ff 	movhi.w	r0, #4294967295
 800a118:	bf98      	it	ls
 800a11a:	2001      	movls	r0, #1
 800a11c:	4770      	bx	lr
 800a11e:	4608      	mov	r0, r1
 800a120:	4770      	bx	lr
	...

0800a124 <__assert_func>:
 800a124:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a126:	4614      	mov	r4, r2
 800a128:	461a      	mov	r2, r3
 800a12a:	4b09      	ldr	r3, [pc, #36]	; (800a150 <__assert_func+0x2c>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4605      	mov	r5, r0
 800a130:	68d8      	ldr	r0, [r3, #12]
 800a132:	b14c      	cbz	r4, 800a148 <__assert_func+0x24>
 800a134:	4b07      	ldr	r3, [pc, #28]	; (800a154 <__assert_func+0x30>)
 800a136:	9100      	str	r1, [sp, #0]
 800a138:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a13c:	4906      	ldr	r1, [pc, #24]	; (800a158 <__assert_func+0x34>)
 800a13e:	462b      	mov	r3, r5
 800a140:	f000 f80e 	bl	800a160 <fiprintf>
 800a144:	f000 fa8c 	bl	800a660 <abort>
 800a148:	4b04      	ldr	r3, [pc, #16]	; (800a15c <__assert_func+0x38>)
 800a14a:	461c      	mov	r4, r3
 800a14c:	e7f3      	b.n	800a136 <__assert_func+0x12>
 800a14e:	bf00      	nop
 800a150:	20000088 	.word	0x20000088
 800a154:	0800cbbd 	.word	0x0800cbbd
 800a158:	0800cbca 	.word	0x0800cbca
 800a15c:	0800cbf8 	.word	0x0800cbf8

0800a160 <fiprintf>:
 800a160:	b40e      	push	{r1, r2, r3}
 800a162:	b503      	push	{r0, r1, lr}
 800a164:	4601      	mov	r1, r0
 800a166:	ab03      	add	r3, sp, #12
 800a168:	4805      	ldr	r0, [pc, #20]	; (800a180 <fiprintf+0x20>)
 800a16a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a16e:	6800      	ldr	r0, [r0, #0]
 800a170:	9301      	str	r3, [sp, #4]
 800a172:	f000 f885 	bl	800a280 <_vfiprintf_r>
 800a176:	b002      	add	sp, #8
 800a178:	f85d eb04 	ldr.w	lr, [sp], #4
 800a17c:	b003      	add	sp, #12
 800a17e:	4770      	bx	lr
 800a180:	20000088 	.word	0x20000088

0800a184 <memmove>:
 800a184:	4288      	cmp	r0, r1
 800a186:	b510      	push	{r4, lr}
 800a188:	eb01 0402 	add.w	r4, r1, r2
 800a18c:	d902      	bls.n	800a194 <memmove+0x10>
 800a18e:	4284      	cmp	r4, r0
 800a190:	4623      	mov	r3, r4
 800a192:	d807      	bhi.n	800a1a4 <memmove+0x20>
 800a194:	1e43      	subs	r3, r0, #1
 800a196:	42a1      	cmp	r1, r4
 800a198:	d008      	beq.n	800a1ac <memmove+0x28>
 800a19a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a19e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1a2:	e7f8      	b.n	800a196 <memmove+0x12>
 800a1a4:	4402      	add	r2, r0
 800a1a6:	4601      	mov	r1, r0
 800a1a8:	428a      	cmp	r2, r1
 800a1aa:	d100      	bne.n	800a1ae <memmove+0x2a>
 800a1ac:	bd10      	pop	{r4, pc}
 800a1ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a1b6:	e7f7      	b.n	800a1a8 <memmove+0x24>

0800a1b8 <__malloc_lock>:
 800a1b8:	4801      	ldr	r0, [pc, #4]	; (800a1c0 <__malloc_lock+0x8>)
 800a1ba:	f000 bc11 	b.w	800a9e0 <__retarget_lock_acquire_recursive>
 800a1be:	bf00      	nop
 800a1c0:	2000053c 	.word	0x2000053c

0800a1c4 <__malloc_unlock>:
 800a1c4:	4801      	ldr	r0, [pc, #4]	; (800a1cc <__malloc_unlock+0x8>)
 800a1c6:	f000 bc0c 	b.w	800a9e2 <__retarget_lock_release_recursive>
 800a1ca:	bf00      	nop
 800a1cc:	2000053c 	.word	0x2000053c

0800a1d0 <_realloc_r>:
 800a1d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1d4:	4680      	mov	r8, r0
 800a1d6:	4614      	mov	r4, r2
 800a1d8:	460e      	mov	r6, r1
 800a1da:	b921      	cbnz	r1, 800a1e6 <_realloc_r+0x16>
 800a1dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1e0:	4611      	mov	r1, r2
 800a1e2:	f7ff bd93 	b.w	8009d0c <_malloc_r>
 800a1e6:	b92a      	cbnz	r2, 800a1f4 <_realloc_r+0x24>
 800a1e8:	f7ff fd24 	bl	8009c34 <_free_r>
 800a1ec:	4625      	mov	r5, r4
 800a1ee:	4628      	mov	r0, r5
 800a1f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1f4:	f000 fc5c 	bl	800aab0 <_malloc_usable_size_r>
 800a1f8:	4284      	cmp	r4, r0
 800a1fa:	4607      	mov	r7, r0
 800a1fc:	d802      	bhi.n	800a204 <_realloc_r+0x34>
 800a1fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a202:	d812      	bhi.n	800a22a <_realloc_r+0x5a>
 800a204:	4621      	mov	r1, r4
 800a206:	4640      	mov	r0, r8
 800a208:	f7ff fd80 	bl	8009d0c <_malloc_r>
 800a20c:	4605      	mov	r5, r0
 800a20e:	2800      	cmp	r0, #0
 800a210:	d0ed      	beq.n	800a1ee <_realloc_r+0x1e>
 800a212:	42bc      	cmp	r4, r7
 800a214:	4622      	mov	r2, r4
 800a216:	4631      	mov	r1, r6
 800a218:	bf28      	it	cs
 800a21a:	463a      	movcs	r2, r7
 800a21c:	f7ff f824 	bl	8009268 <memcpy>
 800a220:	4631      	mov	r1, r6
 800a222:	4640      	mov	r0, r8
 800a224:	f7ff fd06 	bl	8009c34 <_free_r>
 800a228:	e7e1      	b.n	800a1ee <_realloc_r+0x1e>
 800a22a:	4635      	mov	r5, r6
 800a22c:	e7df      	b.n	800a1ee <_realloc_r+0x1e>

0800a22e <__sfputc_r>:
 800a22e:	6893      	ldr	r3, [r2, #8]
 800a230:	3b01      	subs	r3, #1
 800a232:	2b00      	cmp	r3, #0
 800a234:	b410      	push	{r4}
 800a236:	6093      	str	r3, [r2, #8]
 800a238:	da08      	bge.n	800a24c <__sfputc_r+0x1e>
 800a23a:	6994      	ldr	r4, [r2, #24]
 800a23c:	42a3      	cmp	r3, r4
 800a23e:	db01      	blt.n	800a244 <__sfputc_r+0x16>
 800a240:	290a      	cmp	r1, #10
 800a242:	d103      	bne.n	800a24c <__sfputc_r+0x1e>
 800a244:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a248:	f000 b94a 	b.w	800a4e0 <__swbuf_r>
 800a24c:	6813      	ldr	r3, [r2, #0]
 800a24e:	1c58      	adds	r0, r3, #1
 800a250:	6010      	str	r0, [r2, #0]
 800a252:	7019      	strb	r1, [r3, #0]
 800a254:	4608      	mov	r0, r1
 800a256:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a25a:	4770      	bx	lr

0800a25c <__sfputs_r>:
 800a25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a25e:	4606      	mov	r6, r0
 800a260:	460f      	mov	r7, r1
 800a262:	4614      	mov	r4, r2
 800a264:	18d5      	adds	r5, r2, r3
 800a266:	42ac      	cmp	r4, r5
 800a268:	d101      	bne.n	800a26e <__sfputs_r+0x12>
 800a26a:	2000      	movs	r0, #0
 800a26c:	e007      	b.n	800a27e <__sfputs_r+0x22>
 800a26e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a272:	463a      	mov	r2, r7
 800a274:	4630      	mov	r0, r6
 800a276:	f7ff ffda 	bl	800a22e <__sfputc_r>
 800a27a:	1c43      	adds	r3, r0, #1
 800a27c:	d1f3      	bne.n	800a266 <__sfputs_r+0xa>
 800a27e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a280 <_vfiprintf_r>:
 800a280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a284:	460d      	mov	r5, r1
 800a286:	b09d      	sub	sp, #116	; 0x74
 800a288:	4614      	mov	r4, r2
 800a28a:	4698      	mov	r8, r3
 800a28c:	4606      	mov	r6, r0
 800a28e:	b118      	cbz	r0, 800a298 <_vfiprintf_r+0x18>
 800a290:	6983      	ldr	r3, [r0, #24]
 800a292:	b90b      	cbnz	r3, 800a298 <_vfiprintf_r+0x18>
 800a294:	f000 fb06 	bl	800a8a4 <__sinit>
 800a298:	4b89      	ldr	r3, [pc, #548]	; (800a4c0 <_vfiprintf_r+0x240>)
 800a29a:	429d      	cmp	r5, r3
 800a29c:	d11b      	bne.n	800a2d6 <_vfiprintf_r+0x56>
 800a29e:	6875      	ldr	r5, [r6, #4]
 800a2a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a2a2:	07d9      	lsls	r1, r3, #31
 800a2a4:	d405      	bmi.n	800a2b2 <_vfiprintf_r+0x32>
 800a2a6:	89ab      	ldrh	r3, [r5, #12]
 800a2a8:	059a      	lsls	r2, r3, #22
 800a2aa:	d402      	bmi.n	800a2b2 <_vfiprintf_r+0x32>
 800a2ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a2ae:	f000 fb97 	bl	800a9e0 <__retarget_lock_acquire_recursive>
 800a2b2:	89ab      	ldrh	r3, [r5, #12]
 800a2b4:	071b      	lsls	r3, r3, #28
 800a2b6:	d501      	bpl.n	800a2bc <_vfiprintf_r+0x3c>
 800a2b8:	692b      	ldr	r3, [r5, #16]
 800a2ba:	b9eb      	cbnz	r3, 800a2f8 <_vfiprintf_r+0x78>
 800a2bc:	4629      	mov	r1, r5
 800a2be:	4630      	mov	r0, r6
 800a2c0:	f000 f960 	bl	800a584 <__swsetup_r>
 800a2c4:	b1c0      	cbz	r0, 800a2f8 <_vfiprintf_r+0x78>
 800a2c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a2c8:	07dc      	lsls	r4, r3, #31
 800a2ca:	d50e      	bpl.n	800a2ea <_vfiprintf_r+0x6a>
 800a2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2d0:	b01d      	add	sp, #116	; 0x74
 800a2d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2d6:	4b7b      	ldr	r3, [pc, #492]	; (800a4c4 <_vfiprintf_r+0x244>)
 800a2d8:	429d      	cmp	r5, r3
 800a2da:	d101      	bne.n	800a2e0 <_vfiprintf_r+0x60>
 800a2dc:	68b5      	ldr	r5, [r6, #8]
 800a2de:	e7df      	b.n	800a2a0 <_vfiprintf_r+0x20>
 800a2e0:	4b79      	ldr	r3, [pc, #484]	; (800a4c8 <_vfiprintf_r+0x248>)
 800a2e2:	429d      	cmp	r5, r3
 800a2e4:	bf08      	it	eq
 800a2e6:	68f5      	ldreq	r5, [r6, #12]
 800a2e8:	e7da      	b.n	800a2a0 <_vfiprintf_r+0x20>
 800a2ea:	89ab      	ldrh	r3, [r5, #12]
 800a2ec:	0598      	lsls	r0, r3, #22
 800a2ee:	d4ed      	bmi.n	800a2cc <_vfiprintf_r+0x4c>
 800a2f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a2f2:	f000 fb76 	bl	800a9e2 <__retarget_lock_release_recursive>
 800a2f6:	e7e9      	b.n	800a2cc <_vfiprintf_r+0x4c>
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	9309      	str	r3, [sp, #36]	; 0x24
 800a2fc:	2320      	movs	r3, #32
 800a2fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a302:	f8cd 800c 	str.w	r8, [sp, #12]
 800a306:	2330      	movs	r3, #48	; 0x30
 800a308:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a4cc <_vfiprintf_r+0x24c>
 800a30c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a310:	f04f 0901 	mov.w	r9, #1
 800a314:	4623      	mov	r3, r4
 800a316:	469a      	mov	sl, r3
 800a318:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a31c:	b10a      	cbz	r2, 800a322 <_vfiprintf_r+0xa2>
 800a31e:	2a25      	cmp	r2, #37	; 0x25
 800a320:	d1f9      	bne.n	800a316 <_vfiprintf_r+0x96>
 800a322:	ebba 0b04 	subs.w	fp, sl, r4
 800a326:	d00b      	beq.n	800a340 <_vfiprintf_r+0xc0>
 800a328:	465b      	mov	r3, fp
 800a32a:	4622      	mov	r2, r4
 800a32c:	4629      	mov	r1, r5
 800a32e:	4630      	mov	r0, r6
 800a330:	f7ff ff94 	bl	800a25c <__sfputs_r>
 800a334:	3001      	adds	r0, #1
 800a336:	f000 80aa 	beq.w	800a48e <_vfiprintf_r+0x20e>
 800a33a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a33c:	445a      	add	r2, fp
 800a33e:	9209      	str	r2, [sp, #36]	; 0x24
 800a340:	f89a 3000 	ldrb.w	r3, [sl]
 800a344:	2b00      	cmp	r3, #0
 800a346:	f000 80a2 	beq.w	800a48e <_vfiprintf_r+0x20e>
 800a34a:	2300      	movs	r3, #0
 800a34c:	f04f 32ff 	mov.w	r2, #4294967295
 800a350:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a354:	f10a 0a01 	add.w	sl, sl, #1
 800a358:	9304      	str	r3, [sp, #16]
 800a35a:	9307      	str	r3, [sp, #28]
 800a35c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a360:	931a      	str	r3, [sp, #104]	; 0x68
 800a362:	4654      	mov	r4, sl
 800a364:	2205      	movs	r2, #5
 800a366:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a36a:	4858      	ldr	r0, [pc, #352]	; (800a4cc <_vfiprintf_r+0x24c>)
 800a36c:	f7f5 ff48 	bl	8000200 <memchr>
 800a370:	9a04      	ldr	r2, [sp, #16]
 800a372:	b9d8      	cbnz	r0, 800a3ac <_vfiprintf_r+0x12c>
 800a374:	06d1      	lsls	r1, r2, #27
 800a376:	bf44      	itt	mi
 800a378:	2320      	movmi	r3, #32
 800a37a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a37e:	0713      	lsls	r3, r2, #28
 800a380:	bf44      	itt	mi
 800a382:	232b      	movmi	r3, #43	; 0x2b
 800a384:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a388:	f89a 3000 	ldrb.w	r3, [sl]
 800a38c:	2b2a      	cmp	r3, #42	; 0x2a
 800a38e:	d015      	beq.n	800a3bc <_vfiprintf_r+0x13c>
 800a390:	9a07      	ldr	r2, [sp, #28]
 800a392:	4654      	mov	r4, sl
 800a394:	2000      	movs	r0, #0
 800a396:	f04f 0c0a 	mov.w	ip, #10
 800a39a:	4621      	mov	r1, r4
 800a39c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3a0:	3b30      	subs	r3, #48	; 0x30
 800a3a2:	2b09      	cmp	r3, #9
 800a3a4:	d94e      	bls.n	800a444 <_vfiprintf_r+0x1c4>
 800a3a6:	b1b0      	cbz	r0, 800a3d6 <_vfiprintf_r+0x156>
 800a3a8:	9207      	str	r2, [sp, #28]
 800a3aa:	e014      	b.n	800a3d6 <_vfiprintf_r+0x156>
 800a3ac:	eba0 0308 	sub.w	r3, r0, r8
 800a3b0:	fa09 f303 	lsl.w	r3, r9, r3
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	9304      	str	r3, [sp, #16]
 800a3b8:	46a2      	mov	sl, r4
 800a3ba:	e7d2      	b.n	800a362 <_vfiprintf_r+0xe2>
 800a3bc:	9b03      	ldr	r3, [sp, #12]
 800a3be:	1d19      	adds	r1, r3, #4
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	9103      	str	r1, [sp, #12]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	bfbb      	ittet	lt
 800a3c8:	425b      	neglt	r3, r3
 800a3ca:	f042 0202 	orrlt.w	r2, r2, #2
 800a3ce:	9307      	strge	r3, [sp, #28]
 800a3d0:	9307      	strlt	r3, [sp, #28]
 800a3d2:	bfb8      	it	lt
 800a3d4:	9204      	strlt	r2, [sp, #16]
 800a3d6:	7823      	ldrb	r3, [r4, #0]
 800a3d8:	2b2e      	cmp	r3, #46	; 0x2e
 800a3da:	d10c      	bne.n	800a3f6 <_vfiprintf_r+0x176>
 800a3dc:	7863      	ldrb	r3, [r4, #1]
 800a3de:	2b2a      	cmp	r3, #42	; 0x2a
 800a3e0:	d135      	bne.n	800a44e <_vfiprintf_r+0x1ce>
 800a3e2:	9b03      	ldr	r3, [sp, #12]
 800a3e4:	1d1a      	adds	r2, r3, #4
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	9203      	str	r2, [sp, #12]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	bfb8      	it	lt
 800a3ee:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3f2:	3402      	adds	r4, #2
 800a3f4:	9305      	str	r3, [sp, #20]
 800a3f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a4dc <_vfiprintf_r+0x25c>
 800a3fa:	7821      	ldrb	r1, [r4, #0]
 800a3fc:	2203      	movs	r2, #3
 800a3fe:	4650      	mov	r0, sl
 800a400:	f7f5 fefe 	bl	8000200 <memchr>
 800a404:	b140      	cbz	r0, 800a418 <_vfiprintf_r+0x198>
 800a406:	2340      	movs	r3, #64	; 0x40
 800a408:	eba0 000a 	sub.w	r0, r0, sl
 800a40c:	fa03 f000 	lsl.w	r0, r3, r0
 800a410:	9b04      	ldr	r3, [sp, #16]
 800a412:	4303      	orrs	r3, r0
 800a414:	3401      	adds	r4, #1
 800a416:	9304      	str	r3, [sp, #16]
 800a418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a41c:	482c      	ldr	r0, [pc, #176]	; (800a4d0 <_vfiprintf_r+0x250>)
 800a41e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a422:	2206      	movs	r2, #6
 800a424:	f7f5 feec 	bl	8000200 <memchr>
 800a428:	2800      	cmp	r0, #0
 800a42a:	d03f      	beq.n	800a4ac <_vfiprintf_r+0x22c>
 800a42c:	4b29      	ldr	r3, [pc, #164]	; (800a4d4 <_vfiprintf_r+0x254>)
 800a42e:	bb1b      	cbnz	r3, 800a478 <_vfiprintf_r+0x1f8>
 800a430:	9b03      	ldr	r3, [sp, #12]
 800a432:	3307      	adds	r3, #7
 800a434:	f023 0307 	bic.w	r3, r3, #7
 800a438:	3308      	adds	r3, #8
 800a43a:	9303      	str	r3, [sp, #12]
 800a43c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a43e:	443b      	add	r3, r7
 800a440:	9309      	str	r3, [sp, #36]	; 0x24
 800a442:	e767      	b.n	800a314 <_vfiprintf_r+0x94>
 800a444:	fb0c 3202 	mla	r2, ip, r2, r3
 800a448:	460c      	mov	r4, r1
 800a44a:	2001      	movs	r0, #1
 800a44c:	e7a5      	b.n	800a39a <_vfiprintf_r+0x11a>
 800a44e:	2300      	movs	r3, #0
 800a450:	3401      	adds	r4, #1
 800a452:	9305      	str	r3, [sp, #20]
 800a454:	4619      	mov	r1, r3
 800a456:	f04f 0c0a 	mov.w	ip, #10
 800a45a:	4620      	mov	r0, r4
 800a45c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a460:	3a30      	subs	r2, #48	; 0x30
 800a462:	2a09      	cmp	r2, #9
 800a464:	d903      	bls.n	800a46e <_vfiprintf_r+0x1ee>
 800a466:	2b00      	cmp	r3, #0
 800a468:	d0c5      	beq.n	800a3f6 <_vfiprintf_r+0x176>
 800a46a:	9105      	str	r1, [sp, #20]
 800a46c:	e7c3      	b.n	800a3f6 <_vfiprintf_r+0x176>
 800a46e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a472:	4604      	mov	r4, r0
 800a474:	2301      	movs	r3, #1
 800a476:	e7f0      	b.n	800a45a <_vfiprintf_r+0x1da>
 800a478:	ab03      	add	r3, sp, #12
 800a47a:	9300      	str	r3, [sp, #0]
 800a47c:	462a      	mov	r2, r5
 800a47e:	4b16      	ldr	r3, [pc, #88]	; (800a4d8 <_vfiprintf_r+0x258>)
 800a480:	a904      	add	r1, sp, #16
 800a482:	4630      	mov	r0, r6
 800a484:	f7fc f83a 	bl	80064fc <_printf_float>
 800a488:	4607      	mov	r7, r0
 800a48a:	1c78      	adds	r0, r7, #1
 800a48c:	d1d6      	bne.n	800a43c <_vfiprintf_r+0x1bc>
 800a48e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a490:	07d9      	lsls	r1, r3, #31
 800a492:	d405      	bmi.n	800a4a0 <_vfiprintf_r+0x220>
 800a494:	89ab      	ldrh	r3, [r5, #12]
 800a496:	059a      	lsls	r2, r3, #22
 800a498:	d402      	bmi.n	800a4a0 <_vfiprintf_r+0x220>
 800a49a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a49c:	f000 faa1 	bl	800a9e2 <__retarget_lock_release_recursive>
 800a4a0:	89ab      	ldrh	r3, [r5, #12]
 800a4a2:	065b      	lsls	r3, r3, #25
 800a4a4:	f53f af12 	bmi.w	800a2cc <_vfiprintf_r+0x4c>
 800a4a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4aa:	e711      	b.n	800a2d0 <_vfiprintf_r+0x50>
 800a4ac:	ab03      	add	r3, sp, #12
 800a4ae:	9300      	str	r3, [sp, #0]
 800a4b0:	462a      	mov	r2, r5
 800a4b2:	4b09      	ldr	r3, [pc, #36]	; (800a4d8 <_vfiprintf_r+0x258>)
 800a4b4:	a904      	add	r1, sp, #16
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	f7fc fac4 	bl	8006a44 <_printf_i>
 800a4bc:	e7e4      	b.n	800a488 <_vfiprintf_r+0x208>
 800a4be:	bf00      	nop
 800a4c0:	0800cc1c 	.word	0x0800cc1c
 800a4c4:	0800cc3c 	.word	0x0800cc3c
 800a4c8:	0800cbfc 	.word	0x0800cbfc
 800a4cc:	0800cbac 	.word	0x0800cbac
 800a4d0:	0800cbb6 	.word	0x0800cbb6
 800a4d4:	080064fd 	.word	0x080064fd
 800a4d8:	0800a25d 	.word	0x0800a25d
 800a4dc:	0800cbb2 	.word	0x0800cbb2

0800a4e0 <__swbuf_r>:
 800a4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4e2:	460e      	mov	r6, r1
 800a4e4:	4614      	mov	r4, r2
 800a4e6:	4605      	mov	r5, r0
 800a4e8:	b118      	cbz	r0, 800a4f2 <__swbuf_r+0x12>
 800a4ea:	6983      	ldr	r3, [r0, #24]
 800a4ec:	b90b      	cbnz	r3, 800a4f2 <__swbuf_r+0x12>
 800a4ee:	f000 f9d9 	bl	800a8a4 <__sinit>
 800a4f2:	4b21      	ldr	r3, [pc, #132]	; (800a578 <__swbuf_r+0x98>)
 800a4f4:	429c      	cmp	r4, r3
 800a4f6:	d12b      	bne.n	800a550 <__swbuf_r+0x70>
 800a4f8:	686c      	ldr	r4, [r5, #4]
 800a4fa:	69a3      	ldr	r3, [r4, #24]
 800a4fc:	60a3      	str	r3, [r4, #8]
 800a4fe:	89a3      	ldrh	r3, [r4, #12]
 800a500:	071a      	lsls	r2, r3, #28
 800a502:	d52f      	bpl.n	800a564 <__swbuf_r+0x84>
 800a504:	6923      	ldr	r3, [r4, #16]
 800a506:	b36b      	cbz	r3, 800a564 <__swbuf_r+0x84>
 800a508:	6923      	ldr	r3, [r4, #16]
 800a50a:	6820      	ldr	r0, [r4, #0]
 800a50c:	1ac0      	subs	r0, r0, r3
 800a50e:	6963      	ldr	r3, [r4, #20]
 800a510:	b2f6      	uxtb	r6, r6
 800a512:	4283      	cmp	r3, r0
 800a514:	4637      	mov	r7, r6
 800a516:	dc04      	bgt.n	800a522 <__swbuf_r+0x42>
 800a518:	4621      	mov	r1, r4
 800a51a:	4628      	mov	r0, r5
 800a51c:	f000 f92e 	bl	800a77c <_fflush_r>
 800a520:	bb30      	cbnz	r0, 800a570 <__swbuf_r+0x90>
 800a522:	68a3      	ldr	r3, [r4, #8]
 800a524:	3b01      	subs	r3, #1
 800a526:	60a3      	str	r3, [r4, #8]
 800a528:	6823      	ldr	r3, [r4, #0]
 800a52a:	1c5a      	adds	r2, r3, #1
 800a52c:	6022      	str	r2, [r4, #0]
 800a52e:	701e      	strb	r6, [r3, #0]
 800a530:	6963      	ldr	r3, [r4, #20]
 800a532:	3001      	adds	r0, #1
 800a534:	4283      	cmp	r3, r0
 800a536:	d004      	beq.n	800a542 <__swbuf_r+0x62>
 800a538:	89a3      	ldrh	r3, [r4, #12]
 800a53a:	07db      	lsls	r3, r3, #31
 800a53c:	d506      	bpl.n	800a54c <__swbuf_r+0x6c>
 800a53e:	2e0a      	cmp	r6, #10
 800a540:	d104      	bne.n	800a54c <__swbuf_r+0x6c>
 800a542:	4621      	mov	r1, r4
 800a544:	4628      	mov	r0, r5
 800a546:	f000 f919 	bl	800a77c <_fflush_r>
 800a54a:	b988      	cbnz	r0, 800a570 <__swbuf_r+0x90>
 800a54c:	4638      	mov	r0, r7
 800a54e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a550:	4b0a      	ldr	r3, [pc, #40]	; (800a57c <__swbuf_r+0x9c>)
 800a552:	429c      	cmp	r4, r3
 800a554:	d101      	bne.n	800a55a <__swbuf_r+0x7a>
 800a556:	68ac      	ldr	r4, [r5, #8]
 800a558:	e7cf      	b.n	800a4fa <__swbuf_r+0x1a>
 800a55a:	4b09      	ldr	r3, [pc, #36]	; (800a580 <__swbuf_r+0xa0>)
 800a55c:	429c      	cmp	r4, r3
 800a55e:	bf08      	it	eq
 800a560:	68ec      	ldreq	r4, [r5, #12]
 800a562:	e7ca      	b.n	800a4fa <__swbuf_r+0x1a>
 800a564:	4621      	mov	r1, r4
 800a566:	4628      	mov	r0, r5
 800a568:	f000 f80c 	bl	800a584 <__swsetup_r>
 800a56c:	2800      	cmp	r0, #0
 800a56e:	d0cb      	beq.n	800a508 <__swbuf_r+0x28>
 800a570:	f04f 37ff 	mov.w	r7, #4294967295
 800a574:	e7ea      	b.n	800a54c <__swbuf_r+0x6c>
 800a576:	bf00      	nop
 800a578:	0800cc1c 	.word	0x0800cc1c
 800a57c:	0800cc3c 	.word	0x0800cc3c
 800a580:	0800cbfc 	.word	0x0800cbfc

0800a584 <__swsetup_r>:
 800a584:	4b32      	ldr	r3, [pc, #200]	; (800a650 <__swsetup_r+0xcc>)
 800a586:	b570      	push	{r4, r5, r6, lr}
 800a588:	681d      	ldr	r5, [r3, #0]
 800a58a:	4606      	mov	r6, r0
 800a58c:	460c      	mov	r4, r1
 800a58e:	b125      	cbz	r5, 800a59a <__swsetup_r+0x16>
 800a590:	69ab      	ldr	r3, [r5, #24]
 800a592:	b913      	cbnz	r3, 800a59a <__swsetup_r+0x16>
 800a594:	4628      	mov	r0, r5
 800a596:	f000 f985 	bl	800a8a4 <__sinit>
 800a59a:	4b2e      	ldr	r3, [pc, #184]	; (800a654 <__swsetup_r+0xd0>)
 800a59c:	429c      	cmp	r4, r3
 800a59e:	d10f      	bne.n	800a5c0 <__swsetup_r+0x3c>
 800a5a0:	686c      	ldr	r4, [r5, #4]
 800a5a2:	89a3      	ldrh	r3, [r4, #12]
 800a5a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5a8:	0719      	lsls	r1, r3, #28
 800a5aa:	d42c      	bmi.n	800a606 <__swsetup_r+0x82>
 800a5ac:	06dd      	lsls	r5, r3, #27
 800a5ae:	d411      	bmi.n	800a5d4 <__swsetup_r+0x50>
 800a5b0:	2309      	movs	r3, #9
 800a5b2:	6033      	str	r3, [r6, #0]
 800a5b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a5b8:	81a3      	strh	r3, [r4, #12]
 800a5ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a5be:	e03e      	b.n	800a63e <__swsetup_r+0xba>
 800a5c0:	4b25      	ldr	r3, [pc, #148]	; (800a658 <__swsetup_r+0xd4>)
 800a5c2:	429c      	cmp	r4, r3
 800a5c4:	d101      	bne.n	800a5ca <__swsetup_r+0x46>
 800a5c6:	68ac      	ldr	r4, [r5, #8]
 800a5c8:	e7eb      	b.n	800a5a2 <__swsetup_r+0x1e>
 800a5ca:	4b24      	ldr	r3, [pc, #144]	; (800a65c <__swsetup_r+0xd8>)
 800a5cc:	429c      	cmp	r4, r3
 800a5ce:	bf08      	it	eq
 800a5d0:	68ec      	ldreq	r4, [r5, #12]
 800a5d2:	e7e6      	b.n	800a5a2 <__swsetup_r+0x1e>
 800a5d4:	0758      	lsls	r0, r3, #29
 800a5d6:	d512      	bpl.n	800a5fe <__swsetup_r+0x7a>
 800a5d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5da:	b141      	cbz	r1, 800a5ee <__swsetup_r+0x6a>
 800a5dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5e0:	4299      	cmp	r1, r3
 800a5e2:	d002      	beq.n	800a5ea <__swsetup_r+0x66>
 800a5e4:	4630      	mov	r0, r6
 800a5e6:	f7ff fb25 	bl	8009c34 <_free_r>
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	6363      	str	r3, [r4, #52]	; 0x34
 800a5ee:	89a3      	ldrh	r3, [r4, #12]
 800a5f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a5f4:	81a3      	strh	r3, [r4, #12]
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	6063      	str	r3, [r4, #4]
 800a5fa:	6923      	ldr	r3, [r4, #16]
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	89a3      	ldrh	r3, [r4, #12]
 800a600:	f043 0308 	orr.w	r3, r3, #8
 800a604:	81a3      	strh	r3, [r4, #12]
 800a606:	6923      	ldr	r3, [r4, #16]
 800a608:	b94b      	cbnz	r3, 800a61e <__swsetup_r+0x9a>
 800a60a:	89a3      	ldrh	r3, [r4, #12]
 800a60c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a610:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a614:	d003      	beq.n	800a61e <__swsetup_r+0x9a>
 800a616:	4621      	mov	r1, r4
 800a618:	4630      	mov	r0, r6
 800a61a:	f000 fa09 	bl	800aa30 <__smakebuf_r>
 800a61e:	89a0      	ldrh	r0, [r4, #12]
 800a620:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a624:	f010 0301 	ands.w	r3, r0, #1
 800a628:	d00a      	beq.n	800a640 <__swsetup_r+0xbc>
 800a62a:	2300      	movs	r3, #0
 800a62c:	60a3      	str	r3, [r4, #8]
 800a62e:	6963      	ldr	r3, [r4, #20]
 800a630:	425b      	negs	r3, r3
 800a632:	61a3      	str	r3, [r4, #24]
 800a634:	6923      	ldr	r3, [r4, #16]
 800a636:	b943      	cbnz	r3, 800a64a <__swsetup_r+0xc6>
 800a638:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a63c:	d1ba      	bne.n	800a5b4 <__swsetup_r+0x30>
 800a63e:	bd70      	pop	{r4, r5, r6, pc}
 800a640:	0781      	lsls	r1, r0, #30
 800a642:	bf58      	it	pl
 800a644:	6963      	ldrpl	r3, [r4, #20]
 800a646:	60a3      	str	r3, [r4, #8]
 800a648:	e7f4      	b.n	800a634 <__swsetup_r+0xb0>
 800a64a:	2000      	movs	r0, #0
 800a64c:	e7f7      	b.n	800a63e <__swsetup_r+0xba>
 800a64e:	bf00      	nop
 800a650:	20000088 	.word	0x20000088
 800a654:	0800cc1c 	.word	0x0800cc1c
 800a658:	0800cc3c 	.word	0x0800cc3c
 800a65c:	0800cbfc 	.word	0x0800cbfc

0800a660 <abort>:
 800a660:	b508      	push	{r3, lr}
 800a662:	2006      	movs	r0, #6
 800a664:	f000 fa54 	bl	800ab10 <raise>
 800a668:	2001      	movs	r0, #1
 800a66a:	f7f6 fee5 	bl	8001438 <_exit>
	...

0800a670 <__sflush_r>:
 800a670:	898a      	ldrh	r2, [r1, #12]
 800a672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a676:	4605      	mov	r5, r0
 800a678:	0710      	lsls	r0, r2, #28
 800a67a:	460c      	mov	r4, r1
 800a67c:	d458      	bmi.n	800a730 <__sflush_r+0xc0>
 800a67e:	684b      	ldr	r3, [r1, #4]
 800a680:	2b00      	cmp	r3, #0
 800a682:	dc05      	bgt.n	800a690 <__sflush_r+0x20>
 800a684:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a686:	2b00      	cmp	r3, #0
 800a688:	dc02      	bgt.n	800a690 <__sflush_r+0x20>
 800a68a:	2000      	movs	r0, #0
 800a68c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a690:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a692:	2e00      	cmp	r6, #0
 800a694:	d0f9      	beq.n	800a68a <__sflush_r+0x1a>
 800a696:	2300      	movs	r3, #0
 800a698:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a69c:	682f      	ldr	r7, [r5, #0]
 800a69e:	602b      	str	r3, [r5, #0]
 800a6a0:	d032      	beq.n	800a708 <__sflush_r+0x98>
 800a6a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a6a4:	89a3      	ldrh	r3, [r4, #12]
 800a6a6:	075a      	lsls	r2, r3, #29
 800a6a8:	d505      	bpl.n	800a6b6 <__sflush_r+0x46>
 800a6aa:	6863      	ldr	r3, [r4, #4]
 800a6ac:	1ac0      	subs	r0, r0, r3
 800a6ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a6b0:	b10b      	cbz	r3, 800a6b6 <__sflush_r+0x46>
 800a6b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a6b4:	1ac0      	subs	r0, r0, r3
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	4602      	mov	r2, r0
 800a6ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6bc:	6a21      	ldr	r1, [r4, #32]
 800a6be:	4628      	mov	r0, r5
 800a6c0:	47b0      	blx	r6
 800a6c2:	1c43      	adds	r3, r0, #1
 800a6c4:	89a3      	ldrh	r3, [r4, #12]
 800a6c6:	d106      	bne.n	800a6d6 <__sflush_r+0x66>
 800a6c8:	6829      	ldr	r1, [r5, #0]
 800a6ca:	291d      	cmp	r1, #29
 800a6cc:	d82c      	bhi.n	800a728 <__sflush_r+0xb8>
 800a6ce:	4a2a      	ldr	r2, [pc, #168]	; (800a778 <__sflush_r+0x108>)
 800a6d0:	40ca      	lsrs	r2, r1
 800a6d2:	07d6      	lsls	r6, r2, #31
 800a6d4:	d528      	bpl.n	800a728 <__sflush_r+0xb8>
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	6062      	str	r2, [r4, #4]
 800a6da:	04d9      	lsls	r1, r3, #19
 800a6dc:	6922      	ldr	r2, [r4, #16]
 800a6de:	6022      	str	r2, [r4, #0]
 800a6e0:	d504      	bpl.n	800a6ec <__sflush_r+0x7c>
 800a6e2:	1c42      	adds	r2, r0, #1
 800a6e4:	d101      	bne.n	800a6ea <__sflush_r+0x7a>
 800a6e6:	682b      	ldr	r3, [r5, #0]
 800a6e8:	b903      	cbnz	r3, 800a6ec <__sflush_r+0x7c>
 800a6ea:	6560      	str	r0, [r4, #84]	; 0x54
 800a6ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6ee:	602f      	str	r7, [r5, #0]
 800a6f0:	2900      	cmp	r1, #0
 800a6f2:	d0ca      	beq.n	800a68a <__sflush_r+0x1a>
 800a6f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6f8:	4299      	cmp	r1, r3
 800a6fa:	d002      	beq.n	800a702 <__sflush_r+0x92>
 800a6fc:	4628      	mov	r0, r5
 800a6fe:	f7ff fa99 	bl	8009c34 <_free_r>
 800a702:	2000      	movs	r0, #0
 800a704:	6360      	str	r0, [r4, #52]	; 0x34
 800a706:	e7c1      	b.n	800a68c <__sflush_r+0x1c>
 800a708:	6a21      	ldr	r1, [r4, #32]
 800a70a:	2301      	movs	r3, #1
 800a70c:	4628      	mov	r0, r5
 800a70e:	47b0      	blx	r6
 800a710:	1c41      	adds	r1, r0, #1
 800a712:	d1c7      	bne.n	800a6a4 <__sflush_r+0x34>
 800a714:	682b      	ldr	r3, [r5, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d0c4      	beq.n	800a6a4 <__sflush_r+0x34>
 800a71a:	2b1d      	cmp	r3, #29
 800a71c:	d001      	beq.n	800a722 <__sflush_r+0xb2>
 800a71e:	2b16      	cmp	r3, #22
 800a720:	d101      	bne.n	800a726 <__sflush_r+0xb6>
 800a722:	602f      	str	r7, [r5, #0]
 800a724:	e7b1      	b.n	800a68a <__sflush_r+0x1a>
 800a726:	89a3      	ldrh	r3, [r4, #12]
 800a728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a72c:	81a3      	strh	r3, [r4, #12]
 800a72e:	e7ad      	b.n	800a68c <__sflush_r+0x1c>
 800a730:	690f      	ldr	r7, [r1, #16]
 800a732:	2f00      	cmp	r7, #0
 800a734:	d0a9      	beq.n	800a68a <__sflush_r+0x1a>
 800a736:	0793      	lsls	r3, r2, #30
 800a738:	680e      	ldr	r6, [r1, #0]
 800a73a:	bf08      	it	eq
 800a73c:	694b      	ldreq	r3, [r1, #20]
 800a73e:	600f      	str	r7, [r1, #0]
 800a740:	bf18      	it	ne
 800a742:	2300      	movne	r3, #0
 800a744:	eba6 0807 	sub.w	r8, r6, r7
 800a748:	608b      	str	r3, [r1, #8]
 800a74a:	f1b8 0f00 	cmp.w	r8, #0
 800a74e:	dd9c      	ble.n	800a68a <__sflush_r+0x1a>
 800a750:	6a21      	ldr	r1, [r4, #32]
 800a752:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a754:	4643      	mov	r3, r8
 800a756:	463a      	mov	r2, r7
 800a758:	4628      	mov	r0, r5
 800a75a:	47b0      	blx	r6
 800a75c:	2800      	cmp	r0, #0
 800a75e:	dc06      	bgt.n	800a76e <__sflush_r+0xfe>
 800a760:	89a3      	ldrh	r3, [r4, #12]
 800a762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a766:	81a3      	strh	r3, [r4, #12]
 800a768:	f04f 30ff 	mov.w	r0, #4294967295
 800a76c:	e78e      	b.n	800a68c <__sflush_r+0x1c>
 800a76e:	4407      	add	r7, r0
 800a770:	eba8 0800 	sub.w	r8, r8, r0
 800a774:	e7e9      	b.n	800a74a <__sflush_r+0xda>
 800a776:	bf00      	nop
 800a778:	20400001 	.word	0x20400001

0800a77c <_fflush_r>:
 800a77c:	b538      	push	{r3, r4, r5, lr}
 800a77e:	690b      	ldr	r3, [r1, #16]
 800a780:	4605      	mov	r5, r0
 800a782:	460c      	mov	r4, r1
 800a784:	b913      	cbnz	r3, 800a78c <_fflush_r+0x10>
 800a786:	2500      	movs	r5, #0
 800a788:	4628      	mov	r0, r5
 800a78a:	bd38      	pop	{r3, r4, r5, pc}
 800a78c:	b118      	cbz	r0, 800a796 <_fflush_r+0x1a>
 800a78e:	6983      	ldr	r3, [r0, #24]
 800a790:	b90b      	cbnz	r3, 800a796 <_fflush_r+0x1a>
 800a792:	f000 f887 	bl	800a8a4 <__sinit>
 800a796:	4b14      	ldr	r3, [pc, #80]	; (800a7e8 <_fflush_r+0x6c>)
 800a798:	429c      	cmp	r4, r3
 800a79a:	d11b      	bne.n	800a7d4 <_fflush_r+0x58>
 800a79c:	686c      	ldr	r4, [r5, #4]
 800a79e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d0ef      	beq.n	800a786 <_fflush_r+0xa>
 800a7a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a7a8:	07d0      	lsls	r0, r2, #31
 800a7aa:	d404      	bmi.n	800a7b6 <_fflush_r+0x3a>
 800a7ac:	0599      	lsls	r1, r3, #22
 800a7ae:	d402      	bmi.n	800a7b6 <_fflush_r+0x3a>
 800a7b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7b2:	f000 f915 	bl	800a9e0 <__retarget_lock_acquire_recursive>
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	4621      	mov	r1, r4
 800a7ba:	f7ff ff59 	bl	800a670 <__sflush_r>
 800a7be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a7c0:	07da      	lsls	r2, r3, #31
 800a7c2:	4605      	mov	r5, r0
 800a7c4:	d4e0      	bmi.n	800a788 <_fflush_r+0xc>
 800a7c6:	89a3      	ldrh	r3, [r4, #12]
 800a7c8:	059b      	lsls	r3, r3, #22
 800a7ca:	d4dd      	bmi.n	800a788 <_fflush_r+0xc>
 800a7cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7ce:	f000 f908 	bl	800a9e2 <__retarget_lock_release_recursive>
 800a7d2:	e7d9      	b.n	800a788 <_fflush_r+0xc>
 800a7d4:	4b05      	ldr	r3, [pc, #20]	; (800a7ec <_fflush_r+0x70>)
 800a7d6:	429c      	cmp	r4, r3
 800a7d8:	d101      	bne.n	800a7de <_fflush_r+0x62>
 800a7da:	68ac      	ldr	r4, [r5, #8]
 800a7dc:	e7df      	b.n	800a79e <_fflush_r+0x22>
 800a7de:	4b04      	ldr	r3, [pc, #16]	; (800a7f0 <_fflush_r+0x74>)
 800a7e0:	429c      	cmp	r4, r3
 800a7e2:	bf08      	it	eq
 800a7e4:	68ec      	ldreq	r4, [r5, #12]
 800a7e6:	e7da      	b.n	800a79e <_fflush_r+0x22>
 800a7e8:	0800cc1c 	.word	0x0800cc1c
 800a7ec:	0800cc3c 	.word	0x0800cc3c
 800a7f0:	0800cbfc 	.word	0x0800cbfc

0800a7f4 <std>:
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	b510      	push	{r4, lr}
 800a7f8:	4604      	mov	r4, r0
 800a7fa:	e9c0 3300 	strd	r3, r3, [r0]
 800a7fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a802:	6083      	str	r3, [r0, #8]
 800a804:	8181      	strh	r1, [r0, #12]
 800a806:	6643      	str	r3, [r0, #100]	; 0x64
 800a808:	81c2      	strh	r2, [r0, #14]
 800a80a:	6183      	str	r3, [r0, #24]
 800a80c:	4619      	mov	r1, r3
 800a80e:	2208      	movs	r2, #8
 800a810:	305c      	adds	r0, #92	; 0x5c
 800a812:	f7fb fdcb 	bl	80063ac <memset>
 800a816:	4b05      	ldr	r3, [pc, #20]	; (800a82c <std+0x38>)
 800a818:	6263      	str	r3, [r4, #36]	; 0x24
 800a81a:	4b05      	ldr	r3, [pc, #20]	; (800a830 <std+0x3c>)
 800a81c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a81e:	4b05      	ldr	r3, [pc, #20]	; (800a834 <std+0x40>)
 800a820:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a822:	4b05      	ldr	r3, [pc, #20]	; (800a838 <std+0x44>)
 800a824:	6224      	str	r4, [r4, #32]
 800a826:	6323      	str	r3, [r4, #48]	; 0x30
 800a828:	bd10      	pop	{r4, pc}
 800a82a:	bf00      	nop
 800a82c:	0800ab49 	.word	0x0800ab49
 800a830:	0800ab6b 	.word	0x0800ab6b
 800a834:	0800aba3 	.word	0x0800aba3
 800a838:	0800abc7 	.word	0x0800abc7

0800a83c <_cleanup_r>:
 800a83c:	4901      	ldr	r1, [pc, #4]	; (800a844 <_cleanup_r+0x8>)
 800a83e:	f000 b8af 	b.w	800a9a0 <_fwalk_reent>
 800a842:	bf00      	nop
 800a844:	0800a77d 	.word	0x0800a77d

0800a848 <__sfmoreglue>:
 800a848:	b570      	push	{r4, r5, r6, lr}
 800a84a:	2268      	movs	r2, #104	; 0x68
 800a84c:	1e4d      	subs	r5, r1, #1
 800a84e:	4355      	muls	r5, r2
 800a850:	460e      	mov	r6, r1
 800a852:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a856:	f7ff fa59 	bl	8009d0c <_malloc_r>
 800a85a:	4604      	mov	r4, r0
 800a85c:	b140      	cbz	r0, 800a870 <__sfmoreglue+0x28>
 800a85e:	2100      	movs	r1, #0
 800a860:	e9c0 1600 	strd	r1, r6, [r0]
 800a864:	300c      	adds	r0, #12
 800a866:	60a0      	str	r0, [r4, #8]
 800a868:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a86c:	f7fb fd9e 	bl	80063ac <memset>
 800a870:	4620      	mov	r0, r4
 800a872:	bd70      	pop	{r4, r5, r6, pc}

0800a874 <__sfp_lock_acquire>:
 800a874:	4801      	ldr	r0, [pc, #4]	; (800a87c <__sfp_lock_acquire+0x8>)
 800a876:	f000 b8b3 	b.w	800a9e0 <__retarget_lock_acquire_recursive>
 800a87a:	bf00      	nop
 800a87c:	2000053d 	.word	0x2000053d

0800a880 <__sfp_lock_release>:
 800a880:	4801      	ldr	r0, [pc, #4]	; (800a888 <__sfp_lock_release+0x8>)
 800a882:	f000 b8ae 	b.w	800a9e2 <__retarget_lock_release_recursive>
 800a886:	bf00      	nop
 800a888:	2000053d 	.word	0x2000053d

0800a88c <__sinit_lock_acquire>:
 800a88c:	4801      	ldr	r0, [pc, #4]	; (800a894 <__sinit_lock_acquire+0x8>)
 800a88e:	f000 b8a7 	b.w	800a9e0 <__retarget_lock_acquire_recursive>
 800a892:	bf00      	nop
 800a894:	2000053e 	.word	0x2000053e

0800a898 <__sinit_lock_release>:
 800a898:	4801      	ldr	r0, [pc, #4]	; (800a8a0 <__sinit_lock_release+0x8>)
 800a89a:	f000 b8a2 	b.w	800a9e2 <__retarget_lock_release_recursive>
 800a89e:	bf00      	nop
 800a8a0:	2000053e 	.word	0x2000053e

0800a8a4 <__sinit>:
 800a8a4:	b510      	push	{r4, lr}
 800a8a6:	4604      	mov	r4, r0
 800a8a8:	f7ff fff0 	bl	800a88c <__sinit_lock_acquire>
 800a8ac:	69a3      	ldr	r3, [r4, #24]
 800a8ae:	b11b      	cbz	r3, 800a8b8 <__sinit+0x14>
 800a8b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8b4:	f7ff bff0 	b.w	800a898 <__sinit_lock_release>
 800a8b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a8bc:	6523      	str	r3, [r4, #80]	; 0x50
 800a8be:	4b13      	ldr	r3, [pc, #76]	; (800a90c <__sinit+0x68>)
 800a8c0:	4a13      	ldr	r2, [pc, #76]	; (800a910 <__sinit+0x6c>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	62a2      	str	r2, [r4, #40]	; 0x28
 800a8c6:	42a3      	cmp	r3, r4
 800a8c8:	bf04      	itt	eq
 800a8ca:	2301      	moveq	r3, #1
 800a8cc:	61a3      	streq	r3, [r4, #24]
 800a8ce:	4620      	mov	r0, r4
 800a8d0:	f000 f820 	bl	800a914 <__sfp>
 800a8d4:	6060      	str	r0, [r4, #4]
 800a8d6:	4620      	mov	r0, r4
 800a8d8:	f000 f81c 	bl	800a914 <__sfp>
 800a8dc:	60a0      	str	r0, [r4, #8]
 800a8de:	4620      	mov	r0, r4
 800a8e0:	f000 f818 	bl	800a914 <__sfp>
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	60e0      	str	r0, [r4, #12]
 800a8e8:	2104      	movs	r1, #4
 800a8ea:	6860      	ldr	r0, [r4, #4]
 800a8ec:	f7ff ff82 	bl	800a7f4 <std>
 800a8f0:	68a0      	ldr	r0, [r4, #8]
 800a8f2:	2201      	movs	r2, #1
 800a8f4:	2109      	movs	r1, #9
 800a8f6:	f7ff ff7d 	bl	800a7f4 <std>
 800a8fa:	68e0      	ldr	r0, [r4, #12]
 800a8fc:	2202      	movs	r2, #2
 800a8fe:	2112      	movs	r1, #18
 800a900:	f7ff ff78 	bl	800a7f4 <std>
 800a904:	2301      	movs	r3, #1
 800a906:	61a3      	str	r3, [r4, #24]
 800a908:	e7d2      	b.n	800a8b0 <__sinit+0xc>
 800a90a:	bf00      	nop
 800a90c:	0800c7b8 	.word	0x0800c7b8
 800a910:	0800a83d 	.word	0x0800a83d

0800a914 <__sfp>:
 800a914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a916:	4607      	mov	r7, r0
 800a918:	f7ff ffac 	bl	800a874 <__sfp_lock_acquire>
 800a91c:	4b1e      	ldr	r3, [pc, #120]	; (800a998 <__sfp+0x84>)
 800a91e:	681e      	ldr	r6, [r3, #0]
 800a920:	69b3      	ldr	r3, [r6, #24]
 800a922:	b913      	cbnz	r3, 800a92a <__sfp+0x16>
 800a924:	4630      	mov	r0, r6
 800a926:	f7ff ffbd 	bl	800a8a4 <__sinit>
 800a92a:	3648      	adds	r6, #72	; 0x48
 800a92c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a930:	3b01      	subs	r3, #1
 800a932:	d503      	bpl.n	800a93c <__sfp+0x28>
 800a934:	6833      	ldr	r3, [r6, #0]
 800a936:	b30b      	cbz	r3, 800a97c <__sfp+0x68>
 800a938:	6836      	ldr	r6, [r6, #0]
 800a93a:	e7f7      	b.n	800a92c <__sfp+0x18>
 800a93c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a940:	b9d5      	cbnz	r5, 800a978 <__sfp+0x64>
 800a942:	4b16      	ldr	r3, [pc, #88]	; (800a99c <__sfp+0x88>)
 800a944:	60e3      	str	r3, [r4, #12]
 800a946:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a94a:	6665      	str	r5, [r4, #100]	; 0x64
 800a94c:	f000 f847 	bl	800a9de <__retarget_lock_init_recursive>
 800a950:	f7ff ff96 	bl	800a880 <__sfp_lock_release>
 800a954:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a958:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a95c:	6025      	str	r5, [r4, #0]
 800a95e:	61a5      	str	r5, [r4, #24]
 800a960:	2208      	movs	r2, #8
 800a962:	4629      	mov	r1, r5
 800a964:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a968:	f7fb fd20 	bl	80063ac <memset>
 800a96c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a970:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a974:	4620      	mov	r0, r4
 800a976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a978:	3468      	adds	r4, #104	; 0x68
 800a97a:	e7d9      	b.n	800a930 <__sfp+0x1c>
 800a97c:	2104      	movs	r1, #4
 800a97e:	4638      	mov	r0, r7
 800a980:	f7ff ff62 	bl	800a848 <__sfmoreglue>
 800a984:	4604      	mov	r4, r0
 800a986:	6030      	str	r0, [r6, #0]
 800a988:	2800      	cmp	r0, #0
 800a98a:	d1d5      	bne.n	800a938 <__sfp+0x24>
 800a98c:	f7ff ff78 	bl	800a880 <__sfp_lock_release>
 800a990:	230c      	movs	r3, #12
 800a992:	603b      	str	r3, [r7, #0]
 800a994:	e7ee      	b.n	800a974 <__sfp+0x60>
 800a996:	bf00      	nop
 800a998:	0800c7b8 	.word	0x0800c7b8
 800a99c:	ffff0001 	.word	0xffff0001

0800a9a0 <_fwalk_reent>:
 800a9a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9a4:	4606      	mov	r6, r0
 800a9a6:	4688      	mov	r8, r1
 800a9a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a9ac:	2700      	movs	r7, #0
 800a9ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a9b2:	f1b9 0901 	subs.w	r9, r9, #1
 800a9b6:	d505      	bpl.n	800a9c4 <_fwalk_reent+0x24>
 800a9b8:	6824      	ldr	r4, [r4, #0]
 800a9ba:	2c00      	cmp	r4, #0
 800a9bc:	d1f7      	bne.n	800a9ae <_fwalk_reent+0xe>
 800a9be:	4638      	mov	r0, r7
 800a9c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9c4:	89ab      	ldrh	r3, [r5, #12]
 800a9c6:	2b01      	cmp	r3, #1
 800a9c8:	d907      	bls.n	800a9da <_fwalk_reent+0x3a>
 800a9ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	d003      	beq.n	800a9da <_fwalk_reent+0x3a>
 800a9d2:	4629      	mov	r1, r5
 800a9d4:	4630      	mov	r0, r6
 800a9d6:	47c0      	blx	r8
 800a9d8:	4307      	orrs	r7, r0
 800a9da:	3568      	adds	r5, #104	; 0x68
 800a9dc:	e7e9      	b.n	800a9b2 <_fwalk_reent+0x12>

0800a9de <__retarget_lock_init_recursive>:
 800a9de:	4770      	bx	lr

0800a9e0 <__retarget_lock_acquire_recursive>:
 800a9e0:	4770      	bx	lr

0800a9e2 <__retarget_lock_release_recursive>:
 800a9e2:	4770      	bx	lr

0800a9e4 <__swhatbuf_r>:
 800a9e4:	b570      	push	{r4, r5, r6, lr}
 800a9e6:	460e      	mov	r6, r1
 800a9e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9ec:	2900      	cmp	r1, #0
 800a9ee:	b096      	sub	sp, #88	; 0x58
 800a9f0:	4614      	mov	r4, r2
 800a9f2:	461d      	mov	r5, r3
 800a9f4:	da08      	bge.n	800aa08 <__swhatbuf_r+0x24>
 800a9f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	602a      	str	r2, [r5, #0]
 800a9fe:	061a      	lsls	r2, r3, #24
 800aa00:	d410      	bmi.n	800aa24 <__swhatbuf_r+0x40>
 800aa02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa06:	e00e      	b.n	800aa26 <__swhatbuf_r+0x42>
 800aa08:	466a      	mov	r2, sp
 800aa0a:	f000 f903 	bl	800ac14 <_fstat_r>
 800aa0e:	2800      	cmp	r0, #0
 800aa10:	dbf1      	blt.n	800a9f6 <__swhatbuf_r+0x12>
 800aa12:	9a01      	ldr	r2, [sp, #4]
 800aa14:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aa18:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aa1c:	425a      	negs	r2, r3
 800aa1e:	415a      	adcs	r2, r3
 800aa20:	602a      	str	r2, [r5, #0]
 800aa22:	e7ee      	b.n	800aa02 <__swhatbuf_r+0x1e>
 800aa24:	2340      	movs	r3, #64	; 0x40
 800aa26:	2000      	movs	r0, #0
 800aa28:	6023      	str	r3, [r4, #0]
 800aa2a:	b016      	add	sp, #88	; 0x58
 800aa2c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800aa30 <__smakebuf_r>:
 800aa30:	898b      	ldrh	r3, [r1, #12]
 800aa32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aa34:	079d      	lsls	r5, r3, #30
 800aa36:	4606      	mov	r6, r0
 800aa38:	460c      	mov	r4, r1
 800aa3a:	d507      	bpl.n	800aa4c <__smakebuf_r+0x1c>
 800aa3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aa40:	6023      	str	r3, [r4, #0]
 800aa42:	6123      	str	r3, [r4, #16]
 800aa44:	2301      	movs	r3, #1
 800aa46:	6163      	str	r3, [r4, #20]
 800aa48:	b002      	add	sp, #8
 800aa4a:	bd70      	pop	{r4, r5, r6, pc}
 800aa4c:	ab01      	add	r3, sp, #4
 800aa4e:	466a      	mov	r2, sp
 800aa50:	f7ff ffc8 	bl	800a9e4 <__swhatbuf_r>
 800aa54:	9900      	ldr	r1, [sp, #0]
 800aa56:	4605      	mov	r5, r0
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f7ff f957 	bl	8009d0c <_malloc_r>
 800aa5e:	b948      	cbnz	r0, 800aa74 <__smakebuf_r+0x44>
 800aa60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa64:	059a      	lsls	r2, r3, #22
 800aa66:	d4ef      	bmi.n	800aa48 <__smakebuf_r+0x18>
 800aa68:	f023 0303 	bic.w	r3, r3, #3
 800aa6c:	f043 0302 	orr.w	r3, r3, #2
 800aa70:	81a3      	strh	r3, [r4, #12]
 800aa72:	e7e3      	b.n	800aa3c <__smakebuf_r+0xc>
 800aa74:	4b0d      	ldr	r3, [pc, #52]	; (800aaac <__smakebuf_r+0x7c>)
 800aa76:	62b3      	str	r3, [r6, #40]	; 0x28
 800aa78:	89a3      	ldrh	r3, [r4, #12]
 800aa7a:	6020      	str	r0, [r4, #0]
 800aa7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa80:	81a3      	strh	r3, [r4, #12]
 800aa82:	9b00      	ldr	r3, [sp, #0]
 800aa84:	6163      	str	r3, [r4, #20]
 800aa86:	9b01      	ldr	r3, [sp, #4]
 800aa88:	6120      	str	r0, [r4, #16]
 800aa8a:	b15b      	cbz	r3, 800aaa4 <__smakebuf_r+0x74>
 800aa8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa90:	4630      	mov	r0, r6
 800aa92:	f000 f8d1 	bl	800ac38 <_isatty_r>
 800aa96:	b128      	cbz	r0, 800aaa4 <__smakebuf_r+0x74>
 800aa98:	89a3      	ldrh	r3, [r4, #12]
 800aa9a:	f023 0303 	bic.w	r3, r3, #3
 800aa9e:	f043 0301 	orr.w	r3, r3, #1
 800aaa2:	81a3      	strh	r3, [r4, #12]
 800aaa4:	89a0      	ldrh	r0, [r4, #12]
 800aaa6:	4305      	orrs	r5, r0
 800aaa8:	81a5      	strh	r5, [r4, #12]
 800aaaa:	e7cd      	b.n	800aa48 <__smakebuf_r+0x18>
 800aaac:	0800a83d 	.word	0x0800a83d

0800aab0 <_malloc_usable_size_r>:
 800aab0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aab4:	1f18      	subs	r0, r3, #4
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	bfbc      	itt	lt
 800aaba:	580b      	ldrlt	r3, [r1, r0]
 800aabc:	18c0      	addlt	r0, r0, r3
 800aabe:	4770      	bx	lr

0800aac0 <_raise_r>:
 800aac0:	291f      	cmp	r1, #31
 800aac2:	b538      	push	{r3, r4, r5, lr}
 800aac4:	4604      	mov	r4, r0
 800aac6:	460d      	mov	r5, r1
 800aac8:	d904      	bls.n	800aad4 <_raise_r+0x14>
 800aaca:	2316      	movs	r3, #22
 800aacc:	6003      	str	r3, [r0, #0]
 800aace:	f04f 30ff 	mov.w	r0, #4294967295
 800aad2:	bd38      	pop	{r3, r4, r5, pc}
 800aad4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aad6:	b112      	cbz	r2, 800aade <_raise_r+0x1e>
 800aad8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aadc:	b94b      	cbnz	r3, 800aaf2 <_raise_r+0x32>
 800aade:	4620      	mov	r0, r4
 800aae0:	f000 f830 	bl	800ab44 <_getpid_r>
 800aae4:	462a      	mov	r2, r5
 800aae6:	4601      	mov	r1, r0
 800aae8:	4620      	mov	r0, r4
 800aaea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aaee:	f000 b817 	b.w	800ab20 <_kill_r>
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d00a      	beq.n	800ab0c <_raise_r+0x4c>
 800aaf6:	1c59      	adds	r1, r3, #1
 800aaf8:	d103      	bne.n	800ab02 <_raise_r+0x42>
 800aafa:	2316      	movs	r3, #22
 800aafc:	6003      	str	r3, [r0, #0]
 800aafe:	2001      	movs	r0, #1
 800ab00:	e7e7      	b.n	800aad2 <_raise_r+0x12>
 800ab02:	2400      	movs	r4, #0
 800ab04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ab08:	4628      	mov	r0, r5
 800ab0a:	4798      	blx	r3
 800ab0c:	2000      	movs	r0, #0
 800ab0e:	e7e0      	b.n	800aad2 <_raise_r+0x12>

0800ab10 <raise>:
 800ab10:	4b02      	ldr	r3, [pc, #8]	; (800ab1c <raise+0xc>)
 800ab12:	4601      	mov	r1, r0
 800ab14:	6818      	ldr	r0, [r3, #0]
 800ab16:	f7ff bfd3 	b.w	800aac0 <_raise_r>
 800ab1a:	bf00      	nop
 800ab1c:	20000088 	.word	0x20000088

0800ab20 <_kill_r>:
 800ab20:	b538      	push	{r3, r4, r5, lr}
 800ab22:	4d07      	ldr	r5, [pc, #28]	; (800ab40 <_kill_r+0x20>)
 800ab24:	2300      	movs	r3, #0
 800ab26:	4604      	mov	r4, r0
 800ab28:	4608      	mov	r0, r1
 800ab2a:	4611      	mov	r1, r2
 800ab2c:	602b      	str	r3, [r5, #0]
 800ab2e:	f7f6 fc73 	bl	8001418 <_kill>
 800ab32:	1c43      	adds	r3, r0, #1
 800ab34:	d102      	bne.n	800ab3c <_kill_r+0x1c>
 800ab36:	682b      	ldr	r3, [r5, #0]
 800ab38:	b103      	cbz	r3, 800ab3c <_kill_r+0x1c>
 800ab3a:	6023      	str	r3, [r4, #0]
 800ab3c:	bd38      	pop	{r3, r4, r5, pc}
 800ab3e:	bf00      	nop
 800ab40:	20000538 	.word	0x20000538

0800ab44 <_getpid_r>:
 800ab44:	f7f6 bc60 	b.w	8001408 <_getpid>

0800ab48 <__sread>:
 800ab48:	b510      	push	{r4, lr}
 800ab4a:	460c      	mov	r4, r1
 800ab4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab50:	f000 f894 	bl	800ac7c <_read_r>
 800ab54:	2800      	cmp	r0, #0
 800ab56:	bfab      	itete	ge
 800ab58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ab5a:	89a3      	ldrhlt	r3, [r4, #12]
 800ab5c:	181b      	addge	r3, r3, r0
 800ab5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ab62:	bfac      	ite	ge
 800ab64:	6563      	strge	r3, [r4, #84]	; 0x54
 800ab66:	81a3      	strhlt	r3, [r4, #12]
 800ab68:	bd10      	pop	{r4, pc}

0800ab6a <__swrite>:
 800ab6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab6e:	461f      	mov	r7, r3
 800ab70:	898b      	ldrh	r3, [r1, #12]
 800ab72:	05db      	lsls	r3, r3, #23
 800ab74:	4605      	mov	r5, r0
 800ab76:	460c      	mov	r4, r1
 800ab78:	4616      	mov	r6, r2
 800ab7a:	d505      	bpl.n	800ab88 <__swrite+0x1e>
 800ab7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab80:	2302      	movs	r3, #2
 800ab82:	2200      	movs	r2, #0
 800ab84:	f000 f868 	bl	800ac58 <_lseek_r>
 800ab88:	89a3      	ldrh	r3, [r4, #12]
 800ab8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab92:	81a3      	strh	r3, [r4, #12]
 800ab94:	4632      	mov	r2, r6
 800ab96:	463b      	mov	r3, r7
 800ab98:	4628      	mov	r0, r5
 800ab9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab9e:	f000 b817 	b.w	800abd0 <_write_r>

0800aba2 <__sseek>:
 800aba2:	b510      	push	{r4, lr}
 800aba4:	460c      	mov	r4, r1
 800aba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abaa:	f000 f855 	bl	800ac58 <_lseek_r>
 800abae:	1c43      	adds	r3, r0, #1
 800abb0:	89a3      	ldrh	r3, [r4, #12]
 800abb2:	bf15      	itete	ne
 800abb4:	6560      	strne	r0, [r4, #84]	; 0x54
 800abb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800abba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800abbe:	81a3      	strheq	r3, [r4, #12]
 800abc0:	bf18      	it	ne
 800abc2:	81a3      	strhne	r3, [r4, #12]
 800abc4:	bd10      	pop	{r4, pc}

0800abc6 <__sclose>:
 800abc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abca:	f000 b813 	b.w	800abf4 <_close_r>
	...

0800abd0 <_write_r>:
 800abd0:	b538      	push	{r3, r4, r5, lr}
 800abd2:	4d07      	ldr	r5, [pc, #28]	; (800abf0 <_write_r+0x20>)
 800abd4:	4604      	mov	r4, r0
 800abd6:	4608      	mov	r0, r1
 800abd8:	4611      	mov	r1, r2
 800abda:	2200      	movs	r2, #0
 800abdc:	602a      	str	r2, [r5, #0]
 800abde:	461a      	mov	r2, r3
 800abe0:	f7f6 fc51 	bl	8001486 <_write>
 800abe4:	1c43      	adds	r3, r0, #1
 800abe6:	d102      	bne.n	800abee <_write_r+0x1e>
 800abe8:	682b      	ldr	r3, [r5, #0]
 800abea:	b103      	cbz	r3, 800abee <_write_r+0x1e>
 800abec:	6023      	str	r3, [r4, #0]
 800abee:	bd38      	pop	{r3, r4, r5, pc}
 800abf0:	20000538 	.word	0x20000538

0800abf4 <_close_r>:
 800abf4:	b538      	push	{r3, r4, r5, lr}
 800abf6:	4d06      	ldr	r5, [pc, #24]	; (800ac10 <_close_r+0x1c>)
 800abf8:	2300      	movs	r3, #0
 800abfa:	4604      	mov	r4, r0
 800abfc:	4608      	mov	r0, r1
 800abfe:	602b      	str	r3, [r5, #0]
 800ac00:	f7f6 fc5d 	bl	80014be <_close>
 800ac04:	1c43      	adds	r3, r0, #1
 800ac06:	d102      	bne.n	800ac0e <_close_r+0x1a>
 800ac08:	682b      	ldr	r3, [r5, #0]
 800ac0a:	b103      	cbz	r3, 800ac0e <_close_r+0x1a>
 800ac0c:	6023      	str	r3, [r4, #0]
 800ac0e:	bd38      	pop	{r3, r4, r5, pc}
 800ac10:	20000538 	.word	0x20000538

0800ac14 <_fstat_r>:
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	4d07      	ldr	r5, [pc, #28]	; (800ac34 <_fstat_r+0x20>)
 800ac18:	2300      	movs	r3, #0
 800ac1a:	4604      	mov	r4, r0
 800ac1c:	4608      	mov	r0, r1
 800ac1e:	4611      	mov	r1, r2
 800ac20:	602b      	str	r3, [r5, #0]
 800ac22:	f7f6 fc58 	bl	80014d6 <_fstat>
 800ac26:	1c43      	adds	r3, r0, #1
 800ac28:	d102      	bne.n	800ac30 <_fstat_r+0x1c>
 800ac2a:	682b      	ldr	r3, [r5, #0]
 800ac2c:	b103      	cbz	r3, 800ac30 <_fstat_r+0x1c>
 800ac2e:	6023      	str	r3, [r4, #0]
 800ac30:	bd38      	pop	{r3, r4, r5, pc}
 800ac32:	bf00      	nop
 800ac34:	20000538 	.word	0x20000538

0800ac38 <_isatty_r>:
 800ac38:	b538      	push	{r3, r4, r5, lr}
 800ac3a:	4d06      	ldr	r5, [pc, #24]	; (800ac54 <_isatty_r+0x1c>)
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	4604      	mov	r4, r0
 800ac40:	4608      	mov	r0, r1
 800ac42:	602b      	str	r3, [r5, #0]
 800ac44:	f7f6 fc57 	bl	80014f6 <_isatty>
 800ac48:	1c43      	adds	r3, r0, #1
 800ac4a:	d102      	bne.n	800ac52 <_isatty_r+0x1a>
 800ac4c:	682b      	ldr	r3, [r5, #0]
 800ac4e:	b103      	cbz	r3, 800ac52 <_isatty_r+0x1a>
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	bd38      	pop	{r3, r4, r5, pc}
 800ac54:	20000538 	.word	0x20000538

0800ac58 <_lseek_r>:
 800ac58:	b538      	push	{r3, r4, r5, lr}
 800ac5a:	4d07      	ldr	r5, [pc, #28]	; (800ac78 <_lseek_r+0x20>)
 800ac5c:	4604      	mov	r4, r0
 800ac5e:	4608      	mov	r0, r1
 800ac60:	4611      	mov	r1, r2
 800ac62:	2200      	movs	r2, #0
 800ac64:	602a      	str	r2, [r5, #0]
 800ac66:	461a      	mov	r2, r3
 800ac68:	f7f6 fc50 	bl	800150c <_lseek>
 800ac6c:	1c43      	adds	r3, r0, #1
 800ac6e:	d102      	bne.n	800ac76 <_lseek_r+0x1e>
 800ac70:	682b      	ldr	r3, [r5, #0]
 800ac72:	b103      	cbz	r3, 800ac76 <_lseek_r+0x1e>
 800ac74:	6023      	str	r3, [r4, #0]
 800ac76:	bd38      	pop	{r3, r4, r5, pc}
 800ac78:	20000538 	.word	0x20000538

0800ac7c <_read_r>:
 800ac7c:	b538      	push	{r3, r4, r5, lr}
 800ac7e:	4d07      	ldr	r5, [pc, #28]	; (800ac9c <_read_r+0x20>)
 800ac80:	4604      	mov	r4, r0
 800ac82:	4608      	mov	r0, r1
 800ac84:	4611      	mov	r1, r2
 800ac86:	2200      	movs	r2, #0
 800ac88:	602a      	str	r2, [r5, #0]
 800ac8a:	461a      	mov	r2, r3
 800ac8c:	f7f6 fbde 	bl	800144c <_read>
 800ac90:	1c43      	adds	r3, r0, #1
 800ac92:	d102      	bne.n	800ac9a <_read_r+0x1e>
 800ac94:	682b      	ldr	r3, [r5, #0]
 800ac96:	b103      	cbz	r3, 800ac9a <_read_r+0x1e>
 800ac98:	6023      	str	r3, [r4, #0]
 800ac9a:	bd38      	pop	{r3, r4, r5, pc}
 800ac9c:	20000538 	.word	0x20000538

0800aca0 <_init>:
 800aca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aca2:	bf00      	nop
 800aca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aca6:	bc08      	pop	{r3}
 800aca8:	469e      	mov	lr, r3
 800acaa:	4770      	bx	lr

0800acac <_fini>:
 800acac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acae:	bf00      	nop
 800acb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acb2:	bc08      	pop	{r3}
 800acb4:	469e      	mov	lr, r3
 800acb6:	4770      	bx	lr
