
*** Running vivado
    with args -log design_1_axis_switch_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_switch_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_axis_switch_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.cache/ip 
Command: synth_design -top design_1_axis_switch_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 867.676 ; gain = 234.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_switch_0_0' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_20_axis_switch' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:3090]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_INCLUDE_ARBITER bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_DECODER_REG bound to: 0 - type: integer 
	Parameter C_M_AXIS_CONNECTIVITY_ARRAY bound to: 2'b11 
	Parameter C_M_AXIS_BASETDEST_ARRAY bound to: 1'b0 
	Parameter C_M_AXIS_HIGHTDEST_ARRAY bound to: 1'b0 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_DECODER_CONNECTIVITY_ARRAY bound to: 2'b11 
	Parameter P_TPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter P_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
	Parameter LP_NUM_SYNCHRONIZER_STAGES bound to: 4 - type: integer 
	Parameter LP_MERGEDOWN_MUX bound to: 0 - type: integer 
	Parameter LP_CTRL_REG_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 16 - type: integer 
	Parameter P_TKEEP_INDX bound to: 16 - type: integer 
	Parameter P_TLAST_INDX bound to: 16 - type: integer 
	Parameter P_TID_INDX bound to: 16 - type: integer 
	Parameter P_TDEST_INDX bound to: 16 - type: integer 
	Parameter P_TUSER_INDX bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_20_axisc_decoder' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:479]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_DECODER_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_BASETDEST bound to: 1'b0 
	Parameter C_HIGHTDEST bound to: 1'b0 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter TDW bound to: 1 - type: integer 
	Parameter P_TDEST_PRESENT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 16 - type: integer 
	Parameter P_TKEEP_INDX bound to: 16 - type: integer 
	Parameter P_TLAST_INDX bound to: 16 - type: integer 
	Parameter P_TID_INDX bound to: 16 - type: integer 
	Parameter P_TDEST_INDX bound to: 16 - type: integer 
	Parameter P_TUSER_INDX bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_20_axisc_decoder' (3#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_20_axisc_transfer_mux' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:819]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 2'b11 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_20_axisc_arb_responder' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:1123]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 2 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_20_axisc_arb_responder' (4#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:1123]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' (5#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' (5#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_20_axisc_register_slice' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/00d6/hdl/axis_register_slice_v1_1_vl_rfs.v:1942]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_20_axisc_register_slice' (6#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/00d6/hdl/axis_register_slice_v1_1_vl_rfs.v:1942]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_20_axisc_transfer_mux' (7#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:819]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_20_axis_switch_arbiter' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:1359]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_20_arb_rr' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_20_dynamic_priority_encoder' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:1536]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_REQ_WIDTH bound to: 2 - type: integer 
	Parameter C_ENC_WIDTH bound to: 1 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_20_dynamic_priority_encoder__parameterized0' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:1536]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_REQ_WIDTH bound to: 4 - type: integer 
	Parameter C_ENC_WIDTH bound to: 1 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_20_dynamic_priority_encoder__parameterized0' (8#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:1536]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_20_dynamic_priority_encoder' (8#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:1536]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_20_arb_rr' (9#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_20_axis_switch_arbiter' (10#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_20_axis_switch' (11#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:3090]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_switch_0_0' (12#1) [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/synth/design_1_axis_switch_0_0.v:58]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_20_axisc_register_slice has unconnected port ACLK
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_20_axisc_register_slice has unconnected port ACLK2X
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_20_axisc_register_slice has unconnected port ARESET
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_20_axisc_register_slice has unconnected port ACLKEN
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_arb_responder has unconnected port AXIS_TLAST
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_transfer_mux has unconnected port mi_enable
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_transfer_mux has unconnected port mi_mux[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_transfer_mux has unconnected port mi_mux[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_transfer_mux has unconnected port mi_mux[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_transfer_mux has unconnected port mi_mux[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_decoder has unconnected port S_AXIS_TDEST[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_decoder has unconnected port si_mux[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_decoder has unconnected port si_mux[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_decoder has unconnected port si_mux[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_decoder has unconnected port si_mux[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axisc_decoder has unconnected port si_enable[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[1]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[1]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TLAST
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TID[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TDEST[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TUSER[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port arb_gnt[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port arb_gnt[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port arb_sel[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_aclk
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_aresetn
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_awvalid
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_awaddr[6]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_awaddr[5]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_awaddr[4]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_awaddr[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_awaddr[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_awaddr[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_awaddr[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wvalid
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[31]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[30]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[29]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[28]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[27]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[26]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[25]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[24]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[23]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[22]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[21]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[20]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[19]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[18]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[17]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[16]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[15]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[14]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[13]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[12]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[11]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[10]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[9]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[8]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[7]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[6]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[5]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[4]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_wdata[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_bready
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_arvalid
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_araddr[6]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_araddr[5]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_araddr[4]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_araddr[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_araddr[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_araddr[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_araddr[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_rready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 947.617 ; gain = 314.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 947.617 ; gain = 314.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 947.617 ; gain = 314.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 947.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/design_1_axis_switch_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/design_1_axis_switch_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.runs/design_1_axis_switch_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.runs/design_1_axis_switch_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1029.094 ; gain = 10.539
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1029.094 ; gain = 396.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1029.094 ; gain = 396.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.runs/design_1_axis_switch_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1029.094 ; gain = 396.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1029.094 ; gain = 396.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_switch_v1_1_20_dynamic_priority_encoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axis_switch_v1_1_20_arb_rr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axis_switch_v1_1_20_axis_switch_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_switch_v1_1_20_axisc_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axis_switch_v1_1_20_axisc_arb_responder 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_20_axis_switch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'areset_r_reg' into 'gen_int_arbiter.gen_arbiter.axis_switch_v1_1_20_axis_switch_arbiter/areset_reg' [c:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.srcs/sources_1/bd/design_1/ipshared/067c/hdl/axis_switch_v1_1_vl_rfs.v:3320]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tkeep[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tkeep[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tkeep[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tkeep[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tlast[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tlast[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tid[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tuser[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axis_tuser[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port arb_gnt[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port arb_gnt[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port arb_sel[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_20_axis_switch has unconnected port s_axi_ctrl_aclk
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.094 ; gain = 396.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.094 ; gain = 396.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.094 ; gain = 396.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.094 ; gain = 396.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1044.660 ; gain = 411.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1044.660 ; gain = 411.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1044.660 ; gain = 411.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1044.660 ; gain = 411.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1044.660 ; gain = 411.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1044.660 ; gain = 411.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |    19|
|4     |LUT4 |     5|
|5     |LUT5 |     5|
|6     |LUT6 |     8|
|7     |FDRE |    11|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                                  |Module                                  |Cells |
+------+--------------------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                                       |                                        |    52|
|2     |  inst                                                                    |axis_switch_v1_1_20_axis_switch         |    52|
|3     |    \gen_decoder[0].axisc_decoder_0                                       |axis_switch_v1_1_20_axisc_decoder       |     2|
|4     |    \gen_decoder[1].axisc_decoder_0                                       |axis_switch_v1_1_20_axisc_decoder_0     |     3|
|5     |    \gen_int_arbiter.gen_arbiter.axis_switch_v1_1_20_axis_switch_arbiter  |axis_switch_v1_1_20_axis_switch_arbiter |    42|
|6     |      \gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0      |axis_switch_v1_1_20_arb_rr              |    40|
|7     |    \gen_transfer_mux[0].axisc_transfer_mux_0                             |axis_switch_v1_1_20_axisc_transfer_mux  |     5|
|8     |      \gen_tdest_router.axisc_arb_responder                               |axis_switch_v1_1_20_axisc_arb_responder |     5|
+------+--------------------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1044.660 ; gain = 411.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1044.660 ; gain = 330.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1044.660 ; gain = 411.813
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1056.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1060.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1060.953 ; gain = 700.676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1060.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.runs/design_1_axis_switch_0_0_synth_1/design_1_axis_switch_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_switch_0_0, cache-ID = a6071b3a135deb59
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1060.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/DESD/Projects/ExamSimulation_Template_proj.xpr/ExamSimulation_Template/ExamSimulation_Template.runs/design_1_axis_switch_0_0_synth_1/design_1_axis_switch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_switch_0_0_utilization_synth.rpt -pb design_1_axis_switch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 27 14:11:43 2020...
