$date
	Thu Sep 29 22:59:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 32 ! wishbone_data_out [31:0] $end
$var wire 1 " SAEN_CSA $end
$var wire 1 # PRE $end
$var wire 16 $ IN1_WL [15:0] $end
$var wire 16 % IN1_SL [15:0] $end
$var wire 16 & IN1_BL [15:0] $end
$var wire 16 ' IN0_WL [15:0] $end
$var wire 16 ( IN0_SL [15:0] $end
$var wire 16 ) IN0_BL [15:0] $end
$var wire 1 * ENABLE_WL $end
$var wire 1 + ENABLE_SL $end
$var wire 1 , ENABLE_CSA $end
$var wire 1 - ENABLE_BL $end
$var wire 1 . ENABLE_ADC $end
$var wire 2 / CLK_EN_ADC [1:0] $end
$var reg 16 0 ADC_OUT0 [15:0] $end
$var reg 16 1 ADC_OUT1 [15:0] $end
$var reg 16 2 ADC_OUT2 [15:0] $end
$var reg 16 3 CSA [15:0] $end
$var reg 1 4 clk $end
$var reg 1 5 enable_IM $end
$var reg 1 6 rst $end
$var reg 1 7 wbs_we_i $end
$var reg 32 8 wishbone_address_bus [31:0] $end
$var reg 32 9 wishbone_data_in [31:0] $end
$scope module uut $end
$var wire 16 : ADC_OUT0 [15:0] $end
$var wire 16 ; ADC_OUT1 [15:0] $end
$var wire 16 < ADC_OUT2 [15:0] $end
$var wire 16 = CSA [15:0] $end
$var wire 1 4 clk $end
$var wire 1 5 enable_IM $end
$var wire 1 6 rst $end
$var wire 1 7 wbs_we_i $end
$var wire 32 > wishbone_address_bus [31:0] $end
$var wire 32 ? wishbone_data_in [31:0] $end
$var wire 32 @ wishbone_data_out [31:0] $end
$var wire 1 A output_pwm $end
$var wire 16 B input_buffer_data_out [15:0] $end
$var wire 1 C full5 $end
$var wire 1 D full4 $end
$var wire 1 E full0 $end
$var wire 1 F empty5 $end
$var wire 1 G empty4 $end
$var wire 1 H empty0 $end
$var wire 32 I data_out_instruction_memory [31:0] $end
$var wire 16 J IN1_WL [15:0] $end
$var wire 16 K IN0_WL [15:0] $end
$var reg 8 L AddCounter [7:0] $end
$var reg 2 M CLK_EN_ADC [1:0] $end
$var reg 1 N COL_SELECT_FOR_MAC_ADC $end
$var reg 1 O DATA_TO_WRITE $end
$var reg 2 P DUTY_CYCLE_SEL_PWM [1:0] $end
$var reg 1 . ENABLE_ADC $end
$var reg 1 - ENABLE_BL $end
$var reg 1 , ENABLE_CSA $end
$var reg 1 + ENABLE_SL $end
$var reg 1 * ENABLE_WL $end
$var reg 16 Q IN0_BL [15:0] $end
$var reg 16 R IN0_SL [15:0] $end
$var reg 16 S IN0_WL_from_ID [15:0] $end
$var reg 16 T IN0_WL_from_IF [15:0] $end
$var reg 16 U IN1_BL [15:0] $end
$var reg 16 V IN1_SL [15:0] $end
$var reg 16 W IN1_WL_from_ID [15:0] $end
$var reg 16 X IN1_WL_from_IF [15:0] $end
$var reg 1 # PRE $end
$var reg 1 " SAEN_CSA $end
$var reg 1 Y START_MAC $end
$var reg 6 Z address_output_buffer [5:0] $end
$var reg 6 [ address_to_read_instruction_memory [5:0] $end
$var reg 32 \ data_bus_output_buffer [31:0] $end
$var reg 32 ] data_out_instruction_memory_reg1 [31:0] $end
$var reg 32 ^ data_out_instruction_memory_reg2 [31:0] $end
$var reg 32 _ data_out_instruction_memory_reg3 [31:0] $end
$var reg 32 ` data_out_instruction_memory_reg4 [31:0] $end
$var reg 1 a halt_IM $end
$var reg 1 b is_IDLE $end
$var reg 1 c is_MAC_ins $end
$var reg 1 d is_read_ins $end
$var reg 1 e is_read_ins_p1 $end
$var reg 1 f is_write_ins_base $end
$var reg 1 g is_write_ins_base_p1 $end
$var reg 1 h is_write_ins_fpnv $end
$var reg 1 i is_write_ins_fpnv_p1 $end
$var reg 1 j is_write_ins_fpvv $end
$var reg 1 k is_write_ins_fpvv_p1 $end
$var reg 1 l is_write_ins_ispva $end
$var reg 1 m is_write_ins_ispva_p1 $end
$var reg 1 n is_write_ins_pwsr $end
$var reg 1 o is_write_ins_pwsr_p1 $end
$var reg 1 p mac_mux_from_ID $end
$var reg 5 q num_MAC_OP [4:0] $end
$var reg 1 r rd_enable_sync_fifo_instruction_memory $end
$var reg 1 s rd_input_buffer $end
$var reg 4 t read_address_bus_input_buffer [3:0] $end
$var reg 1 u rst_pwm $end
$var reg 9 v state [8:0] $end
$var reg 1 w wr_sync_fifo_output_buffer $end
$var integer 32 x COL_ADDR_W [31:0] $end
$var integer 32 y ROW_ADDR_R [31:0] $end
$var integer 32 z ROW_ADDR_W [31:0] $end
$var integer 32 { i [31:0] $end
$scope module U_pwm $end
$var wire 1 4 CLK $end
$var wire 1 u RST $end
$var wire 2 | SELECT [1:0] $end
$var wire 1 } output_pwm_90 $end
$var wire 1 ~ output_pwm_70 $end
$var wire 1 !" output_pwm_50 $end
$var wire 1 "" output_pwm_30 $end
$var wire 1 A OUTPUT $end
$scope module U_pwm_30 $end
$var wire 1 4 CLK $end
$var wire 1 u RST $end
$var wire 1 "" OUTPUT $end
$var reg 4 #" count [3:0] $end
$var reg 1 "" outtemp $end
$upscope $end
$scope module U_pwm_50 $end
$var wire 1 4 CLK $end
$var wire 1 u RST $end
$var wire 1 !" OUTPUT $end
$var reg 4 $" count [3:0] $end
$var reg 1 !" outtemp $end
$upscope $end
$scope module U_pwm_70 $end
$var wire 1 4 CLK $end
$var wire 1 u RST $end
$var wire 1 ~ OUTPUT $end
$var reg 4 %" count [3:0] $end
$var reg 1 ~ outtemp $end
$upscope $end
$scope module U_pwm_90 $end
$var wire 1 4 CLK $end
$var wire 1 u RST $end
$var wire 1 } OUTPUT $end
$var reg 4 &" count [3:0] $end
$var reg 1 } outtemp $end
$upscope $end
$scope module U_sel_pwm $end
$var wire 1 "" a $end
$var wire 1 !" b $end
$var wire 1 ~ c $end
$var wire 1 } d $end
$var wire 2 '" sel [1:0] $end
$var wire 1 A out $end
$upscope $end
$upscope $end
$scope module U_sync_fifo_input_buffer $end
$var wire 4 (" address_to_read [3:0] $end
$var wire 4 )" address_to_write [3:0] $end
$var wire 1 4 clk $end
$var wire 16 *" data_in [15:0] $end
$var wire 1 s rd_cs $end
$var wire 1 s rd_en $end
$var wire 1 6 rst $end
$var wire 1 7 wr_cs $end
$var wire 1 7 wr_en $end
$var wire 1 C full $end
$var wire 1 F empty $end
$var wire 16 +" data_ram [15:0] $end
$var reg 16 ," data_out [15:0] $end
$var reg 4 -" rd_pointer [3:0] $end
$var reg 5 ." status_cnt [4:0] $end
$var reg 4 /" wr_pointer [3:0] $end
$scope module DP_RAM_IM $end
$var wire 4 0" address_0 [3:0] $end
$var wire 4 1" address_1 [3:0] $end
$var wire 1 7 cs_0 $end
$var wire 1 s cs_1 $end
$var wire 16 2" data_0 [15:0] $end
$var wire 1 3" oe_0 $end
$var wire 1 s oe_1 $end
$var wire 1 7 we_0 $end
$var wire 1 4" we_1 $end
$var wire 16 5" data_1 [15:0] $end
$var reg 16 6" data_0_out [15:0] $end
$var reg 16 7" data_1_out [15:0] $end
$scope begin MEM_READ_0 $end
$upscope $end
$scope begin MEM_READ_1 $end
$upscope $end
$scope begin MEM_WRITE $end
$upscope $end
$upscope $end
$scope begin READ_DATA $end
$upscope $end
$scope begin READ_POINTER $end
$upscope $end
$scope begin STATUS_COUNTER $end
$upscope $end
$scope begin WRITE_POINTER $end
$upscope $end
$upscope $end
$scope module U_sync_fifo_instruction_memory $end
$var wire 6 8" address_to_read [5:0] $end
$var wire 6 9" address_to_write [5:0] $end
$var wire 1 4 clk $end
$var wire 32 :" data_in [31:0] $end
$var wire 1 r rd_cs $end
$var wire 1 r rd_en $end
$var wire 1 6 rst $end
$var wire 1 7 wr_cs $end
$var wire 1 7 wr_en $end
$var wire 1 E full $end
$var wire 1 H empty $end
$var wire 32 ;" data_ram [31:0] $end
$var reg 32 <" data_out [31:0] $end
$var reg 6 =" rd_pointer [5:0] $end
$var reg 7 >" status_cnt [6:0] $end
$var reg 6 ?" wr_pointer [5:0] $end
$scope module DP_RAM_IM $end
$var wire 6 @" address_0 [5:0] $end
$var wire 6 A" address_1 [5:0] $end
$var wire 1 7 cs_0 $end
$var wire 1 r cs_1 $end
$var wire 32 B" data_0 [31:0] $end
$var wire 1 C" oe_0 $end
$var wire 1 r oe_1 $end
$var wire 1 7 we_0 $end
$var wire 1 D" we_1 $end
$var wire 32 E" data_1 [31:0] $end
$var reg 32 F" data_0_out [31:0] $end
$var reg 32 G" data_1_out [31:0] $end
$scope begin MEM_READ_0 $end
$upscope $end
$scope begin MEM_READ_1 $end
$upscope $end
$scope begin MEM_WRITE $end
$upscope $end
$upscope $end
$scope begin READ_DATA $end
$upscope $end
$scope begin READ_POINTER $end
$upscope $end
$scope begin STATUS_COUNTER $end
$upscope $end
$scope begin WRITE_POINTER $end
$upscope $end
$upscope $end
$scope module U_sync_fifo_output_buffer $end
$var wire 6 H" address_to_read [5:0] $end
$var wire 6 I" address_to_write [5:0] $end
$var wire 1 4 clk $end
$var wire 32 J" data_in [31:0] $end
$var wire 1 7 rd_cs $end
$var wire 1 7 rd_en $end
$var wire 1 6 rst $end
$var wire 1 w wr_cs $end
$var wire 1 w wr_en $end
$var wire 1 D full $end
$var wire 1 G empty $end
$var wire 32 K" data_ram [31:0] $end
$var reg 32 L" data_out [31:0] $end
$var reg 6 M" rd_pointer [5:0] $end
$var reg 7 N" status_cnt [6:0] $end
$var reg 6 O" wr_pointer [5:0] $end
$scope module DP_RAM_IM $end
$var wire 6 P" address_0 [5:0] $end
$var wire 6 Q" address_1 [5:0] $end
$var wire 1 w cs_0 $end
$var wire 1 7 cs_1 $end
$var wire 32 R" data_0 [31:0] $end
$var wire 1 S" oe_0 $end
$var wire 1 7 oe_1 $end
$var wire 1 w we_0 $end
$var wire 1 T" we_1 $end
$var wire 32 U" data_1 [31:0] $end
$var reg 32 V" data_0_out [31:0] $end
$var reg 32 W" data_1_out [31:0] $end
$scope begin MEM_READ_0 $end
$upscope $end
$scope begin MEM_READ_1 $end
$upscope $end
$scope begin MEM_WRITE $end
$upscope $end
$upscope $end
$scope begin READ_DATA $end
$upscope $end
$scope begin READ_POINTER $end
$upscope $end
$scope begin STATUS_COUNTER $end
$upscope $end
$scope begin WRITE_POINTER $end
$upscope $end
$upscope $end
$scope begin PC $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 W"
b0 V"
b0xxxxxxxx U"
0T"
0S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
b0xxxxxxxx K"
bx J"
bx I"
bx H"
b0 G"
b0 F"
b0xxxxxxxx E"
0D"
0C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
b0xxxxxxxx ;"
bx :"
bx 9"
bx 8"
b0 7"
b0 6"
b0xxxxxxxx 5"
04"
03"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
b0xxxxxxxx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
x""
x!"
x~
x}
bx |
b0 {
b0 z
b0 y
b0 x
xw
bx v
xu
bx t
xs
xr
bx q
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
xY
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
xO
xN
bx M
b0 L
bx K
bx J
bx I
xH
xG
xF
xE
xD
xC
bx B
xA
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
x7
16
x5
04
bx 3
bx 2
bx 1
bx 0
bx /
x.
x-
x,
x+
x*
bx )
bx (
bx '
bx &
bx %
bx $
x#
x"
bx !
$end
#2000
b0zzzzzzzz ;"
b0zzzzzzzz E"
b0zzzzzzzz +"
b0zzzzzzzz 5"
0r
b0 [
b0 8"
0C
1F
b0 ."
b0 B
b0 ,"
b0 -"
b0 1"
b0 /"
b0 0"
0D
1G
b0 N"
b0 !
b0 @
b0 L"
b0 M"
b0 Q"
b0 O"
b0 P"
0E
1H
b0 >"
b0 I
b0 <"
b0 ="
b0 A"
b0 ?"
b0 @"
b0 `
b0 _
b0 ^
b0 ]
0m
0o
0k
0i
0g
0l
0n
0j
0h
0f
0b
0p
0c
0e
0d
0a
b101 v
0w
0s
b0 t
b0 ("
b0 Z
b0 I"
0u
b0 /
b0 M
0"
1#
b0 %
b0 V
b0 &
b0 U
b0 (
b0 R
b0 )
b0 Q
0*
0+
0,
0-
0.
05
06
#5000
1A
1""
1!"
1~
1}
14
#10000
04
#12000
15
16
#15000
b10010111110000000000000000010011 G"
b10010111110000000000000000010011 ;"
b10010111110000000000000000010011 E"
1r
b1 L
14
#20000
04
#25000
b1 [
b1 8"
b10010111110000000000000000010011 I
b10010111110000000000000000010011 <"
b10 L
14
#30000
04
#35000
b100111110000000000000000100001 ;"
b100111110000000000000000100001 E"
b100111110000000000000000100001 G"
b10 [
b10 8"
b1 ="
b1 A"
b10010111110000000000000000010011 ]
b11 L
14
#40000
04
#45000
b100111110000000000000000110011 ;"
b100111110000000000000000110011 E"
b100111110000000000000000110011 G"
b11 [
b11 8"
b100111110000000000000000100001 I
b100111110000000000000000100001 <"
b10 ="
b10 A"
b10010111110000000000000000010011 ^
b100 L
14
#50000
04
#55000
b100111110000000000000001000101 ;"
b100111110000000000000001000101 E"
b100111110000000000000001000101 G"
b100 [
b100 8"
b100111110000000000000000110011 I
b100111110000000000000000110011 <"
b11 ="
b11 A"
b10010111110000000000000000010011 _
b100111110000000000000000100001 ]
b101 L
14
#60000
04
#65000
b10000000000000000000000000001 ;"
b10000000000000000000000000001 E"
b10000000000000000000000000001 G"
b101 [
b101 8"
b100111110000000000000001000101 I
b100111110000000000000001000101 <"
b100 ="
b100 A"
b10010111110000000000000000010011 `
b100111110000000000000000100001 ^
b100111110000000000000000110011 ]
b110 L
14
#70000
04
#75000
b10000000000000000000000000010 ;"
b10000000000000000000000000010 E"
b10000000000000000000000000010 G"
bx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1 \
bx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1 J"
bx1xxx1xxx1xxx1xxx1xxx1xxx1xxx1 R"
b110 [
b110 8"
b10000000000000000000000000001 I
b10000000000000000000000000001 <"
b101 ="
b101 A"
b100111110000000000000000100001 _
b100111110000000000000000110011 ^
b100111110000000000000001000101 ]
1.
1N
1p
1c
b111 L
14
#80000
04
#85000
b10000000000000000000000000100 ;"
b10000000000000000000000000100 E"
b10000000000000000000000000100 G"
b111 [
b111 8"
b10000000000000000000000000010 I
b10000000000000000000000000010 <"
b110 ="
b110 A"
b10000 q
1Y
1a
b111100 v
b100111110000000000000000100001 `
b100111110000000000000000110011 _
b100111110000000000000001000101 ^
b10000000000000000000000000001 ]
b1000 L
14
#90000
04
#95000
b10000000000000000000000000101 ;"
b10000000000000000000000000101 E"
b10000000000000000000000000101 G"
b1011110101111001 7"
b1011110101111001 +"
b1011110101111001 5"
b1111111111111111 $
b1111111111111111 J
b1111111111111111 '
b1111111111111111 K
b10000000000000000000000000100 I
b10000000000000000000000000100 <"
b111 ="
b111 A"
b111101 v
1s
1w
b1111111111111111 X
b1111111111111111 T
0#
b1111111111111111 %
b1111111111111111 V
b1111111111111111 (
b1111111111111111 R
b1111111111111111 &
b1111111111111111 U
b1 t
b1 ("
b1 Z
b1 I"
b10000 {
14
#100000
04
#105000
b1011111001111001 +"
b1011111001111001 5"
b1011111001111001 7"
b1011110101111001 B
b1011110101111001 ,"
b1 -"
b1 1"
b1 O"
b1 P"
b10000000000000000000000000101 I
b10000000000000000000000000101 <"
1-
1*
1#
b111110 v
14
#110000
04
#115000
b1011111001111001 B
b1011111001111001 ,"
b111100 v
b1111 q
b10 /
b10 M
14
#120000
04
#125000
b1011100101111001 +"
b1011100101111001 5"
b1011100101111001 7"
b100000110000110 '
b100000110000110 K
b10 -"
b10 1"
b10 O"
b10 P"
b100000110000110 T
b0 /
b0 M
0#
0-
0*
b111101 v
b10 t
b10 ("
b10 Z
b10 I"
b10000 {
14
#130000
04
#135000
b1011100101111001 B
b1011100101111001 ,"
b111110 v
1-
1*
1#
14
#140000
04
#145000
b111100 v
b10 /
b10 M
b1110 q
14
#150000
04
#155000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b100011010000110 '
b100011010000110 K
b11 -"
b11 1"
b11 O"
b11 P"
b111101 v
b100011010000110 T
b0 /
b0 M
0#
0-
0*
b11 t
b11 ("
b11 Z
b11 I"
b10000 {
14
#160000
04
#165000
b1011110101111001 B
b1011110101111001 ,"
1-
1*
1#
b111110 v
14
#170000
04
#175000
b111100 v
b1101 q
b10 /
b10 M
14
#180000
04
#185000
b1010101101111001 +"
b1010101101111001 5"
b1010101101111001 7"
b100001010000110 '
b100001010000110 K
b100 -"
b100 1"
b100 O"
b100 P"
b100001010000110 T
b0 /
b0 M
0#
0-
0*
b111101 v
b100 t
b100 ("
b100 Z
b100 I"
b10000 {
14
#190000
04
#195000
b1010101101111001 B
b1010101101111001 ,"
b111110 v
1-
1*
1#
14
#200000
04
#205000
b111100 v
b10 /
b10 M
b1100 q
14
#210000
04
#215000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b101010010000110 '
b101010010000110 K
b101 -"
b101 1"
b101 O"
b101 P"
b111101 v
b101010010000110 T
b0 /
b0 M
0#
0-
0*
b101 t
b101 ("
b101 Z
b101 I"
b10000 {
14
#220000
04
#225000
b1011110101111001 B
b1011110101111001 ,"
1-
1*
1#
b111110 v
14
#230000
04
#235000
b111100 v
b1011 q
b10 /
b10 M
14
#240000
04
#245000
b100001010000110 '
b100001010000110 K
b110 -"
b110 1"
b110 O"
b110 P"
b100001010000110 T
b0 /
b0 M
0#
0-
0*
b111101 v
b110 t
b110 ("
b110 Z
b110 I"
b10000 {
14
#250000
04
#255000
b111110 v
1-
1*
1#
14
#260000
04
#265000
b111100 v
b10 /
b10 M
b1010 q
14
#270000
04
#275000
b1011101001111001 +"
b1011101001111001 5"
b1011101001111001 7"
b111 -"
b111 1"
b111 O"
b111 P"
b111101 v
b0 /
b0 M
0#
0-
0*
b111 t
b111 ("
b111 Z
b111 I"
b10000 {
14
#280000
04
#285000
b1011101001111001 B
b1011101001111001 ,"
1-
1*
1#
b111110 v
14
#290000
04
#295000
b111100 v
b1001 q
b10 /
b10 M
14
#300000
04
#305000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b100010110000110 '
b100010110000110 K
b1000 -"
b1000 1"
b1000 O"
b1000 P"
b100010110000110 T
b0 /
b0 M
0#
0-
0*
b111101 v
b1000 t
b1000 ("
b1000 Z
b1000 I"
b10000 {
14
#310000
04
#315000
b1011110101111001 B
b1011110101111001 ,"
b111110 v
1-
1*
1#
14
#320000
04
#325000
b111100 v
b10 /
b10 M
b1000 q
14
#330000
04
#335000
b100001010000110 '
b100001010000110 K
b1001 -"
b1001 1"
b1001 O"
b1001 P"
b111101 v
b100001010000110 T
b0 /
b0 M
0#
0-
0*
b1001 t
b1001 ("
b1001 Z
b1001 I"
b10000 {
14
#340000
04
#345000
1-
1*
1#
b111110 v
14
#350000
04
#355000
b111100 v
b111 q
b10 /
b10 M
14
#360000
04
#365000
b1010 -"
b1010 1"
b1010 O"
b1010 P"
b0 /
b0 M
0#
0-
0*
b111101 v
b1010 t
b1010 ("
b1010 Z
b1010 I"
b10000 {
14
#370000
04
#375000
b111110 v
1-
1*
1#
14
#380000
04
#385000
b111100 v
b10 /
b10 M
b110 q
14
#390000
04
#395000
b1011 -"
b1011 1"
b1011 O"
b1011 P"
b111101 v
b0 /
b0 M
0#
0-
0*
b1011 t
b1011 ("
b1011 Z
b1011 I"
b10000 {
14
#400000
04
#405000
1-
1*
1#
b111110 v
14
#410000
04
#415000
b111100 v
b101 q
b10 /
b10 M
14
#420000
04
#425000
b1100 -"
b1100 1"
b1100 O"
b1100 P"
b0 /
b0 M
0#
0-
0*
b111101 v
b1100 t
b1100 ("
b1100 Z
b1100 I"
b10000 {
14
#430000
04
#435000
b111110 v
1-
1*
1#
14
#440000
04
#445000
b111100 v
b10 /
b10 M
b100 q
14
#450000
04
#455000
b1101 -"
b1101 1"
b1101 O"
b1101 P"
b111101 v
b0 /
b0 M
0#
0-
0*
b1101 t
b1101 ("
b1101 Z
b1101 I"
b10000 {
14
#460000
04
#465000
1-
1*
1#
b111110 v
14
#470000
04
#475000
b111100 v
b11 q
b10 /
b10 M
14
#480000
04
#485000
b1110 -"
b1110 1"
b1110 O"
b1110 P"
b0 /
b0 M
0#
0-
0*
b111101 v
b1110 t
b1110 ("
b1110 Z
b1110 I"
b10000 {
14
#490000
04
#495000
b111110 v
1-
1*
1#
14
#500000
04
#505000
b111100 v
b10 /
b10 M
b10 q
14
#510000
04
#515000
b1111 -"
b1111 1"
b1111 O"
b1111 P"
b111101 v
b0 /
b0 M
0#
0-
0*
b1111 t
b1111 ("
b1111 Z
b1111 I"
b10000 {
14
#520000
04
#525000
1-
1*
1#
b111110 v
14
#530000
04
#535000
b111100 v
b1 q
b10 /
b10 M
14
#540000
04
#545000
b0 /
b0 M
0#
0-
0*
b111101 v
b10000 {
14
#550000
04
#555000
b111110 v
1-
1*
1#
14
#560000
04
#565000
b111100 v
b10 /
b10 M
b0 q
14
#570000
04
#575000
b0 7"
b0zzzzzzzz +"
b0zzzzzzzz 5"
b111101 v
0s
0w
b0 /
b0 M
0#
0-
0*
b10000 {
14
#580000
04
#585000
1-
1*
1#
b111110 v
14
#590000
04
#595000
b111111 v
b10 /
b10 M
14
#600000
04
#605000
bx '
bx K
bx $
bx J
0Y
0a
b101 v
14
#610000
04
#615000
b100001010000110 '
b100001010000110 K
b1111111111111111 $
b1111111111111111 J
b1000 [
b1000 8"
b100111110000000000000000110011 `
b100111110000000000000001000101 _
b10000000000000000000000000001 ^
b10000000000000000000000000101 ]
0.
1i
b10000 q
1Y
1a
b111100 v
b1001 L
0c
b0 P
b0 |
b0 '"
0O
b1 z
14
#620000
04
#625000
b10000000000000000000000000000011 ;"
b10000000000000000000000000000011 E"
b10000000000000000000000000000011 G"
b1011110101111001 7"
b1011110101111001 +"
b1011110101111001 5"
b1000 ="
b1000 A"
1s
1w
b0 /
b0 M
0#
0-
0*
b0 t
b0 ("
b10000 Z
b10000 I"
b10000 {
14
#630000
04
#635000
b1011111001111001 +"
b1011111001111001 5"
b1011111001111001 7"
b1 -"
b1 1"
b10001 O"
b10001 P"
b10000000000000000000000000000011 I
b10000000000000000000000000000011 <"
b1 t
b1 ("
b10001 Z
b10001 I"
b10000 {
14
#640000
04
#645000
b1011100101111001 +"
b1011100101111001 5"
b1011100101111001 7"
b1011111001111001 B
b1011111001111001 ,"
b10 -"
b10 1"
b10010 O"
b10010 P"
b10 t
b10 ("
b10010 Z
b10010 I"
b10000 {
14
#650000
04
#655000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b100000110000110 '
b100000110000110 K
b1011100101111001 B
b1011100101111001 ,"
b11 -"
b11 1"
b10011 O"
b10011 P"
b100000110000110 T
b11 t
b11 ("
b10011 Z
b10011 I"
b10000 {
14
#660000
04
#665000
b1010101101111001 +"
b1010101101111001 5"
b1010101101111001 7"
b100011010000110 '
b100011010000110 K
b1011110101111001 B
b1011110101111001 ,"
b100 -"
b100 1"
b10100 O"
b10100 P"
b100011010000110 T
b100 t
b100 ("
b10100 Z
b10100 I"
b10000 {
14
#670000
04
#675000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b100001010000110 '
b100001010000110 K
b1010101101111001 B
b1010101101111001 ,"
b101 -"
b101 1"
b10101 O"
b10101 P"
b100001010000110 T
b101 t
b101 ("
b10101 Z
b10101 I"
b10000 {
14
#680000
04
#685000
b101010010000110 '
b101010010000110 K
b1011110101111001 B
b1011110101111001 ,"
b110 -"
b110 1"
b10110 O"
b10110 P"
b101010010000110 T
b110 t
b110 ("
b10110 Z
b10110 I"
b10000 {
14
#690000
04
#695000
b1011101001111001 +"
b1011101001111001 5"
b1011101001111001 7"
b100001010000110 '
b100001010000110 K
b111 -"
b111 1"
b10111 O"
b10111 P"
b100001010000110 T
b111 t
b111 ("
b10111 Z
b10111 I"
b10000 {
14
#700000
04
#705000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b1011101001111001 B
b1011101001111001 ,"
b1000 -"
b1000 1"
b11000 O"
b11000 P"
b1000 t
b1000 ("
b11000 Z
b11000 I"
b10000 {
14
#710000
04
#715000
b100010110000110 '
b100010110000110 K
b1011110101111001 B
b1011110101111001 ,"
b1001 -"
b1001 1"
b11001 O"
b11001 P"
b100010110000110 T
b1001 t
b1001 ("
b11001 Z
b11001 I"
b10000 {
14
#720000
04
#725000
b100001010000110 '
b100001010000110 K
b1010 -"
b1010 1"
b11010 O"
b11010 P"
b100001010000110 T
b1010 t
b1010 ("
b11010 Z
b11010 I"
b10000 {
14
#730000
04
#735000
b1011 -"
b1011 1"
b11011 O"
b11011 P"
b1011 t
b1011 ("
b11011 Z
b11011 I"
b10000 {
14
#740000
04
#745000
b1100 -"
b1100 1"
b11100 O"
b11100 P"
b1100 t
b1100 ("
b11100 Z
b11100 I"
b10000 {
14
#750000
04
#755000
b1101 -"
b1101 1"
b11101 O"
b11101 P"
b1101 t
b1101 ("
b11101 Z
b11101 I"
b10000 {
14
#760000
04
#765000
b1110 -"
b1110 1"
b11110 O"
b11110 P"
b1110 t
b1110 ("
b11110 Z
b11110 I"
b10000 {
14
#770000
04
#775000
b1111 -"
b1111 1"
b11111 O"
b11111 P"
b1111 t
b1111 ("
b11111 Z
b11111 I"
b10000 {
14
#780000
04
#785000
b0 -"
b0 1"
b100000 O"
b100000 P"
b0 t
b0 ("
b100000 Z
b100000 I"
b10000 {
14
#790000
04
#795000
b1011111001111001 +"
b1011111001111001 5"
b1011111001111001 7"
b1 -"
b1 1"
b100001 O"
b100001 P"
b1 t
b1 ("
b100001 Z
b100001 I"
b10000 {
14
#800000
04
#805000
b1011100101111001 +"
b1011100101111001 5"
b1011100101111001 7"
b1011111001111001 B
b1011111001111001 ,"
b10 -"
b10 1"
b100010 O"
b100010 P"
b10 t
b10 ("
b100010 Z
b100010 I"
b10000 {
14
#810000
04
#815000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b100000110000110 '
b100000110000110 K
b1011100101111001 B
b1011100101111001 ,"
b11 -"
b11 1"
b100011 O"
b100011 P"
b100000110000110 T
b11 t
b11 ("
b100011 Z
b100011 I"
b10000 {
14
#820000
04
#825000
b1010101101111001 +"
b1010101101111001 5"
b1010101101111001 7"
b100011010000110 '
b100011010000110 K
b1011110101111001 B
b1011110101111001 ,"
b100 -"
b100 1"
b100100 O"
b100100 P"
b100011010000110 T
b100 t
b100 ("
b100100 Z
b100100 I"
b10000 {
14
#830000
04
#835000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b100001010000110 '
b100001010000110 K
b1010101101111001 B
b1010101101111001 ,"
b101 -"
b101 1"
b100101 O"
b100101 P"
b100001010000110 T
b101 t
b101 ("
b100101 Z
b100101 I"
b10000 {
14
#840000
04
#845000
b101010010000110 '
b101010010000110 K
b1011110101111001 B
b1011110101111001 ,"
b110 -"
b110 1"
b100110 O"
b100110 P"
b101010010000110 T
b110 t
b110 ("
b100110 Z
b100110 I"
b10000 {
14
#850000
04
#855000
b1011101001111001 +"
b1011101001111001 5"
b1011101001111001 7"
b100001010000110 '
b100001010000110 K
b111 -"
b111 1"
b100111 O"
b100111 P"
b100001010000110 T
b111 t
b111 ("
b100111 Z
b100111 I"
b10000 {
14
#860000
04
#865000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b1011101001111001 B
b1011101001111001 ,"
b1000 -"
b1000 1"
b101000 O"
b101000 P"
b1000 t
b1000 ("
b101000 Z
b101000 I"
b10000 {
14
#870000
04
#875000
b100010110000110 '
b100010110000110 K
b1011110101111001 B
b1011110101111001 ,"
b1001 -"
b1001 1"
b101001 O"
b101001 P"
b100010110000110 T
b1001 t
b1001 ("
b101001 Z
b101001 I"
b10000 {
14
#880000
04
#885000
b100001010000110 '
b100001010000110 K
b1010 -"
b1010 1"
b101010 O"
b101010 P"
b100001010000110 T
b1010 t
b1010 ("
b101010 Z
b101010 I"
b10000 {
14
#890000
04
#895000
b1011 -"
b1011 1"
b101011 O"
b101011 P"
b1011 t
b1011 ("
b101011 Z
b101011 I"
b10000 {
14
#900000
04
#905000
b1100 -"
b1100 1"
b101100 O"
b101100 P"
b1100 t
b1100 ("
b101100 Z
b101100 I"
b10000 {
14
#910000
04
#915000
b1101 -"
b1101 1"
b101101 O"
b101101 P"
b1101 t
b1101 ("
b101101 Z
b101101 I"
b10000 {
14
#920000
04
#925000
b1110 -"
b1110 1"
b101110 O"
b101110 P"
b1110 t
b1110 ("
b101110 Z
b101110 I"
b10000 {
14
#930000
04
#935000
b1111 -"
b1111 1"
b101111 O"
b101111 P"
b1111 t
b1111 ("
b101111 Z
b101111 I"
b10000 {
14
#940000
04
#945000
b0 -"
b0 1"
b110000 O"
b110000 P"
b0 t
b0 ("
b110000 Z
b110000 I"
b10000 {
14
#950000
04
#955000
b1011111001111001 +"
b1011111001111001 5"
b1011111001111001 7"
b1 -"
b1 1"
b110001 O"
b110001 P"
b1 t
b1 ("
b110001 Z
b110001 I"
b10000 {
14
#960000
04
#965000
b1011100101111001 +"
b1011100101111001 5"
b1011100101111001 7"
b1011111001111001 B
b1011111001111001 ,"
b10 -"
b10 1"
b110010 O"
b110010 P"
b10 t
b10 ("
b110010 Z
b110010 I"
b10000 {
14
#970000
04
#975000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b100000110000110 '
b100000110000110 K
b1011100101111001 B
b1011100101111001 ,"
b11 -"
b11 1"
b110011 O"
b110011 P"
b100000110000110 T
b11 t
b11 ("
b110011 Z
b110011 I"
b10000 {
14
#980000
04
#985000
b1010101101111001 +"
b1010101101111001 5"
b1010101101111001 7"
b100011010000110 '
b100011010000110 K
b1011110101111001 B
b1011110101111001 ,"
b100 -"
b100 1"
b110100 O"
b110100 P"
b100011010000110 T
b100 t
b100 ("
b110100 Z
b110100 I"
b10000 {
14
#990000
04
#995000
b1011110101111001 +"
b1011110101111001 5"
b1011110101111001 7"
b100001010000110 '
b100001010000110 K
b1010101101111001 B
b1010101101111001 ,"
b101 -"
b101 1"
b110101 O"
b110101 P"
b100001010000110 T
b101 t
b101 ("
b110101 Z
b110101 I"
b10000 {
14
#1000000
04
#1005000
b101010010000110 '
b101010010000110 K
b1011110101111001 B
b1011110101111001 ,"
b110 -"
b110 1"
b110110 O"
b110110 P"
b101010010000110 T
b110 t
b110 ("
b110110 Z
b110110 I"
b10000 {
14
#1010000
04
#1012000
