INFO-FLOW: Workspace C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1/adders_prj/solution1 opened at Wed Oct 02 08:44:05 +0800 2019
Execute     set_part xcvu9p-flgb2104-1-e 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data single -quiet 
Command       ap_part_info done; 1.226 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.105 sec.
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.184 sec.
Command         ap_source done; 0.185 sec.
Execute         ap_part_info -data single -name xcvu9p-flgb2104-1-e 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.253 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.593 sec.
Execute     create_clock -period 3.25 
Execute       config_clock -quiet -name default -period 3.25 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.25ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1/adders_test.c 
Execute       is_xip C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1/adders_test.c 
Execute       is_encrypted C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1/adders.c 
Execute       is_xip C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1/adders.c 
Execute       ap_part_info -name xcvu9p-flgb2104-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.295 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 30.582 sec.
Execute     cleanup_all 
