[HEADER]
magic_cookie={66E99B07-E706-4689-9E80-9B2582898A13}
file_version=1.0
device=PIC18F4620
[PATH_INFO]
BuildDirPolicy=BuildDirIsProjectDir
dir_src=
dir_bin=Z:\Rigel\Firmware\Rigel10\Out
dir_tmp=Z:\Rigel\Firmware\Rigel10\Temp
dir_sin=
dir_inc=E:\MIcrochip\mcc18\h
dir_lib=E:\MIcrochip\mcc18\lib
dir_lkr=
[CAT_FILTERS]
filter_src=*.asm;*.c
filter_inc=*.h;*.inc
filter_obj=*.o
filter_lib=*.lib
filter_lkr=*.lkr
[CAT_SUBFOLDERS]
subfolder_src=
subfolder_inc=
subfolder_obj=
subfolder_lib=
subfolder_lkr=
[FILE_SUBFOLDERS]
file_000=.
file_001=.
file_002=.
file_003=.
file_004=.
file_005=.
file_006=.
file_007=.
file_008=.
file_009=.
file_010=.
file_011=.
file_012=.
file_013=.
file_014=.
file_015=.
file_016=.
file_017=.
file_018=.
file_019=.
file_020=.
file_021=.
file_022=.
file_023=.
file_024=.
file_025=.
file_026=.
file_027=.
file_028=.
file_029=.
file_030=.
file_031=.
file_032=.
[GENERATED_FILES]
file_000=no
file_001=no
file_002=no
file_003=no
file_004=no
file_005=no
file_006=no
file_007=no
file_008=no
file_009=no
file_010=no
file_011=no
file_012=no
file_013=no
file_014=no
file_015=no
file_016=no
file_017=no
file_018=no
file_019=no
file_020=no
file_021=no
file_022=no
file_023=no
file_024=no
file_025=no
file_026=no
file_027=no
file_028=no
file_029=no
file_030=no
file_031=no
file_032=no
[OTHER_FILES]
file_000=no
file_001=no
file_002=no
file_003=no
file_004=no
file_005=no
file_006=no
file_007=no
file_008=no
file_009=no
file_010=no
file_011=no
file_012=no
file_013=no
file_014=no
file_015=no
file_016=no
file_017=no
file_018=no
file_019=no
file_020=no
file_021=no
file_022=no
file_023=no
file_024=no
file_025=no
file_026=no
file_027=no
file_028=no
file_029=no
file_030=no
file_031=no
file_032=no
[FILE_INFO]
file_000=rigel10.c
file_001=RS232.c
file_002=Z:\Rigel\Firmware\Rigel10\TCPIP\UDP.c
file_003=Z:\Rigel\Firmware\Rigel10\TCPIP\ARP.c
file_004=Z:\Rigel\Firmware\Rigel10\TCPIP\Delay.c
file_005=Z:\Rigel\Firmware\Rigel10\TCPIP\ENC28J60.c
file_006=Z:\Rigel\Firmware\Rigel10\TCPIP\Helpers.c
file_007=Z:\Rigel\Firmware\Rigel10\TCPIP\ICMP.c
file_008=Z:\Rigel\Firmware\Rigel10\TCPIP\IP.c
file_009=Z:\Rigel\Firmware\Rigel10\TCPIP\StackTsk.c
file_010=Z:\Rigel\Firmware\Rigel10\TCPIP\TCP.c
file_011=Z:\Rigel\Firmware\Rigel10\TCPIP\Tick.c
file_012=Z:\Rigel\Firmware\Rigel10\TCPIP\UART.c
file_013=defines.h
file_014=rigel10.h
file_015=rs232.h
file_016=Z:\Rigel\Firmware\Rigel10\TCPIP\UDP.h
file_017=Z:\Rigel\Firmware\Rigel10\TCPIP\ARP.h
file_018=Z:\Rigel\Firmware\Rigel10\TCPIP\Compiler.h
file_019=Z:\Rigel\Firmware\Rigel10\TCPIP\Delay.h
file_020=Z:\Rigel\Firmware\Rigel10\TCPIP\ENC28J60.h
file_021=Z:\Rigel\Firmware\Rigel10\TCPIP\GenericTypeDefs.h
file_022=Z:\Rigel\Firmware\Rigel10\TCPIP\HardwareProfile.h
file_023=Z:\Rigel\Firmware\Rigel10\TCPIP\Helpers.h
file_024=Z:\Rigel\Firmware\Rigel10\TCPIP\ICMP.h
file_025=Z:\Rigel\Firmware\Rigel10\TCPIP\IP.h
file_026=Z:\Rigel\Firmware\Rigel10\TCPIP\MAC.h
file_027=Z:\Rigel\Firmware\Rigel10\TCPIP\StackTsk.h
file_028=Z:\Rigel\Firmware\Rigel10\TCPIP\TCP.h
file_029=Z:\Rigel\Firmware\Rigel10\TCPIP\TCPIP.h
file_030=Z:\Rigel\Firmware\Rigel10\TCPIP\TCPIPConfig.h
file_031=Z:\Rigel\Firmware\Rigel10\TCPIP\Tick.h
file_032=Z:\Rigel\Firmware\Rigel10\TCPIP\UART.h
[SUITE_INFO]
suite_guid={5B7D72DD-9861-47BD-9F60-2BE967BF8416}
suite_state=
[TOOL_SETTINGS]
TS{DD2213A8-6310-47B1-8376-9430CDFC013F}=
TS{BFD27FBA-4A02-4C0E-A5E5-B812F3E7707C}=/m"$(BINDIR_)$(TARGETBASE).map" /w /o"$(BINDIR_)Rigel10.cof"
TS{C2AF05E7-1416-4625-923D-E114DB6E2B96}=-Ou- -Ot- -Ob- -Op- -Or- -Od- -Opa-
TS{ADE93A55-C7C7-4D4D-A4BA-59305F7D0391}=
[INSTRUMENTED_TRACE]
enable=0
transport=0
format=0
[CUSTOM_BUILD]
Pre-Build=
Pre-BuildEnabled=1
Post-Build=
Post-BuildEnabled=1
