/*
Developer   - Sriram Venkata Krishna
Date        - 11-08-2025
Processor   - ATmega8
*/

/*
Experiment	- 2
Question	- 3
*/

;2.3 - 4-Bit Addition from a Single 8-Bit GPR

.CSEG

SETUP :
	LDI ZL, LOW(NUM<<1);
	LDI XH, 0x00;
	LDI XL, 0x60;


LOOP : 
	LPM R1, Z;
	MOV R16, R1;
	ANDI R16, 0x0F;
	MOV R17, R1;
	SWAP R17;
	ANDI R17, 0x0F;
	ADD R16, R17;

DONE :
	ST X, R16;
	NOP;

NUM: .db 0x67;
