Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 16:52:27 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |              29 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                             Enable Signal                             |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1                          | bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/p_1_in |                1 |              5 |         5.00 |
|  ap_clk      |                                                                       | ap_rst                                               |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten36_fu_110 |                                                      |                6 |             13 |         2.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7                          |                                                      |                7 |             16 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7                          | bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/p_1_in |                4 |             16 |         4.00 |
|  ap_clk      |                                                                       |                                                      |                9 |             36 |         4.00 |
+--------------+-----------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


