EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 17
Title "Open HF SDR FPGA Sheet"
Date "2021-01-16"
Rev ""
Comp "HA5KFU"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1150 1100 1250 400 
U 6004ACB3
F0 "Sheet6004ACB2" 50
F1 "sdr.sch" 50
F2 "ADC" I R 2400 1200 50 
F3 "DAC" I R 2400 1400 50 
F4 "CONTROL" I R 2400 1300 50 
$EndSheet
$Sheet
S 3100 1100 1250 400 
U 6004B243
F0 "Sheet6004B242" 50
F1 "fpga.sch" 50
F2 "ADC" I L 3100 1200 50 
F3 "DAC" I L 3100 1400 50 
F4 "CONTROL" I L 3100 1300 50 
F5 "SDR_CONTROL" I R 4350 1200 50 
$EndSheet
$Sheet
S 3100 1950 1250 450 
U 6004B327
F0 "Sheet6004B326" 50
F1 "fpga_2.sch" 50
F2 "Buttons" I L 3100 2050 50 
F3 "Leds" O L 3100 2150 50 
F4 "T_DATA" I R 4350 2050 50 
F5 "R_DATA" I R 4350 2150 50 
$EndSheet
$Sheet
S 1150 4250 1250 450 
U 6004B3B4
F0 "Sheet6004B3B3" 50
F1 "power_supply.sch" 50
$EndSheet
$Sheet
S 3100 2850 1250 450 
U 6005349A
F0 "Sheet60053499" 50
F1 "programmer.sch" 50
F2 "SDR_CONTROL" I R 4350 3150 50 
F3 "T_DATA" I R 4350 3050 50 
F4 "R_DATA" I R 4350 2950 50 
$EndSheet
$Sheet
S 1150 1950 1250 450 
U 608DD7ED
F0 "Sheet608DD7EC" 50
F1 "human_in_out.sch" 50
F2 "Leds" I R 2400 2150 50 
F3 "Buttons" O R 2400 2050 50 
$EndSheet
Wire Bus Line
	2400 2050 3100 2050
Wire Bus Line
	2400 1400 3100 1400
Wire Bus Line
	2400 1300 3100 1300
Wire Bus Line
	2400 1200 3100 1200
Wire Bus Line
	2400 2150 3100 2150
Wire Bus Line
	4350 2150 4400 2150
Wire Bus Line
	4400 2150 4400 2950
Wire Bus Line
	4400 2950 4350 2950
Wire Bus Line
	4350 2050 4450 2050
Wire Bus Line
	4450 2050 4450 3050
Wire Bus Line
	4450 3050 4350 3050
Wire Bus Line
	4350 3150 4500 3150
Wire Bus Line
	4500 3150 4500 1200
Wire Bus Line
	4500 1200 4350 1200
$EndSCHEMATC
