{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646751079728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646751079728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  8 08:51:19 2022 " "Processing started: Tue Mar  8 08:51:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646751079728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751079728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum -c sum " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum -c sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751079728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646751079852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646751079852 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(9) " "Verilog HDL information at clk_divider.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/clk_divider.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646751085278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646751085280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646751085280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085280 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sum.v(42) " "Verilog HDL information at sum.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646751085280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START sum.v(2) " "Verilog HDL Declaration information at sum.v(2): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646751085280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "units UNITS sum.v(11) " "Verilog HDL Declaration information at sum.v(11): object \"units\" differs only in case from object \"UNITS\" in the same scope" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646751085280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decenas DECENAS sum.v(11) " "Verilog HDL Declaration information at sum.v(11): object \"decenas\" differs only in case from object \"DECENAS\" in the same scope" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646751085280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "centenas CENTENAS sum.v(11) " "Verilog HDL Declaration information at sum.v(11): object \"centenas\" differs only in case from object \"CENTENAS\" in the same scope" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646751085280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.v 1 1 " "Found 1 design units, including 1 entities, in source file sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646751085281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646751085281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tb " "Found entity 1: sum_tb" {  } { { "sum_tb.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646751085281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unit sum.v(73) " "Verilog HDL Implicit Net warning at sum.v(73): created implicit net for \"unit\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646751085281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum " "Elaborating entity \"sum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646751085307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "units sum.v(11) " "Verilog HDL or VHDL warning at sum.v(11): object \"units\" assigned a value but never read" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iterations sum.v(55) " "Verilog HDL Always Construct warning at sum.v(55): variable \"iterations\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data sum.v(55) " "Verilog HDL Always Construct warning at sum.v(55): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "accumulator sum.v(56) " "Verilog HDL Always Construct warning at sum.v(56): variable \"accumulator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iterations sum.v(56) " "Verilog HDL Always Construct warning at sum.v(56): variable \"iterations\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "accumulator sum.v(64) " "Verilog HDL Always Construct warning at sum.v(64): variable \"accumulator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sum.v(64) " "Verilog HDL assignment warning at sum.v(64): truncated value with size 32 to match size of target (11)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "accumulator sum.v(65) " "Verilog HDL Always Construct warning at sum.v(65): variable \"accumulator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sum.v(65) " "Verilog HDL assignment warning at sum.v(65): truncated value with size 32 to match size of target (11)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "accumulator sum.v(66) " "Verilog HDL Always Construct warning at sum.v(66): variable \"accumulator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sum.v(66) " "Verilog HDL assignment warning at sum.v(66): truncated value with size 32 to match size of target (11)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hardReset sum.v(42) " "Verilog HDL Always Construct warning at sum.v(42): inferring latch(es) for variable \"hardReset\", which holds its previous value in one or more paths through the always construct" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "accumulator sum.v(42) " "Verilog HDL Always Construct warning at sum.v(42): inferring latch(es) for variable \"accumulator\", which holds its previous value in one or more paths through the always construct" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counterEnable sum.v(42) " "Verilog HDL Always Construct warning at sum.v(42): inferring latch(es) for variable \"counterEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status_indicator sum.v(42) " "Verilog HDL Always Construct warning at sum.v(42): inferring latch(es) for variable \"status_indicator\", which holds its previous value in one or more paths through the always construct" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decenas sum.v(42) " "Verilog HDL Always Construct warning at sum.v(42): inferring latch(es) for variable \"decenas\", which holds its previous value in one or more paths through the always construct" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "centenas sum.v(42) " "Verilog HDL Always Construct warning at sum.v(42): inferring latch(es) for variable \"centenas\", which holds its previous value in one or more paths through the always construct" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[0\] sum.v(42) " "Inferred latch for \"centenas\[0\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[1\] sum.v(42) " "Inferred latch for \"centenas\[1\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[2\] sum.v(42) " "Inferred latch for \"centenas\[2\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[3\] sum.v(42) " "Inferred latch for \"centenas\[3\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[4\] sum.v(42) " "Inferred latch for \"centenas\[4\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[5\] sum.v(42) " "Inferred latch for \"centenas\[5\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[6\] sum.v(42) " "Inferred latch for \"centenas\[6\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[7\] sum.v(42) " "Inferred latch for \"centenas\[7\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[8\] sum.v(42) " "Inferred latch for \"centenas\[8\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[9\] sum.v(42) " "Inferred latch for \"centenas\[9\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[10\] sum.v(42) " "Inferred latch for \"centenas\[10\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[0\] sum.v(42) " "Inferred latch for \"decenas\[0\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[1\] sum.v(42) " "Inferred latch for \"decenas\[1\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[2\] sum.v(42) " "Inferred latch for \"decenas\[2\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[3\] sum.v(42) " "Inferred latch for \"decenas\[3\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[4\] sum.v(42) " "Inferred latch for \"decenas\[4\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[5\] sum.v(42) " "Inferred latch for \"decenas\[5\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[6\] sum.v(42) " "Inferred latch for \"decenas\[6\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[7\] sum.v(42) " "Inferred latch for \"decenas\[7\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[8\] sum.v(42) " "Inferred latch for \"decenas\[8\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[9\] sum.v(42) " "Inferred latch for \"decenas\[9\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[10\] sum.v(42) " "Inferred latch for \"decenas\[10\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_indicator\[0\] sum.v(42) " "Inferred latch for \"status_indicator\[0\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_indicator\[1\] sum.v(42) " "Inferred latch for \"status_indicator\[1\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counterEnable sum.v(42) " "Inferred latch for \"counterEnable\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[0\] sum.v(42) " "Inferred latch for \"accumulator\[0\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[1\] sum.v(42) " "Inferred latch for \"accumulator\[1\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[2\] sum.v(42) " "Inferred latch for \"accumulator\[2\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[3\] sum.v(42) " "Inferred latch for \"accumulator\[3\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[4\] sum.v(42) " "Inferred latch for \"accumulator\[4\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[5\] sum.v(42) " "Inferred latch for \"accumulator\[5\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[6\] sum.v(42) " "Inferred latch for \"accumulator\[6\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085308 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[7\] sum.v(42) " "Inferred latch for \"accumulator\[7\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085309 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[8\] sum.v(42) " "Inferred latch for \"accumulator\[8\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085309 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[9\] sum.v(42) " "Inferred latch for \"accumulator\[9\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085309 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "accumulator\[10\] sum.v(42) " "Inferred latch for \"accumulator\[10\]\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085309 "|sum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hardReset sum.v(42) " "Inferred latch for \"hardReset\" at sum.v(42)" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751085309 "|sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:New_Clock " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:New_Clock\"" {  } { { "sum.v" "New_Clock" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646751085309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:COUNT " "Elaborating entity \"counter\" for hierarchy \"counter:COUNT\"" {  } { { "sum.v" "COUNT" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646751085310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:UNITS " "Elaborating entity \"BCD\" for hierarchy \"BCD:UNITS\"" {  } { { "sum.v" "UNITS" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646751085310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decenas\[3\] " "LATCH primitive \"decenas\[3\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decenas\[2\] " "LATCH primitive \"decenas\[2\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decenas\[1\] " "LATCH primitive \"decenas\[1\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decenas\[0\] " "LATCH primitive \"decenas\[0\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "centenas\[6\] " "LATCH primitive \"centenas\[6\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "centenas\[5\] " "LATCH primitive \"centenas\[5\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "centenas\[4\] " "LATCH primitive \"centenas\[4\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "centenas\[3\] " "LATCH primitive \"centenas\[3\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "centenas\[2\] " "LATCH primitive \"centenas\[2\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "centenas\[1\] " "LATCH primitive \"centenas\[1\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "centenas\[0\] " "LATCH primitive \"centenas\[0\]\" is permanently disabled" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1646751085489 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646751085647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[0\]\$latch " "Latch accumulator\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[1\]\$latch " "Latch accumulator\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[2\]\$latch " "Latch accumulator\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[3\]\$latch " "Latch accumulator\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[4\]\$latch " "Latch accumulator\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[5\]\$latch " "Latch accumulator\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[6\]\$latch " "Latch accumulator\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[7\]\$latch " "Latch accumulator\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[8\]\$latch " "Latch accumulator\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[9\]\$latch " "Latch accumulator\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "accumulator\[10\]\$latch " "Latch accumulator\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.COMPUTING " "Ports D and ENA on the latch are fed by the same signal current_state.COMPUTING" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646751085652 ""}  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646751085652 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "status_indicator\[0\] VCC " "Pin \"status_indicator\[0\]\" is stuck at VCC" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|status_indicator[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status_indicator\[1\] VCC " "Pin \"status_indicator\[1\]\" is stuck at VCC" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|status_indicator[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[0\] GND " "Pin \"display_units\[0\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_units[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[1\] GND " "Pin \"display_units\[1\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_units[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[2\] GND " "Pin \"display_units\[2\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_units[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[3\] GND " "Pin \"display_units\[3\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_units[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[4\] GND " "Pin \"display_units\[4\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_units[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[5\] GND " "Pin \"display_units\[5\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_units[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_units\[6\] VCC " "Pin \"display_units\[6\]\" is stuck at VCC" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_units[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[0\] GND " "Pin \"display_decenas\[0\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_decenas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[1\] GND " "Pin \"display_decenas\[1\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_decenas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[2\] GND " "Pin \"display_decenas\[2\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_decenas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[3\] GND " "Pin \"display_decenas\[3\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_decenas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[4\] GND " "Pin \"display_decenas\[4\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_decenas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[5\] GND " "Pin \"display_decenas\[5\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_decenas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_decenas\[6\] VCC " "Pin \"display_decenas\[6\]\" is stuck at VCC" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_decenas[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[0\] GND " "Pin \"display_centenas\[0\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_centenas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[1\] GND " "Pin \"display_centenas\[1\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_centenas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[2\] GND " "Pin \"display_centenas\[2\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_centenas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[3\] GND " "Pin \"display_centenas\[3\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_centenas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[4\] GND " "Pin \"display_centenas\[4\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_centenas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[5\] GND " "Pin \"display_centenas\[5\]\" is stuck at GND" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_centenas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_centenas\[6\] VCC " "Pin \"display_centenas\[6\]\" is stuck at VCC" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646751085660 "|sum|display_centenas[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646751085660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646751085725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646751086015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/paok/Documents/Verilog_Labs/Sumatoria/output_files/sum.map.smsg " "Generated suppressed messages file /home/paok/Documents/Verilog_Labs/Sumatoria/output_files/sum.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751086030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646751086091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646751086091 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646751086113 "|sum|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646751086113 "|sum|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646751086113 "|sum|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646751086113 "|sum|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646751086113 "|sum|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "sum.v" "" { Text "/home/paok/Documents/Verilog_Labs/Sumatoria/sum.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646751086113 "|sum|data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646751086113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646751086113 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646751086113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646751086113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646751086113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646751086119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  8 08:51:26 2022 " "Processing ended: Tue Mar  8 08:51:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646751086119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646751086119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646751086119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646751086119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646751172345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646751172346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  8 08:52:52 2022 " "Processing started: Tue Mar  8 08:52:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646751172346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646751172346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp sum -c sum --netlist_type=sgate " "Command: quartus_npp sum -c sum --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646751172346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1646751172385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646751172395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  8 08:52:52 2022 " "Processing ended: Tue Mar  8 08:52:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646751172395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646751172395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646751172395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646751172395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646751173408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646751173409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  8 08:52:53 2022 " "Processing started: Tue Mar  8 08:52:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646751173409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646751173409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp sum -c sum --netlist_type=sm_process " "Command: quartus_npp sum -c sum --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646751173409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1646751173449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646751173462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  8 08:52:53 2022 " "Processing ended: Tue Mar  8 08:52:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646751173462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646751173462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646751173462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646751173462 ""}
