// Seed: 3770077807
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_4 = id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri1  id_3;
  uwire id_4;
  wire  id_5 = 1;
  module_0(
      id_4, id_4, id_5
  );
  always @(id_3) begin
    if (id_4 | 1'b0) begin
      id_2 <= 1;
    end else begin
      assume (1'b0);
      id_1 <= 1;
      if (id_5)
        if (1'b0) id_3 = 1;
        else begin
          $display;
        end
      else id_2 <= 1 & id_1;
    end
  end
endmodule
