.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH timing_disable_test_signal_arc  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBtiming_disable_test_signal_arc\fR \-  When set to true, timing analysis will not analyze the signal arcs coming from or going to the test pin
.SH Syntax \fBtiming_disable_test_signal_arc\fR  {true | false}  Default: false
.P When set to true, timing analysis will not analyze the signal arcs coming from or going to the test pin. Such pins are marked in the timing library with either the test_scan_in, the test_scan_enable attribute for the input pin, the test_scan_clock attribute for the input clock pin, or the test_output_only attribute for the output pin.
.P The following are the equivalent Liberty and TLF pin attributes:
.P Table 41-1  Liberty and TLF Pin Attributes   "\fB              Type            \fR" Liberty                            TLF              "\fBenable\fR" test_scan_enable  SCAN_PINTYPE (ENABLE)  "\fBinput\fR" test_scan_in  SCAN_PINTYPE (INPUT)  "\fBinput clock\fR" test_scan_clock  SCAN_PINTYPE (CLOCK)  "\fBoutput\fR" test_output_only  SCAN_PINTYPE (OUTPUT)
.P To set this global variable, use the set_global command.
