
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ldattach_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014d8 <.init>:
  4014d8:	stp	x29, x30, [sp, #-16]!
  4014dc:	mov	x29, sp
  4014e0:	bl	401950 <ferror@plt+0x60>
  4014e4:	ldp	x29, x30, [sp], #16
  4014e8:	ret

Disassembly of section .plt:

00000000004014f0 <memcpy@plt-0x20>:
  4014f0:	stp	x16, x30, [sp, #-16]!
  4014f4:	adrp	x16, 414000 <ferror@plt+0x12710>
  4014f8:	ldr	x17, [x16, #4088]
  4014fc:	add	x16, x16, #0xff8
  401500:	br	x17
  401504:	nop
  401508:	nop
  40150c:	nop

0000000000401510 <memcpy@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13710>
  401514:	ldr	x17, [x16]
  401518:	add	x16, x16, #0x0
  40151c:	br	x17

0000000000401520 <_exit@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13710>
  401524:	ldr	x17, [x16, #8]
  401528:	add	x16, x16, #0x8
  40152c:	br	x17

0000000000401530 <strtok@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13710>
  401534:	ldr	x17, [x16, #16]
  401538:	add	x16, x16, #0x10
  40153c:	br	x17

0000000000401540 <strtoul@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13710>
  401544:	ldr	x17, [x16, #24]
  401548:	add	x16, x16, #0x18
  40154c:	br	x17

0000000000401550 <strlen@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13710>
  401554:	ldr	x17, [x16, #32]
  401558:	add	x16, x16, #0x20
  40155c:	br	x17

0000000000401560 <fputs@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13710>
  401564:	ldr	x17, [x16, #40]
  401568:	add	x16, x16, #0x28
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13710>
  401574:	ldr	x17, [x16, #48]
  401578:	add	x16, x16, #0x30
  40157c:	br	x17

0000000000401580 <dup@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13710>
  401584:	ldr	x17, [x16, #56]
  401588:	add	x16, x16, #0x38
  40158c:	br	x17

0000000000401590 <strtoimax@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13710>
  401594:	ldr	x17, [x16, #64]
  401598:	add	x16, x16, #0x40
  40159c:	br	x17

00000000004015a0 <daemon@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4015a4:	ldr	x17, [x16, #72]
  4015a8:	add	x16, x16, #0x48
  4015ac:	br	x17

00000000004015b0 <strtod@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4015b4:	ldr	x17, [x16, #80]
  4015b8:	add	x16, x16, #0x50
  4015bc:	br	x17

00000000004015c0 <pause@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4015c4:	ldr	x17, [x16, #88]
  4015c8:	add	x16, x16, #0x58
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4015d4:	ldr	x17, [x16, #96]
  4015d8:	add	x16, x16, #0x60
  4015dc:	br	x17

00000000004015e0 <fputc@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4015e4:	ldr	x17, [x16, #104]
  4015e8:	add	x16, x16, #0x68
  4015ec:	br	x17

00000000004015f0 <snprintf@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4015f4:	ldr	x17, [x16, #112]
  4015f8:	add	x16, x16, #0x70
  4015fc:	br	x17

0000000000401600 <localeconv@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13710>
  401604:	ldr	x17, [x16, #120]
  401608:	add	x16, x16, #0x78
  40160c:	br	x17

0000000000401610 <tcgetattr@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13710>
  401614:	ldr	x17, [x16, #128]
  401618:	add	x16, x16, #0x80
  40161c:	br	x17

0000000000401620 <fileno@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13710>
  401624:	ldr	x17, [x16, #136]
  401628:	add	x16, x16, #0x88
  40162c:	br	x17

0000000000401630 <signal@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13710>
  401634:	ldr	x17, [x16, #144]
  401638:	add	x16, x16, #0x90
  40163c:	br	x17

0000000000401640 <malloc@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13710>
  401644:	ldr	x17, [x16, #152]
  401648:	add	x16, x16, #0x98
  40164c:	br	x17

0000000000401650 <open@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13710>
  401654:	ldr	x17, [x16, #160]
  401658:	add	x16, x16, #0xa0
  40165c:	br	x17

0000000000401660 <strncmp@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13710>
  401664:	ldr	x17, [x16, #168]
  401668:	add	x16, x16, #0xa8
  40166c:	br	x17

0000000000401670 <bindtextdomain@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13710>
  401674:	ldr	x17, [x16, #176]
  401678:	add	x16, x16, #0xb0
  40167c:	br	x17

0000000000401680 <__libc_start_main@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13710>
  401684:	ldr	x17, [x16, #184]
  401688:	add	x16, x16, #0xb8
  40168c:	br	x17

0000000000401690 <fgetc@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13710>
  401694:	ldr	x17, [x16, #192]
  401698:	add	x16, x16, #0xc0
  40169c:	br	x17

00000000004016a0 <sleep@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4016a4:	ldr	x17, [x16, #200]
  4016a8:	add	x16, x16, #0xc8
  4016ac:	br	x17

00000000004016b0 <vwarnx@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4016b4:	ldr	x17, [x16, #208]
  4016b8:	add	x16, x16, #0xd0
  4016bc:	br	x17

00000000004016c0 <strcasecmp@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4016c4:	ldr	x17, [x16, #216]
  4016c8:	add	x16, x16, #0xd8
  4016cc:	br	x17

00000000004016d0 <strdup@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4016d4:	ldr	x17, [x16, #224]
  4016d8:	add	x16, x16, #0xe0
  4016dc:	br	x17

00000000004016e0 <close@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4016e4:	ldr	x17, [x16, #232]
  4016e8:	add	x16, x16, #0xe8
  4016ec:	br	x17

00000000004016f0 <__gmon_start__@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4016f4:	ldr	x17, [x16, #240]
  4016f8:	add	x16, x16, #0xf0
  4016fc:	br	x17

0000000000401700 <write@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13710>
  401704:	ldr	x17, [x16, #248]
  401708:	add	x16, x16, #0xf8
  40170c:	br	x17

0000000000401710 <strtoumax@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x13710>
  401714:	ldr	x17, [x16, #256]
  401718:	add	x16, x16, #0x100
  40171c:	br	x17

0000000000401720 <abort@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x13710>
  401724:	ldr	x17, [x16, #264]
  401728:	add	x16, x16, #0x108
  40172c:	br	x17

0000000000401730 <textdomain@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x13710>
  401734:	ldr	x17, [x16, #272]
  401738:	add	x16, x16, #0x110
  40173c:	br	x17

0000000000401740 <getopt_long@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x13710>
  401744:	ldr	x17, [x16, #280]
  401748:	add	x16, x16, #0x118
  40174c:	br	x17

0000000000401750 <strcmp@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x13710>
  401754:	ldr	x17, [x16, #288]
  401758:	add	x16, x16, #0x120
  40175c:	br	x17

0000000000401760 <warn@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x13710>
  401764:	ldr	x17, [x16, #296]
  401768:	add	x16, x16, #0x128
  40176c:	br	x17

0000000000401770 <__ctype_b_loc@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x13710>
  401774:	ldr	x17, [x16, #304]
  401778:	add	x16, x16, #0x130
  40177c:	br	x17

0000000000401780 <strtol@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x13710>
  401784:	ldr	x17, [x16, #312]
  401788:	add	x16, x16, #0x138
  40178c:	br	x17

0000000000401790 <cfsetspeed@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x13710>
  401794:	ldr	x17, [x16, #320]
  401798:	add	x16, x16, #0x140
  40179c:	br	x17

00000000004017a0 <free@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4017a4:	ldr	x17, [x16, #328]
  4017a8:	add	x16, x16, #0x148
  4017ac:	br	x17

00000000004017b0 <nanosleep@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4017b4:	ldr	x17, [x16, #336]
  4017b8:	add	x16, x16, #0x150
  4017bc:	br	x17

00000000004017c0 <vasprintf@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4017c4:	ldr	x17, [x16, #344]
  4017c8:	add	x16, x16, #0x158
  4017cc:	br	x17

00000000004017d0 <strndup@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4017d4:	ldr	x17, [x16, #352]
  4017d8:	add	x16, x16, #0x160
  4017dc:	br	x17

00000000004017e0 <strspn@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4017e4:	ldr	x17, [x16, #360]
  4017e8:	add	x16, x16, #0x168
  4017ec:	br	x17

00000000004017f0 <strchr@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4017f4:	ldr	x17, [x16, #368]
  4017f8:	add	x16, x16, #0x170
  4017fc:	br	x17

0000000000401800 <fflush@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x13710>
  401804:	ldr	x17, [x16, #376]
  401808:	add	x16, x16, #0x178
  40180c:	br	x17

0000000000401810 <warnx@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x13710>
  401814:	ldr	x17, [x16, #384]
  401818:	add	x16, x16, #0x180
  40181c:	br	x17

0000000000401820 <memchr@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x13710>
  401824:	ldr	x17, [x16, #392]
  401828:	add	x16, x16, #0x188
  40182c:	br	x17

0000000000401830 <tcsetattr@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x13710>
  401834:	ldr	x17, [x16, #400]
  401838:	add	x16, x16, #0x190
  40183c:	br	x17

0000000000401840 <isatty@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x13710>
  401844:	ldr	x17, [x16, #408]
  401848:	add	x16, x16, #0x198
  40184c:	br	x17

0000000000401850 <cfmakeraw@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x13710>
  401854:	ldr	x17, [x16, #416]
  401858:	add	x16, x16, #0x1a0
  40185c:	br	x17

0000000000401860 <dcgettext@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x13710>
  401864:	ldr	x17, [x16, #424]
  401868:	add	x16, x16, #0x1a8
  40186c:	br	x17

0000000000401870 <errx@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x13710>
  401874:	ldr	x17, [x16, #432]
  401878:	add	x16, x16, #0x1b0
  40187c:	br	x17

0000000000401880 <strcspn@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x13710>
  401884:	ldr	x17, [x16, #440]
  401888:	add	x16, x16, #0x1b8
  40188c:	br	x17

0000000000401890 <printf@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x13710>
  401894:	ldr	x17, [x16, #448]
  401898:	add	x16, x16, #0x1c0
  40189c:	br	x17

00000000004018a0 <__errno_location@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4018a4:	ldr	x17, [x16, #456]
  4018a8:	add	x16, x16, #0x1c8
  4018ac:	br	x17

00000000004018b0 <fprintf@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4018b4:	ldr	x17, [x16, #464]
  4018b8:	add	x16, x16, #0x1d0
  4018bc:	br	x17

00000000004018c0 <err@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4018c4:	ldr	x17, [x16, #472]
  4018c8:	add	x16, x16, #0x1d8
  4018cc:	br	x17

00000000004018d0 <ioctl@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4018d4:	ldr	x17, [x16, #480]
  4018d8:	add	x16, x16, #0x1e0
  4018dc:	br	x17

00000000004018e0 <setlocale@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4018e4:	ldr	x17, [x16, #488]
  4018e8:	add	x16, x16, #0x1e8
  4018ec:	br	x17

00000000004018f0 <ferror@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x13710>
  4018f4:	ldr	x17, [x16, #496]
  4018f8:	add	x16, x16, #0x1f0
  4018fc:	br	x17

Disassembly of section .text:

0000000000401900 <.text>:
  401900:	mov	x29, #0x0                   	// #0
  401904:	mov	x30, #0x0                   	// #0
  401908:	mov	x5, x0
  40190c:	ldr	x1, [sp]
  401910:	add	x2, sp, #0x8
  401914:	mov	x6, sp
  401918:	movz	x0, #0x0, lsl #48
  40191c:	movk	x0, #0x0, lsl #32
  401920:	movk	x0, #0x40, lsl #16
  401924:	movk	x0, #0x1a0c
  401928:	movz	x3, #0x0, lsl #48
  40192c:	movk	x3, #0x0, lsl #32
  401930:	movk	x3, #0x40, lsl #16
  401934:	movk	x3, #0x3f18
  401938:	movz	x4, #0x0, lsl #48
  40193c:	movk	x4, #0x0, lsl #32
  401940:	movk	x4, #0x40, lsl #16
  401944:	movk	x4, #0x3f98
  401948:	bl	401680 <__libc_start_main@plt>
  40194c:	bl	401720 <abort@plt>
  401950:	adrp	x0, 414000 <ferror@plt+0x12710>
  401954:	ldr	x0, [x0, #4064]
  401958:	cbz	x0, 401960 <ferror@plt+0x70>
  40195c:	b	4016f0 <__gmon_start__@plt>
  401960:	ret
  401964:	nop
  401968:	adrp	x0, 415000 <ferror@plt+0x13710>
  40196c:	add	x0, x0, #0x210
  401970:	adrp	x1, 415000 <ferror@plt+0x13710>
  401974:	add	x1, x1, #0x210
  401978:	cmp	x1, x0
  40197c:	b.eq	401994 <ferror@plt+0xa4>  // b.none
  401980:	adrp	x1, 403000 <ferror@plt+0x1710>
  401984:	ldr	x1, [x1, #4040]
  401988:	cbz	x1, 401994 <ferror@plt+0xa4>
  40198c:	mov	x16, x1
  401990:	br	x16
  401994:	ret
  401998:	adrp	x0, 415000 <ferror@plt+0x13710>
  40199c:	add	x0, x0, #0x210
  4019a0:	adrp	x1, 415000 <ferror@plt+0x13710>
  4019a4:	add	x1, x1, #0x210
  4019a8:	sub	x1, x1, x0
  4019ac:	lsr	x2, x1, #63
  4019b0:	add	x1, x2, x1, asr #3
  4019b4:	cmp	xzr, x1, asr #1
  4019b8:	asr	x1, x1, #1
  4019bc:	b.eq	4019d4 <ferror@plt+0xe4>  // b.none
  4019c0:	adrp	x2, 403000 <ferror@plt+0x1710>
  4019c4:	ldr	x2, [x2, #4048]
  4019c8:	cbz	x2, 4019d4 <ferror@plt+0xe4>
  4019cc:	mov	x16, x2
  4019d0:	br	x16
  4019d4:	ret
  4019d8:	stp	x29, x30, [sp, #-32]!
  4019dc:	mov	x29, sp
  4019e0:	str	x19, [sp, #16]
  4019e4:	adrp	x19, 415000 <ferror@plt+0x13710>
  4019e8:	ldrb	w0, [x19, #568]
  4019ec:	cbnz	w0, 4019fc <ferror@plt+0x10c>
  4019f0:	bl	401968 <ferror@plt+0x78>
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	strb	w0, [x19, #568]
  4019fc:	ldr	x19, [sp, #16]
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	b	401998 <ferror@plt+0xa8>
  401a0c:	sub	sp, sp, #0x140
  401a10:	stp	x20, x19, [sp, #304]
  401a14:	adrp	x19, 402000 <ferror@plt+0x710>
  401a18:	add	x19, x19, #0x208
  401a1c:	stp	x28, x27, [sp, #240]
  401a20:	mov	x27, x1
  401a24:	mov	w28, w0
  401a28:	mov	w0, #0x9                   	// #9
  401a2c:	mov	x1, x19
  401a30:	stp	x29, x30, [sp, #224]
  401a34:	stp	x26, x25, [sp, #256]
  401a38:	stp	x24, x23, [sp, #272]
  401a3c:	stp	x22, x21, [sp, #288]
  401a40:	add	x29, sp, #0xe0
  401a44:	bl	401630 <signal@plt>
  401a48:	mov	w0, #0x2                   	// #2
  401a4c:	mov	x1, x19
  401a50:	bl	401630 <signal@plt>
  401a54:	adrp	x1, 404000 <ferror@plt+0x2710>
  401a58:	add	x1, x1, #0x7cf
  401a5c:	mov	w0, #0x6                   	// #6
  401a60:	bl	4018e0 <setlocale@plt>
  401a64:	adrp	x19, 404000 <ferror@plt+0x2710>
  401a68:	add	x19, x19, #0x4a9
  401a6c:	adrp	x1, 404000 <ferror@plt+0x2710>
  401a70:	add	x1, x1, #0x4b4
  401a74:	mov	x0, x19
  401a78:	bl	401670 <bindtextdomain@plt>
  401a7c:	mov	x0, x19
  401a80:	bl	401730 <textdomain@plt>
  401a84:	adrp	x0, 402000 <ferror@plt+0x710>
  401a88:	add	x0, x0, #0x5a8
  401a8c:	bl	403fa0 <ferror@plt+0x26b0>
  401a90:	cbz	w28, 402150 <ferror@plt+0x860>
  401a94:	adrp	x2, 404000 <ferror@plt+0x2710>
  401a98:	adrp	x3, 404000 <ferror@plt+0x2710>
  401a9c:	add	x2, x2, #0x4d0
  401aa0:	add	x3, x3, #0x20
  401aa4:	mov	w0, w28
  401aa8:	mov	x1, x27
  401aac:	mov	x4, xzr
  401ab0:	bl	401740 <getopt_long@plt>
  401ab4:	tbnz	w0, #31, 401cd4 <ferror@plt+0x3e4>
  401ab8:	mov	w8, #0x2d                  	// #45
  401abc:	stp	wzr, w8, [sp, #16]
  401ac0:	adrp	x21, 404000 <ferror@plt+0x2710>
  401ac4:	adrp	x24, 404000 <ferror@plt+0x2710>
  401ac8:	adrp	x20, 404000 <ferror@plt+0x2710>
  401acc:	adrp	x26, 404000 <ferror@plt+0x2710>
  401ad0:	mov	w8, #0x2d                  	// #45
  401ad4:	mov	x19, xzr
  401ad8:	mov	w23, wzr
  401adc:	add	x21, x21, #0x4d0
  401ae0:	add	x24, x24, #0x6f2
  401ae4:	add	x20, x20, #0x71b
  401ae8:	add	x26, x26, #0x350
  401aec:	mov	w25, #0x1                   	// #1
  401af0:	stp	w8, wzr, [sp, #28]
  401af4:	mov	w8, #0x2d                  	// #45
  401af8:	str	w8, [sp, #24]
  401afc:	cmp	w0, #0x62
  401b00:	b.le	401b30 <ferror@plt+0x240>
  401b04:	sub	w8, w0, #0x63
  401b08:	cmp	w8, #0x10
  401b0c:	b.hi	402188 <ferror@plt+0x898>  // b.pmore
  401b10:	adrp	x11, 403000 <ferror@plt+0x1710>
  401b14:	add	x11, x11, #0xff8
  401b18:	adr	x9, 401b28 <ferror@plt+0x238>
  401b1c:	ldrh	w10, [x11, x8, lsl #1]
  401b20:	add	x9, x9, x10, lsl #2
  401b24:	br	x9
  401b28:	str	w0, [sp, #24]
  401b2c:	b	401cb0 <ferror@plt+0x3c0>
  401b30:	sub	w8, w0, #0x31
  401b34:	cmp	w8, #0x2
  401b38:	b.cc	401b50 <ferror@plt+0x260>  // b.lo, b.ul, b.last
  401b3c:	sub	w8, w0, #0x37
  401b40:	cmp	w8, #0x2
  401b44:	b.cs	402100 <ferror@plt+0x810>  // b.hs, b.nlast
  401b48:	str	w0, [sp, #20]
  401b4c:	b	401cb0 <ferror@plt+0x3c0>
  401b50:	str	w0, [sp, #28]
  401b54:	b	401cb0 <ferror@plt+0x3c0>
  401b58:	adrp	x8, 415000 <ferror@plt+0x13710>
  401b5c:	ldr	x21, [x8, #536]
  401b60:	adrp	x1, 404000 <ferror@plt+0x2710>
  401b64:	mov	w2, #0x5                   	// #5
  401b68:	mov	x0, xzr
  401b6c:	add	x1, x1, #0x4e3
  401b70:	bl	401860 <dcgettext@plt>
  401b74:	mov	x1, x0
  401b78:	mov	x0, x21
  401b7c:	adrp	x21, 404000 <ferror@plt+0x2710>
  401b80:	add	x21, x21, #0x4d0
  401b84:	bl	402db4 <ferror@plt+0x14c4>
  401b88:	str	w0, [sp, #16]
  401b8c:	b	401cb0 <ferror@plt+0x3c0>
  401b90:	adrp	x8, 415000 <ferror@plt+0x13710>
  401b94:	str	w25, [sp, #12]
  401b98:	ldr	x25, [x8, #536]
  401b9c:	mov	x0, x25
  401ba0:	mov	x1, x24
  401ba4:	bl	401530 <strtok@plt>
  401ba8:	cbz	x0, 401c34 <ferror@plt+0x344>
  401bac:	mov	x8, x0
  401bb0:	ldrb	w9, [x8], #1
  401bb4:	mov	x22, x26
  401bb8:	cmp	w9, #0x2d
  401bbc:	csel	x21, x8, x0, eq  // eq = none
  401bc0:	mov	x0, x20
  401bc4:	mov	x1, x21
  401bc8:	bl	4016c0 <strcasecmp@plt>
  401bcc:	cbz	w0, 401bdc <ferror@plt+0x2ec>
  401bd0:	ldr	x0, [x22], #16
  401bd4:	cbnz	x0, 401bc4 <ferror@plt+0x2d4>
  401bd8:	b	401be4 <ferror@plt+0x2f4>
  401bdc:	ldur	w0, [x22, #-8]
  401be0:	tbz	w0, #31, 401c04 <ferror@plt+0x314>
  401be4:	adrp	x1, 404000 <ferror@plt+0x2710>
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	mov	x0, xzr
  401bf0:	add	x1, x1, #0x6f4
  401bf4:	bl	401860 <dcgettext@plt>
  401bf8:	mov	x1, x0
  401bfc:	mov	x0, x21
  401c00:	bl	402db4 <ferror@plt+0x14c4>
  401c04:	cmp	x21, x25
  401c08:	b.ls	401c28 <ferror@plt+0x338>  // b.plast
  401c0c:	ldurb	w8, [x21, #-1]
  401c10:	cmp	w8, #0x2d
  401c14:	b.ne	401c28 <ferror@plt+0x338>  // b.any
  401c18:	ldr	w8, [sp, #32]
  401c1c:	orr	w8, w0, w8
  401c20:	str	w8, [sp, #32]
  401c24:	b	401c2c <ferror@plt+0x33c>
  401c28:	orr	w23, w0, w23
  401c2c:	mov	x0, xzr
  401c30:	b	401ba0 <ferror@plt+0x2b0>
  401c34:	ldr	w2, [sp, #32]
  401c38:	adrp	x0, 404000 <ferror@plt+0x2710>
  401c3c:	add	x0, x0, #0x702
  401c40:	mov	w1, w23
  401c44:	bl	402508 <ferror@plt+0xc18>
  401c48:	ldr	w25, [sp, #12]
  401c4c:	adrp	x21, 404000 <ferror@plt+0x2710>
  401c50:	add	x21, x21, #0x4d0
  401c54:	b	401cb0 <ferror@plt+0x3c0>
  401c58:	adrp	x8, 415000 <ferror@plt+0x13710>
  401c5c:	ldr	x19, [x8, #536]
  401c60:	b	401cb0 <ferror@plt+0x3c0>
  401c64:	mov	w8, #0x1                   	// #1
  401c68:	adrp	x9, 415000 <ferror@plt+0x13710>
  401c6c:	strb	w8, [x9, #572]
  401c70:	b	401cb0 <ferror@plt+0x3c0>
  401c74:	adrp	x8, 415000 <ferror@plt+0x13710>
  401c78:	ldr	x21, [x8, #536]
  401c7c:	adrp	x1, 404000 <ferror@plt+0x2710>
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	mov	x0, xzr
  401c88:	add	x1, x1, #0x4fa
  401c8c:	bl	401860 <dcgettext@plt>
  401c90:	mov	x1, x0
  401c94:	mov	x0, x21
  401c98:	adrp	x21, 404000 <ferror@plt+0x2710>
  401c9c:	add	x21, x21, #0x4d0
  401ca0:	bl	402f20 <ferror@plt+0x1630>
  401ca4:	mov	w25, w0
  401ca8:	cmp	w0, #0xb
  401cac:	b.ge	402138 <ferror@plt+0x848>  // b.tcont
  401cb0:	adrp	x3, 404000 <ferror@plt+0x2710>
  401cb4:	mov	w0, w28
  401cb8:	mov	x1, x27
  401cbc:	mov	x2, x21
  401cc0:	add	x3, x3, #0x20
  401cc4:	mov	x4, xzr
  401cc8:	bl	401740 <getopt_long@plt>
  401ccc:	tbz	w0, #31, 401afc <ferror@plt+0x20c>
  401cd0:	b	401cf8 <ferror@plt+0x408>
  401cd4:	mov	w8, #0x2d                  	// #45
  401cd8:	str	w8, [sp, #24]
  401cdc:	mov	w8, #0x2d                  	// #45
  401ce0:	stp	w8, wzr, [sp, #28]
  401ce4:	mov	w8, #0x2d                  	// #45
  401ce8:	mov	w23, wzr
  401cec:	mov	x19, xzr
  401cf0:	stp	wzr, w8, [sp, #16]
  401cf4:	mov	w25, #0x1                   	// #1
  401cf8:	adrp	x21, 415000 <ferror@plt+0x13710>
  401cfc:	ldrsw	x8, [x21, #544]
  401d00:	sub	w9, w28, w8
  401d04:	cmp	w9, #0x2
  401d08:	b.ne	402170 <ferror@plt+0x880>  // b.any
  401d0c:	ldr	x20, [x27, x8, lsl #3]
  401d10:	ldp	w24, w26, [sp, #20]
  401d14:	adrp	x0, 404000 <ferror@plt+0x2710>
  401d18:	adrp	x22, 404000 <ferror@plt+0x2710>
  401d1c:	add	x0, x0, #0xae6
  401d20:	add	x22, x22, #0x210
  401d24:	mov	x1, x20
  401d28:	bl	4016c0 <strcasecmp@plt>
  401d2c:	cbz	w0, 401d44 <ferror@plt+0x454>
  401d30:	ldr	x0, [x22], #16
  401d34:	cbnz	x0, 401d24 <ferror@plt+0x434>
  401d38:	mov	w8, #0xffffffff            	// #-1
  401d3c:	str	w8, [sp, #60]
  401d40:	b	401d50 <ferror@plt+0x460>
  401d44:	ldur	w0, [x22, #-8]
  401d48:	str	w0, [sp, #60]
  401d4c:	tbz	w0, #31, 401d74 <ferror@plt+0x484>
  401d50:	adrp	x1, 404000 <ferror@plt+0x2710>
  401d54:	add	x1, x1, #0x57d
  401d58:	mov	w2, #0x5                   	// #5
  401d5c:	mov	x0, xzr
  401d60:	bl	401860 <dcgettext@plt>
  401d64:	mov	x1, x0
  401d68:	mov	x0, x20
  401d6c:	bl	402db4 <ferror@plt+0x14c4>
  401d70:	str	w0, [sp, #60]
  401d74:	cmp	w0, #0x10
  401d78:	b.ne	401dc0 <ferror@plt+0x4d0>  // b.any
  401d7c:	ldr	w20, [sp, #16]
  401d80:	mov	w8, #0xc200                	// #49664
  401d84:	movk	w8, #0x1, lsl #16
  401d88:	mov	w9, #0x38                  	// #56
  401d8c:	cmp	w20, #0x0
  401d90:	csel	w20, w8, w20, eq  // eq = none
  401d94:	cmp	w24, #0x2d
  401d98:	csel	w24, w9, w24, eq  // eq = none
  401d9c:	ldr	w9, [sp, #28]
  401da0:	mov	w10, #0x6e                  	// #110
  401da4:	cmp	w26, #0x2d
  401da8:	csel	w26, w10, w26, eq  // eq = none
  401dac:	cmp	w9, #0x2d
  401db0:	mov	w8, #0x31                  	// #49
  401db4:	csel	w9, w8, w9, eq  // eq = none
  401db8:	str	w9, [sp, #28]
  401dbc:	b	401dc4 <ferror@plt+0x4d4>
  401dc0:	ldr	w20, [sp, #16]
  401dc4:	ldrsw	x8, [x21, #544]
  401dc8:	mov	w1, #0x102                 	// #258
  401dcc:	add	x8, x27, x8, lsl #3
  401dd0:	ldr	x27, [x8, #8]
  401dd4:	mov	x0, x27
  401dd8:	bl	401650 <open@plt>
  401ddc:	tbnz	w0, #31, 4021c0 <ferror@plt+0x8d0>
  401de0:	mov	w28, w0
  401de4:	bl	401840 <isatty@plt>
  401de8:	cbz	w0, 4021cc <ferror@plt+0x8dc>
  401dec:	adrp	x0, 404000 <ferror@plt+0x2710>
  401df0:	add	x0, x0, #0x5c5
  401df4:	mov	x1, x27
  401df8:	bl	402508 <ferror@plt+0xc18>
  401dfc:	add	x1, sp, #0x40
  401e00:	mov	w0, w28
  401e04:	bl	401610 <tcgetattr@plt>
  401e08:	tbnz	w0, #31, 4021f0 <ferror@plt+0x900>
  401e0c:	add	x0, sp, #0x40
  401e10:	bl	401850 <cfmakeraw@plt>
  401e14:	cbz	w20, 401e48 <ferror@plt+0x558>
  401e18:	add	x0, sp, #0x40
  401e1c:	mov	w1, w20
  401e20:	bl	401790 <cfsetspeed@plt>
  401e24:	cbz	w0, 401e48 <ferror@plt+0x558>
  401e28:	adrp	x0, 404000 <ferror@plt+0x2710>
  401e2c:	add	x0, x0, #0xb46
  401e30:	bl	402508 <ferror@plt+0xc18>
  401e34:	ldr	w8, [sp, #72]
  401e38:	stp	w20, w20, [sp, #116]
  401e3c:	and	w8, w8, #0xfffffff0
  401e40:	orr	w8, w8, #0x1000
  401e44:	str	w8, [sp, #72]
  401e48:	ldr	w8, [sp, #28]
  401e4c:	cmp	w8, #0x2d
  401e50:	b.eq	401e7c <ferror@plt+0x58c>  // b.none
  401e54:	cmp	w8, #0x32
  401e58:	b.eq	401e70 <ferror@plt+0x580>  // b.none
  401e5c:	cmp	w8, #0x31
  401e60:	b.ne	402134 <ferror@plt+0x844>  // b.any
  401e64:	ldr	w8, [sp, #72]
  401e68:	and	w8, w8, #0xffffffbf
  401e6c:	b	401e78 <ferror@plt+0x588>
  401e70:	ldr	w8, [sp, #72]
  401e74:	orr	w8, w8, #0x40
  401e78:	str	w8, [sp, #72]
  401e7c:	cmp	w24, #0x2d
  401e80:	b.eq	401eb0 <ferror@plt+0x5c0>  // b.none
  401e84:	cmp	w24, #0x38
  401e88:	b.eq	401ea4 <ferror@plt+0x5b4>  // b.none
  401e8c:	cmp	w24, #0x37
  401e90:	b.ne	402134 <ferror@plt+0x844>  // b.any
  401e94:	ldr	w8, [sp, #72]
  401e98:	and	w8, w8, #0xffffffcf
  401e9c:	orr	w8, w8, #0x20
  401ea0:	b	401eac <ferror@plt+0x5bc>
  401ea4:	ldr	w8, [sp, #72]
  401ea8:	orr	w8, w8, #0x30
  401eac:	str	w8, [sp, #72]
  401eb0:	cmp	w26, #0x6d
  401eb4:	b.gt	401ec8 <ferror@plt+0x5d8>
  401eb8:	cmp	w26, #0x2d
  401ebc:	b.ne	401edc <ferror@plt+0x5ec>  // b.any
  401ec0:	ldr	w8, [sp, #72]
  401ec4:	b	401f08 <ferror@plt+0x618>
  401ec8:	cmp	w26, #0x6e
  401ecc:	b.ne	401ef4 <ferror@plt+0x604>  // b.any
  401ed0:	ldr	w8, [sp, #72]
  401ed4:	and	w8, w8, #0xfffffcff
  401ed8:	b	401f04 <ferror@plt+0x614>
  401edc:	cmp	w26, #0x65
  401ee0:	b.ne	402134 <ferror@plt+0x844>  // b.any
  401ee4:	ldr	w8, [sp, #72]
  401ee8:	and	w8, w8, #0xfffffcff
  401eec:	orr	w8, w8, #0x100
  401ef0:	b	401f04 <ferror@plt+0x614>
  401ef4:	cmp	w26, #0x6f
  401ef8:	b.ne	402134 <ferror@plt+0x844>  // b.any
  401efc:	ldr	w8, [sp, #72]
  401f00:	orr	w8, w8, #0x300
  401f04:	str	w8, [sp, #72]
  401f08:	ldr	w9, [sp, #64]
  401f0c:	orr	w8, w8, #0x80
  401f10:	str	w8, [sp, #72]
  401f14:	add	x2, sp, #0x40
  401f18:	orr	w8, w9, w23
  401f1c:	ldr	w9, [sp, #32]
  401f20:	mov	w1, #0x2                   	// #2
  401f24:	mov	w0, w28
  401f28:	bic	w8, w8, w9
  401f2c:	str	w8, [sp, #64]
  401f30:	bl	401830 <tcsetattr@plt>
  401f34:	tbnz	w0, #31, 4021fc <ferror@plt+0x90c>
  401f38:	ldr	w5, [sp, #72]
  401f3c:	ldr	w4, [sp, #28]
  401f40:	adrp	x0, 404000 <ferror@plt+0x2710>
  401f44:	add	x0, x0, #0x61b
  401f48:	mov	w1, w20
  401f4c:	mov	w2, w24
  401f50:	mov	w3, w26
  401f54:	bl	402508 <ferror@plt+0xc18>
  401f58:	cbz	x19, 402018 <ferror@plt+0x728>
  401f5c:	ldrb	w8, [x19]
  401f60:	cbz	w8, 402018 <ferror@plt+0x728>
  401f64:	adrp	x0, 404000 <ferror@plt+0x2710>
  401f68:	add	x0, x0, #0x63c
  401f6c:	mov	x1, x19
  401f70:	bl	402508 <ferror@plt+0xc18>
  401f74:	mov	x0, x19
  401f78:	bl	401550 <strlen@plt>
  401f7c:	cbz	x0, 401ffc <ferror@plt+0x70c>
  401f80:	mov	x20, x0
  401f84:	bl	4018a0 <__errno_location@plt>
  401f88:	adrp	x8, 403000 <ferror@plt+0x1710>
  401f8c:	ldr	q0, [x8, #4064]
  401f90:	mov	x21, x0
  401f94:	str	q0, [sp, #32]
  401f98:	mov	w0, w28
  401f9c:	mov	x1, x19
  401fa0:	mov	x2, x20
  401fa4:	str	wzr, [x21]
  401fa8:	bl	401700 <write@plt>
  401fac:	cmp	x0, #0x1
  401fb0:	b.lt	401fc8 <ferror@plt+0x6d8>  // b.tstop
  401fb4:	ldr	w8, [x21]
  401fb8:	subs	x20, x20, x0
  401fbc:	add	x9, x19, x0
  401fc0:	csel	x19, x19, x9, eq  // eq = none
  401fc4:	b	401fdc <ferror@plt+0x6ec>
  401fc8:	ldr	w8, [x21]
  401fcc:	cmp	w8, #0xb
  401fd0:	b.eq	401fdc <ferror@plt+0x6ec>  // b.none
  401fd4:	cmp	w8, #0x4
  401fd8:	b.ne	4020d8 <ferror@plt+0x7e8>  // b.any
  401fdc:	cmp	w8, #0xb
  401fe0:	b.ne	401ff8 <ferror@plt+0x708>  // b.any
  401fe4:	ldr	q0, [sp, #32]
  401fe8:	sub	x0, x29, #0x60
  401fec:	mov	x1, xzr
  401ff0:	stur	q0, [x29, #-96]
  401ff4:	bl	4017b0 <nanosleep@plt>
  401ff8:	cbnz	x20, 401f98 <ferror@plt+0x6a8>
  401ffc:	cbz	w25, 402018 <ferror@plt+0x728>
  402000:	adrp	x0, 404000 <ferror@plt+0x2710>
  402004:	add	x0, x0, #0x673
  402008:	mov	w1, w25
  40200c:	bl	402508 <ferror@plt+0xc18>
  402010:	mov	w0, w25
  402014:	bl	4016a0 <sleep@plt>
  402018:	add	x2, sp, #0x3c
  40201c:	mov	w1, #0x5423                	// #21539
  402020:	mov	w0, w28
  402024:	bl	4018d0 <ioctl@plt>
  402028:	tbz	w0, #31, 40204c <ferror@plt+0x75c>
  40202c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402030:	add	x1, x1, #0x68a
  402034:	mov	w2, #0x5                   	// #5
  402038:	mov	x0, xzr
  40203c:	bl	401860 <dcgettext@plt>
  402040:	mov	x1, x0
  402044:	mov	w0, #0x1                   	// #1
  402048:	bl	4018c0 <err@plt>
  40204c:	ldr	w1, [sp, #60]
  402050:	adrp	x0, 404000 <ferror@plt+0x2710>
  402054:	add	x0, x0, #0x6a5
  402058:	bl	402508 <ferror@plt+0xc18>
  40205c:	ldr	w8, [sp, #60]
  402060:	cmp	w8, #0x15
  402064:	b.ne	4020a4 <ferror@plt+0x7b4>  // b.any
  402068:	mov	w1, #0x4700                	// #18176
  40206c:	sub	x2, x29, #0x60
  402070:	movk	w1, #0x804c, lsl #16
  402074:	mov	w0, w28
  402078:	bl	4018d0 <ioctl@plt>
  40207c:	adrp	x8, 403000 <ferror@plt+0x1710>
  402080:	ldr	d0, [x8, #4080]
  402084:	mov	w1, #0x4701                	// #18177
  402088:	movi	v1.2s, #0x7f
  40208c:	sub	x2, x29, #0x60
  402090:	movk	w1, #0x404c, lsl #16
  402094:	mov	w0, w28
  402098:	stur	d0, [x29, #-92]
  40209c:	stur	d1, [x29, #-68]
  4020a0:	bl	4018d0 <ioctl@plt>
  4020a4:	adrp	x8, 415000 <ferror@plt+0x13710>
  4020a8:	ldrb	w8, [x8, #572]
  4020ac:	tbnz	w8, #0, 4020cc <ferror@plt+0x7dc>
  4020b0:	mov	w0, wzr
  4020b4:	mov	w1, wzr
  4020b8:	bl	4015a0 <daemon@plt>
  4020bc:	tbz	w0, #31, 4020cc <ferror@plt+0x7dc>
  4020c0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4020c4:	add	x1, x1, #0x6bf
  4020c8:	b	402034 <ferror@plt+0x744>
  4020cc:	bl	4015c0 <pause@plt>
  4020d0:	mov	w0, wzr
  4020d4:	bl	401570 <exit@plt>
  4020d8:	adrp	x1, 404000 <ferror@plt+0x2710>
  4020dc:	add	x1, x1, #0x652
  4020e0:	mov	w2, #0x5                   	// #5
  4020e4:	mov	x0, xzr
  4020e8:	bl	401860 <dcgettext@plt>
  4020ec:	mov	x1, x0
  4020f0:	mov	w0, #0x1                   	// #1
  4020f4:	mov	x2, x27
  4020f8:	bl	4018c0 <err@plt>
  4020fc:	bl	402228 <ferror@plt+0x938>
  402100:	cmp	w0, #0x56
  402104:	b.ne	402188 <ferror@plt+0x898>  // b.any
  402108:	adrp	x1, 404000 <ferror@plt+0x2710>
  40210c:	add	x1, x1, #0x523
  402110:	mov	w2, #0x5                   	// #5
  402114:	mov	x0, xzr
  402118:	bl	401860 <dcgettext@plt>
  40211c:	adrp	x8, 415000 <ferror@plt+0x13710>
  402120:	ldr	x1, [x8, #560]
  402124:	adrp	x2, 404000 <ferror@plt+0x2710>
  402128:	add	x2, x2, #0x52f
  40212c:	bl	401890 <printf@plt>
  402130:	b	4020d0 <ferror@plt+0x7e0>
  402134:	bl	401720 <abort@plt>
  402138:	adrp	x8, 415000 <ferror@plt+0x13710>
  40213c:	ldr	x2, [x8, #536]
  402140:	adrp	x1, 404000 <ferror@plt+0x2710>
  402144:	add	x1, x1, #0x511
  402148:	mov	w0, #0x1                   	// #1
  40214c:	bl	401870 <errx@plt>
  402150:	adrp	x1, 404000 <ferror@plt+0x2710>
  402154:	add	x1, x1, #0x4c6
  402158:	mov	w2, #0x5                   	// #5
  40215c:	mov	x0, xzr
  402160:	bl	401860 <dcgettext@plt>
  402164:	mov	x1, x0
  402168:	mov	w0, #0x1                   	// #1
  40216c:	bl	401870 <errx@plt>
  402170:	adrp	x1, 404000 <ferror@plt+0x2710>
  402174:	add	x1, x1, #0x568
  402178:	mov	w2, #0x5                   	// #5
  40217c:	mov	x0, xzr
  402180:	bl	401860 <dcgettext@plt>
  402184:	bl	401810 <warnx@plt>
  402188:	adrp	x8, 415000 <ferror@plt+0x13710>
  40218c:	ldr	x19, [x8, #528]
  402190:	adrp	x1, 404000 <ferror@plt+0x2710>
  402194:	add	x1, x1, #0x541
  402198:	mov	w2, #0x5                   	// #5
  40219c:	mov	x0, xzr
  4021a0:	bl	401860 <dcgettext@plt>
  4021a4:	adrp	x8, 415000 <ferror@plt+0x13710>
  4021a8:	ldr	x2, [x8, #560]
  4021ac:	mov	x1, x0
  4021b0:	mov	x0, x19
  4021b4:	bl	4018b0 <fprintf@plt>
  4021b8:	mov	w0, #0x1                   	// #1
  4021bc:	bl	401570 <exit@plt>
  4021c0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4021c4:	add	x1, x1, #0x59e
  4021c8:	b	4020e0 <ferror@plt+0x7f0>
  4021cc:	adrp	x1, 404000 <ferror@plt+0x2710>
  4021d0:	add	x1, x1, #0x5ad
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	mov	x0, xzr
  4021dc:	bl	401860 <dcgettext@plt>
  4021e0:	mov	x1, x0
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	mov	x2, x27
  4021ec:	bl	401870 <errx@plt>
  4021f0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4021f4:	add	x1, x1, #0x5cf
  4021f8:	b	4020e0 <ferror@plt+0x7f0>
  4021fc:	adrp	x1, 404000 <ferror@plt+0x2710>
  402200:	add	x1, x1, #0x5f5
  402204:	b	4020e0 <ferror@plt+0x7f0>
  402208:	stp	x29, x30, [sp, #-16]!
  40220c:	mov	w1, w0
  402210:	adrp	x0, 404000 <ferror@plt+0x2710>
  402214:	add	x0, x0, #0x6d0
  402218:	mov	x29, sp
  40221c:	bl	402508 <ferror@plt+0xc18>
  402220:	mov	w0, wzr
  402224:	bl	401570 <exit@plt>
  402228:	stp	x29, x30, [sp, #-48]!
  40222c:	adrp	x8, 415000 <ferror@plt+0x13710>
  402230:	stp	x20, x19, [sp, #32]
  402234:	ldr	x19, [x8, #552]
  402238:	adrp	x1, 404000 <ferror@plt+0x2710>
  40223c:	add	x1, x1, #0x77b
  402240:	mov	w2, #0x5                   	// #5
  402244:	mov	x0, xzr
  402248:	str	x21, [sp, #16]
  40224c:	mov	x29, sp
  402250:	bl	401860 <dcgettext@plt>
  402254:	mov	x1, x19
  402258:	bl	401560 <fputs@plt>
  40225c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402260:	add	x1, x1, #0x784
  402264:	mov	w2, #0x5                   	// #5
  402268:	mov	x0, xzr
  40226c:	bl	401860 <dcgettext@plt>
  402270:	adrp	x8, 415000 <ferror@plt+0x13710>
  402274:	ldr	x2, [x8, #560]
  402278:	mov	x1, x0
  40227c:	mov	x0, x19
  402280:	bl	4018b0 <fprintf@plt>
  402284:	adrp	x20, 404000 <ferror@plt+0x2710>
  402288:	add	x20, x20, #0x7ce
  40228c:	mov	x0, x20
  402290:	mov	x1, x19
  402294:	bl	401560 <fputs@plt>
  402298:	adrp	x1, 404000 <ferror@plt+0x2710>
  40229c:	add	x1, x1, #0x7a4
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	mov	x0, xzr
  4022a8:	bl	401860 <dcgettext@plt>
  4022ac:	mov	x1, x19
  4022b0:	bl	401560 <fputs@plt>
  4022b4:	adrp	x1, 404000 <ferror@plt+0x2710>
  4022b8:	add	x1, x1, #0x7d0
  4022bc:	mov	w2, #0x5                   	// #5
  4022c0:	mov	x0, xzr
  4022c4:	bl	401860 <dcgettext@plt>
  4022c8:	mov	x1, x19
  4022cc:	bl	401560 <fputs@plt>
  4022d0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4022d4:	add	x1, x1, #0x7db
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	bl	401860 <dcgettext@plt>
  4022e4:	mov	x1, x19
  4022e8:	bl	401560 <fputs@plt>
  4022ec:	adrp	x1, 404000 <ferror@plt+0x2710>
  4022f0:	add	x1, x1, #0x816
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	mov	x0, xzr
  4022fc:	bl	401860 <dcgettext@plt>
  402300:	mov	x1, x19
  402304:	bl	401560 <fputs@plt>
  402308:	adrp	x1, 404000 <ferror@plt+0x2710>
  40230c:	add	x1, x1, #0x846
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	bl	401860 <dcgettext@plt>
  40231c:	mov	x1, x19
  402320:	bl	401560 <fputs@plt>
  402324:	adrp	x1, 404000 <ferror@plt+0x2710>
  402328:	add	x1, x1, #0x880
  40232c:	mov	w2, #0x5                   	// #5
  402330:	mov	x0, xzr
  402334:	bl	401860 <dcgettext@plt>
  402338:	mov	x1, x19
  40233c:	bl	401560 <fputs@plt>
  402340:	adrp	x1, 404000 <ferror@plt+0x2710>
  402344:	add	x1, x1, #0x8bb
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	bl	401860 <dcgettext@plt>
  402354:	mov	x1, x19
  402358:	bl	401560 <fputs@plt>
  40235c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402360:	add	x1, x1, #0x8f2
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	401860 <dcgettext@plt>
  402370:	mov	x1, x19
  402374:	bl	401560 <fputs@plt>
  402378:	adrp	x1, 404000 <ferror@plt+0x2710>
  40237c:	add	x1, x1, #0x929
  402380:	mov	w2, #0x5                   	// #5
  402384:	mov	x0, xzr
  402388:	bl	401860 <dcgettext@plt>
  40238c:	mov	x1, x19
  402390:	bl	401560 <fputs@plt>
  402394:	adrp	x1, 404000 <ferror@plt+0x2710>
  402398:	add	x1, x1, #0x956
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	mov	x0, xzr
  4023a4:	bl	401860 <dcgettext@plt>
  4023a8:	mov	x1, x19
  4023ac:	bl	401560 <fputs@plt>
  4023b0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4023b4:	add	x1, x1, #0x983
  4023b8:	mov	w2, #0x5                   	// #5
  4023bc:	mov	x0, xzr
  4023c0:	bl	401860 <dcgettext@plt>
  4023c4:	mov	x1, x19
  4023c8:	bl	401560 <fputs@plt>
  4023cc:	adrp	x1, 404000 <ferror@plt+0x2710>
  4023d0:	add	x1, x1, #0x9af
  4023d4:	mov	w2, #0x5                   	// #5
  4023d8:	mov	x0, xzr
  4023dc:	bl	401860 <dcgettext@plt>
  4023e0:	mov	x1, x19
  4023e4:	bl	401560 <fputs@plt>
  4023e8:	adrp	x1, 404000 <ferror@plt+0x2710>
  4023ec:	add	x1, x1, #0x9de
  4023f0:	mov	w2, #0x5                   	// #5
  4023f4:	mov	x0, xzr
  4023f8:	bl	401860 <dcgettext@plt>
  4023fc:	mov	x1, x19
  402400:	bl	401560 <fputs@plt>
  402404:	adrp	x1, 404000 <ferror@plt+0x2710>
  402408:	add	x1, x1, #0xa0d
  40240c:	mov	w2, #0x5                   	// #5
  402410:	mov	x0, xzr
  402414:	bl	401860 <dcgettext@plt>
  402418:	mov	x1, x19
  40241c:	bl	401560 <fputs@plt>
  402420:	mov	x0, x20
  402424:	mov	x1, x19
  402428:	bl	401560 <fputs@plt>
  40242c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402430:	add	x1, x1, #0xa58
  402434:	mov	w2, #0x5                   	// #5
  402438:	mov	x0, xzr
  40243c:	bl	401860 <dcgettext@plt>
  402440:	adrp	x1, 404000 <ferror@plt+0x2710>
  402444:	mov	x21, x0
  402448:	add	x1, x1, #0xa79
  40244c:	mov	w2, #0x5                   	// #5
  402450:	mov	x0, xzr
  402454:	bl	401860 <dcgettext@plt>
  402458:	mov	x4, x0
  40245c:	adrp	x0, 404000 <ferror@plt+0x2710>
  402460:	adrp	x1, 404000 <ferror@plt+0x2710>
  402464:	adrp	x3, 404000 <ferror@plt+0x2710>
  402468:	add	x0, x0, #0xa3b
  40246c:	add	x1, x1, #0xa4c
  402470:	add	x3, x3, #0xa6a
  402474:	mov	x2, x21
  402478:	bl	401890 <printf@plt>
  40247c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402480:	add	x1, x1, #0xa89
  402484:	mov	w2, #0x5                   	// #5
  402488:	mov	x0, xzr
  40248c:	bl	401860 <dcgettext@plt>
  402490:	mov	x1, x19
  402494:	bl	401560 <fputs@plt>
  402498:	adrp	x1, 404000 <ferror@plt+0x2710>
  40249c:	add	x1, x1, #0x200
  4024a0:	mov	x0, x19
  4024a4:	bl	4026b4 <ferror@plt+0xdc4>
  4024a8:	mov	x0, x20
  4024ac:	mov	x1, x19
  4024b0:	bl	401560 <fputs@plt>
  4024b4:	adrp	x1, 404000 <ferror@plt+0x2710>
  4024b8:	add	x1, x1, #0xaa0
  4024bc:	mov	w2, #0x5                   	// #5
  4024c0:	mov	x0, xzr
  4024c4:	bl	401860 <dcgettext@plt>
  4024c8:	mov	x1, x19
  4024cc:	bl	401560 <fputs@plt>
  4024d0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4024d4:	add	x1, x1, #0x340
  4024d8:	mov	x0, x19
  4024dc:	bl	4026b4 <ferror@plt+0xdc4>
  4024e0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4024e4:	add	x1, x1, #0xab7
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	mov	x0, xzr
  4024f0:	bl	401860 <dcgettext@plt>
  4024f4:	adrp	x1, 404000 <ferror@plt+0x2710>
  4024f8:	add	x1, x1, #0xad2
  4024fc:	bl	401890 <printf@plt>
  402500:	mov	w0, wzr
  402504:	bl	401570 <exit@plt>
  402508:	sub	sp, sp, #0x120
  40250c:	adrp	x8, 415000 <ferror@plt+0x13710>
  402510:	ldrb	w8, [x8, #572]
  402514:	stp	x29, x30, [sp, #256]
  402518:	add	x29, sp, #0x100
  40251c:	stp	x28, x19, [sp, #272]
  402520:	cmp	w8, #0x1
  402524:	stp	x1, x2, [x29, #-120]
  402528:	stp	x3, x4, [x29, #-104]
  40252c:	stp	x5, x6, [x29, #-88]
  402530:	stur	x7, [x29, #-72]
  402534:	stp	q0, q1, [sp]
  402538:	str	q2, [sp, #32]
  40253c:	stp	q3, q4, [sp, #48]
  402540:	stp	q5, q6, [sp, #80]
  402544:	str	q7, [sp, #112]
  402548:	b.ne	402598 <ferror@plt+0xca8>  // b.any
  40254c:	mov	x19, x0
  402550:	mov	x0, xzr
  402554:	bl	401800 <fflush@plt>
  402558:	sub	x9, x29, #0x78
  40255c:	mov	x10, sp
  402560:	mov	x11, #0xffffffffffffffc8    	// #-56
  402564:	add	x8, x29, #0x20
  402568:	movk	x11, #0xff80, lsl #32
  40256c:	add	x9, x9, #0x38
  402570:	add	x10, x10, #0x80
  402574:	stp	x8, x9, [x29, #-32]
  402578:	stp	x10, x11, [x29, #-16]
  40257c:	ldp	q0, q1, [x29, #-32]
  402580:	sub	x1, x29, #0x40
  402584:	mov	x0, x19
  402588:	stp	q0, q1, [x29, #-64]
  40258c:	bl	4016b0 <vwarnx@plt>
  402590:	mov	x0, xzr
  402594:	bl	401800 <fflush@plt>
  402598:	ldp	x28, x19, [sp, #272]
  40259c:	ldp	x29, x30, [sp, #256]
  4025a0:	add	sp, sp, #0x120
  4025a4:	ret
  4025a8:	stp	x29, x30, [sp, #-32]!
  4025ac:	adrp	x8, 415000 <ferror@plt+0x13710>
  4025b0:	stp	x20, x19, [sp, #16]
  4025b4:	ldr	x20, [x8, #552]
  4025b8:	mov	x29, sp
  4025bc:	bl	4018a0 <__errno_location@plt>
  4025c0:	mov	x19, x0
  4025c4:	str	wzr, [x0]
  4025c8:	mov	x0, x20
  4025cc:	bl	4018f0 <ferror@plt>
  4025d0:	cbnz	w0, 402670 <ferror@plt+0xd80>
  4025d4:	mov	x0, x20
  4025d8:	bl	401800 <fflush@plt>
  4025dc:	cbz	w0, 402630 <ferror@plt+0xd40>
  4025e0:	ldr	w20, [x19]
  4025e4:	cmp	w20, #0x9
  4025e8:	b.eq	4025f4 <ferror@plt+0xd04>  // b.none
  4025ec:	cmp	w20, #0x20
  4025f0:	b.ne	402688 <ferror@plt+0xd98>  // b.any
  4025f4:	adrp	x8, 415000 <ferror@plt+0x13710>
  4025f8:	ldr	x20, [x8, #528]
  4025fc:	str	wzr, [x19]
  402600:	mov	x0, x20
  402604:	bl	4018f0 <ferror@plt>
  402608:	cbnz	w0, 4026ac <ferror@plt+0xdbc>
  40260c:	mov	x0, x20
  402610:	bl	401800 <fflush@plt>
  402614:	cbz	w0, 402650 <ferror@plt+0xd60>
  402618:	ldr	w8, [x19]
  40261c:	cmp	w8, #0x9
  402620:	b.ne	4026ac <ferror@plt+0xdbc>  // b.any
  402624:	ldp	x20, x19, [sp, #16]
  402628:	ldp	x29, x30, [sp], #32
  40262c:	ret
  402630:	mov	x0, x20
  402634:	bl	401620 <fileno@plt>
  402638:	tbnz	w0, #31, 4025e0 <ferror@plt+0xcf0>
  40263c:	bl	401580 <dup@plt>
  402640:	tbnz	w0, #31, 4025e0 <ferror@plt+0xcf0>
  402644:	bl	4016e0 <close@plt>
  402648:	cbnz	w0, 4025e0 <ferror@plt+0xcf0>
  40264c:	b	4025f4 <ferror@plt+0xd04>
  402650:	mov	x0, x20
  402654:	bl	401620 <fileno@plt>
  402658:	tbnz	w0, #31, 402618 <ferror@plt+0xd28>
  40265c:	bl	401580 <dup@plt>
  402660:	tbnz	w0, #31, 402618 <ferror@plt+0xd28>
  402664:	bl	4016e0 <close@plt>
  402668:	cbnz	w0, 402618 <ferror@plt+0xd28>
  40266c:	b	402624 <ferror@plt+0xd34>
  402670:	adrp	x1, 404000 <ferror@plt+0x2710>
  402674:	add	x1, x1, #0x6e6
  402678:	mov	w2, #0x5                   	// #5
  40267c:	mov	x0, xzr
  402680:	bl	401860 <dcgettext@plt>
  402684:	b	4026a0 <ferror@plt+0xdb0>
  402688:	adrp	x1, 404000 <ferror@plt+0x2710>
  40268c:	add	x1, x1, #0x6e6
  402690:	mov	w2, #0x5                   	// #5
  402694:	mov	x0, xzr
  402698:	bl	401860 <dcgettext@plt>
  40269c:	cbnz	w20, 4026a8 <ferror@plt+0xdb8>
  4026a0:	bl	401810 <warnx@plt>
  4026a4:	b	4026ac <ferror@plt+0xdbc>
  4026a8:	bl	401760 <warn@plt>
  4026ac:	mov	w0, #0x1                   	// #1
  4026b0:	bl	401520 <_exit@plt>
  4026b4:	stp	x29, x30, [sp, #-80]!
  4026b8:	str	x25, [sp, #16]
  4026bc:	stp	x24, x23, [sp, #32]
  4026c0:	stp	x22, x21, [sp, #48]
  4026c4:	stp	x20, x19, [sp, #64]
  4026c8:	mov	x29, sp
  4026cc:	cbz	x1, 402734 <ferror@plt+0xe44>
  4026d0:	ldr	x2, [x1]
  4026d4:	cbz	x2, 402734 <ferror@plt+0xe44>
  4026d8:	mov	w24, #0xcccd                	// #52429
  4026dc:	adrp	x20, 404000 <ferror@plt+0x2710>
  4026e0:	mov	x19, x0
  4026e4:	add	x21, x1, #0x10
  4026e8:	mov	w22, #0x1                   	// #1
  4026ec:	mov	w23, #0xffffffff            	// #-1
  4026f0:	movk	w24, #0xcccc, lsl #16
  4026f4:	add	x20, x20, #0xade
  4026f8:	umull	x8, w22, w24
  4026fc:	lsr	x8, x8, #34
  402700:	add	w8, w8, w8, lsl #2
  402704:	mov	x0, x19
  402708:	mov	x1, x20
  40270c:	add	w25, w23, w8
  402710:	bl	4018b0 <fprintf@plt>
  402714:	cbnz	w25, 402724 <ferror@plt+0xe34>
  402718:	mov	w0, #0xa                   	// #10
  40271c:	mov	x1, x19
  402720:	bl	4015e0 <fputc@plt>
  402724:	ldr	x2, [x21], #16
  402728:	add	w22, w22, #0x1
  40272c:	sub	w23, w23, #0x1
  402730:	cbnz	x2, 4026f8 <ferror@plt+0xe08>
  402734:	ldp	x20, x19, [sp, #64]
  402738:	ldp	x22, x21, [sp, #48]
  40273c:	ldp	x24, x23, [sp, #32]
  402740:	ldr	x25, [sp, #16]
  402744:	ldp	x29, x30, [sp], #80
  402748:	ret
  40274c:	adrp	x8, 415000 <ferror@plt+0x13710>
  402750:	str	w0, [x8, #520]
  402754:	ret
  402758:	sub	sp, sp, #0x70
  40275c:	stp	x29, x30, [sp, #16]
  402760:	stp	x28, x27, [sp, #32]
  402764:	stp	x26, x25, [sp, #48]
  402768:	stp	x24, x23, [sp, #64]
  40276c:	stp	x22, x21, [sp, #80]
  402770:	stp	x20, x19, [sp, #96]
  402774:	add	x29, sp, #0x10
  402778:	str	xzr, [x1]
  40277c:	cbz	x0, 4027c0 <ferror@plt+0xed0>
  402780:	ldrb	w23, [x0]
  402784:	mov	x20, x0
  402788:	cbz	x23, 4027c0 <ferror@plt+0xed0>
  40278c:	mov	x21, x2
  402790:	mov	x19, x1
  402794:	bl	401770 <__ctype_b_loc@plt>
  402798:	ldr	x8, [x0]
  40279c:	mov	x22, x0
  4027a0:	ldrh	w9, [x8, x23, lsl #1]
  4027a4:	tbz	w9, #13, 4027b8 <ferror@plt+0xec8>
  4027a8:	add	x9, x20, #0x1
  4027ac:	ldrb	w23, [x9], #1
  4027b0:	ldrh	w10, [x8, x23, lsl #1]
  4027b4:	tbnz	w10, #13, 4027ac <ferror@plt+0xebc>
  4027b8:	cmp	w23, #0x2d
  4027bc:	b.ne	4027f4 <ferror@plt+0xf04>  // b.any
  4027c0:	mov	w24, #0xffffffea            	// #-22
  4027c4:	neg	w19, w24
  4027c8:	bl	4018a0 <__errno_location@plt>
  4027cc:	str	w19, [x0]
  4027d0:	mov	w0, w24
  4027d4:	ldp	x20, x19, [sp, #96]
  4027d8:	ldp	x22, x21, [sp, #80]
  4027dc:	ldp	x24, x23, [sp, #64]
  4027e0:	ldp	x26, x25, [sp, #48]
  4027e4:	ldp	x28, x27, [sp, #32]
  4027e8:	ldp	x29, x30, [sp, #16]
  4027ec:	add	sp, sp, #0x70
  4027f0:	ret
  4027f4:	bl	4018a0 <__errno_location@plt>
  4027f8:	mov	x23, x0
  4027fc:	str	wzr, [x0]
  402800:	add	x1, sp, #0x8
  402804:	mov	x0, x20
  402808:	mov	w2, wzr
  40280c:	str	xzr, [sp, #8]
  402810:	bl	401710 <strtoumax@plt>
  402814:	ldr	x25, [sp, #8]
  402818:	ldr	w8, [x23]
  40281c:	cmp	x25, x20
  402820:	b.eq	4029a0 <ferror@plt+0x10b0>  // b.none
  402824:	add	x9, x0, #0x1
  402828:	mov	x20, x0
  40282c:	cmp	x9, #0x1
  402830:	b.hi	402838 <ferror@plt+0xf48>  // b.pmore
  402834:	cbnz	w8, 4029a4 <ferror@plt+0x10b4>
  402838:	cbz	x25, 4029b0 <ferror@plt+0x10c0>
  40283c:	ldrb	w8, [x25]
  402840:	cbz	w8, 4029b0 <ferror@plt+0x10c0>
  402844:	mov	w27, wzr
  402848:	mov	x28, xzr
  40284c:	mov	w8, #0x400                 	// #1024
  402850:	str	x8, [sp]
  402854:	ldrb	w8, [x25, #1]
  402858:	cmp	w8, #0x61
  40285c:	b.le	402888 <ferror@plt+0xf98>
  402860:	cmp	w8, #0x62
  402864:	b.eq	402890 <ferror@plt+0xfa0>  // b.none
  402868:	cmp	w8, #0x69
  40286c:	b.ne	4028a0 <ferror@plt+0xfb0>  // b.any
  402870:	ldrb	w8, [x25, #2]
  402874:	orr	w8, w8, #0x20
  402878:	cmp	w8, #0x62
  40287c:	b.ne	4028a0 <ferror@plt+0xfb0>  // b.any
  402880:	ldrb	w8, [x25, #3]
  402884:	b	40289c <ferror@plt+0xfac>
  402888:	cmp	w8, #0x42
  40288c:	b.ne	40289c <ferror@plt+0xfac>  // b.any
  402890:	ldrb	w8, [x25, #2]
  402894:	cbnz	w8, 4028a0 <ferror@plt+0xfb0>
  402898:	b	4029c0 <ferror@plt+0x10d0>
  40289c:	cbz	w8, 4029c8 <ferror@plt+0x10d8>
  4028a0:	bl	401600 <localeconv@plt>
  4028a4:	cbz	x0, 4028c4 <ferror@plt+0xfd4>
  4028a8:	ldr	x24, [x0]
  4028ac:	cbz	x24, 4028d0 <ferror@plt+0xfe0>
  4028b0:	mov	x0, x24
  4028b4:	bl	401550 <strlen@plt>
  4028b8:	mov	x26, x0
  4028bc:	mov	w8, #0x1                   	// #1
  4028c0:	b	4028d8 <ferror@plt+0xfe8>
  4028c4:	mov	w8, wzr
  4028c8:	mov	x24, xzr
  4028cc:	b	4028d4 <ferror@plt+0xfe4>
  4028d0:	mov	w8, wzr
  4028d4:	mov	x26, xzr
  4028d8:	cbnz	x28, 4027c0 <ferror@plt+0xed0>
  4028dc:	ldrb	w9, [x25]
  4028e0:	eor	w8, w8, #0x1
  4028e4:	cmp	w9, #0x0
  4028e8:	cset	w9, eq  // eq = none
  4028ec:	orr	w8, w8, w9
  4028f0:	tbnz	w8, #0, 4027c0 <ferror@plt+0xed0>
  4028f4:	mov	x0, x24
  4028f8:	mov	x1, x25
  4028fc:	mov	x2, x26
  402900:	bl	401660 <strncmp@plt>
  402904:	cbnz	w0, 4027c0 <ferror@plt+0xed0>
  402908:	add	x24, x25, x26
  40290c:	ldrb	w8, [x24]
  402910:	cmp	w8, #0x30
  402914:	b.ne	402928 <ferror@plt+0x1038>  // b.any
  402918:	ldrb	w8, [x24, #1]!
  40291c:	add	w27, w27, #0x1
  402920:	cmp	w8, #0x30
  402924:	b.eq	402918 <ferror@plt+0x1028>  // b.none
  402928:	ldr	x9, [x22]
  40292c:	sxtb	x8, w8
  402930:	ldrh	w8, [x9, x8, lsl #1]
  402934:	tbnz	w8, #11, 402948 <ferror@plt+0x1058>
  402938:	mov	x28, xzr
  40293c:	str	x24, [sp, #8]
  402940:	mov	x25, x24
  402944:	b	402854 <ferror@plt+0xf64>
  402948:	add	x1, sp, #0x8
  40294c:	mov	x0, x24
  402950:	mov	w2, wzr
  402954:	str	wzr, [x23]
  402958:	str	xzr, [sp, #8]
  40295c:	bl	401710 <strtoumax@plt>
  402960:	ldr	x25, [sp, #8]
  402964:	ldr	w8, [x23]
  402968:	cmp	x25, x24
  40296c:	b.eq	4029a0 <ferror@plt+0x10b0>  // b.none
  402970:	add	x9, x0, #0x1
  402974:	cmp	x9, #0x1
  402978:	b.hi	402980 <ferror@plt+0x1090>  // b.pmore
  40297c:	cbnz	w8, 4029a4 <ferror@plt+0x10b4>
  402980:	mov	x28, xzr
  402984:	cbz	x0, 402854 <ferror@plt+0xf64>
  402988:	cbz	x25, 4027c0 <ferror@plt+0xed0>
  40298c:	ldrb	w8, [x25]
  402990:	mov	w24, #0xffffffea            	// #-22
  402994:	mov	x28, x0
  402998:	cbnz	w8, 402854 <ferror@plt+0xf64>
  40299c:	b	4027c4 <ferror@plt+0xed4>
  4029a0:	cbz	w8, 4027c0 <ferror@plt+0xed0>
  4029a4:	neg	w24, w8
  4029a8:	tbz	w24, #31, 4027d0 <ferror@plt+0xee0>
  4029ac:	b	4027c4 <ferror@plt+0xed4>
  4029b0:	mov	w24, wzr
  4029b4:	str	x20, [x19]
  4029b8:	tbz	w24, #31, 4027d0 <ferror@plt+0xee0>
  4029bc:	b	4027c4 <ferror@plt+0xed4>
  4029c0:	mov	w8, #0x3e8                 	// #1000
  4029c4:	str	x8, [sp]
  4029c8:	ldrsb	w23, [x25]
  4029cc:	adrp	x22, 404000 <ferror@plt+0x2710>
  4029d0:	add	x22, x22, #0xb74
  4029d4:	mov	w2, #0x9                   	// #9
  4029d8:	mov	x0, x22
  4029dc:	mov	w1, w23
  4029e0:	bl	401820 <memchr@plt>
  4029e4:	cbnz	x0, 402a04 <ferror@plt+0x1114>
  4029e8:	adrp	x22, 404000 <ferror@plt+0x2710>
  4029ec:	add	x22, x22, #0xb7d
  4029f0:	mov	w2, #0x9                   	// #9
  4029f4:	mov	x0, x22
  4029f8:	mov	w1, w23
  4029fc:	bl	401820 <memchr@plt>
  402a00:	cbz	x0, 4027c0 <ferror@plt+0xed0>
  402a04:	ldr	x11, [sp]
  402a08:	sub	w8, w0, w22
  402a0c:	adds	w8, w8, #0x1
  402a10:	b.cs	402a34 <ferror@plt+0x1144>  // b.hs, b.nlast
  402a14:	mvn	w9, w0
  402a18:	add	w9, w9, w22
  402a1c:	umulh	x10, x11, x20
  402a20:	cmp	xzr, x10
  402a24:	b.ne	402a3c <ferror@plt+0x114c>  // b.any
  402a28:	adds	w9, w9, #0x1
  402a2c:	mul	x20, x20, x11
  402a30:	b.cc	402a1c <ferror@plt+0x112c>  // b.lo, b.ul, b.last
  402a34:	mov	w24, wzr
  402a38:	b	402a40 <ferror@plt+0x1150>
  402a3c:	mov	w24, #0xffffffde            	// #-34
  402a40:	cbz	x21, 402a48 <ferror@plt+0x1158>
  402a44:	str	w8, [x21]
  402a48:	cbz	x28, 4029b4 <ferror@plt+0x10c4>
  402a4c:	cbz	w8, 4029b4 <ferror@plt+0x10c4>
  402a50:	mvn	w8, w0
  402a54:	add	w9, w8, w22
  402a58:	mov	w8, #0x1                   	// #1
  402a5c:	umulh	x10, x11, x8
  402a60:	cmp	xzr, x10
  402a64:	b.ne	402a74 <ferror@plt+0x1184>  // b.any
  402a68:	adds	w9, w9, #0x1
  402a6c:	mul	x8, x8, x11
  402a70:	b.cc	402a5c <ferror@plt+0x116c>  // b.lo, b.ul, b.last
  402a74:	mov	w9, #0xa                   	// #10
  402a78:	cmp	x28, #0xb
  402a7c:	b.cc	402a90 <ferror@plt+0x11a0>  // b.lo, b.ul, b.last
  402a80:	add	x9, x9, x9, lsl #2
  402a84:	lsl	x9, x9, #1
  402a88:	cmp	x9, x28
  402a8c:	b.cc	402a80 <ferror@plt+0x1190>  // b.lo, b.ul, b.last
  402a90:	cmp	w27, #0x1
  402a94:	b.lt	402aa8 <ferror@plt+0x11b8>  // b.tstop
  402a98:	add	x9, x9, x9, lsl #2
  402a9c:	subs	w27, w27, #0x1
  402aa0:	lsl	x9, x9, #1
  402aa4:	b.ne	402a98 <ferror@plt+0x11a8>  // b.any
  402aa8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402aac:	mov	w12, #0x1                   	// #1
  402ab0:	movk	x10, #0xcccd
  402ab4:	mov	w11, #0xa                   	// #10
  402ab8:	umulh	x13, x28, x10
  402abc:	lsr	x13, x13, #3
  402ac0:	add	x14, x12, x12, lsl #2
  402ac4:	msub	x15, x13, x11, x28
  402ac8:	lsl	x14, x14, #1
  402acc:	cbz	x15, 402ae0 <ferror@plt+0x11f0>
  402ad0:	udiv	x12, x9, x12
  402ad4:	udiv	x12, x12, x15
  402ad8:	udiv	x12, x8, x12
  402adc:	add	x20, x12, x20
  402ae0:	cmp	x28, #0x9
  402ae4:	mov	x28, x13
  402ae8:	mov	x12, x14
  402aec:	b.hi	402ab8 <ferror@plt+0x11c8>  // b.pmore
  402af0:	b	4029b4 <ferror@plt+0x10c4>
  402af4:	mov	x2, xzr
  402af8:	b	402758 <ferror@plt+0xe68>
  402afc:	stp	x29, x30, [sp, #-48]!
  402b00:	stp	x20, x19, [sp, #32]
  402b04:	mov	x20, x1
  402b08:	mov	x19, x0
  402b0c:	str	x21, [sp, #16]
  402b10:	mov	x29, sp
  402b14:	cbz	x0, 402b48 <ferror@plt+0x1258>
  402b18:	ldrb	w21, [x19]
  402b1c:	mov	x8, x19
  402b20:	cbz	w21, 402b4c <ferror@plt+0x125c>
  402b24:	bl	401770 <__ctype_b_loc@plt>
  402b28:	ldr	x9, [x0]
  402b2c:	mov	x8, x19
  402b30:	and	x10, x21, #0xff
  402b34:	ldrh	w10, [x9, x10, lsl #1]
  402b38:	tbz	w10, #11, 402b4c <ferror@plt+0x125c>
  402b3c:	ldrb	w21, [x8, #1]!
  402b40:	cbnz	w21, 402b30 <ferror@plt+0x1240>
  402b44:	b	402b4c <ferror@plt+0x125c>
  402b48:	mov	x8, xzr
  402b4c:	cbz	x20, 402b54 <ferror@plt+0x1264>
  402b50:	str	x8, [x20]
  402b54:	cmp	x8, x19
  402b58:	b.ls	402b6c <ferror@plt+0x127c>  // b.plast
  402b5c:	ldrb	w8, [x8]
  402b60:	cmp	w8, #0x0
  402b64:	cset	w0, eq  // eq = none
  402b68:	b	402b70 <ferror@plt+0x1280>
  402b6c:	mov	w0, wzr
  402b70:	ldp	x20, x19, [sp, #32]
  402b74:	ldr	x21, [sp, #16]
  402b78:	ldp	x29, x30, [sp], #48
  402b7c:	ret
  402b80:	stp	x29, x30, [sp, #-48]!
  402b84:	stp	x20, x19, [sp, #32]
  402b88:	mov	x20, x1
  402b8c:	mov	x19, x0
  402b90:	str	x21, [sp, #16]
  402b94:	mov	x29, sp
  402b98:	cbz	x0, 402bcc <ferror@plt+0x12dc>
  402b9c:	ldrb	w21, [x19]
  402ba0:	mov	x8, x19
  402ba4:	cbz	w21, 402bd0 <ferror@plt+0x12e0>
  402ba8:	bl	401770 <__ctype_b_loc@plt>
  402bac:	ldr	x9, [x0]
  402bb0:	mov	x8, x19
  402bb4:	and	x10, x21, #0xff
  402bb8:	ldrh	w10, [x9, x10, lsl #1]
  402bbc:	tbz	w10, #12, 402bd0 <ferror@plt+0x12e0>
  402bc0:	ldrb	w21, [x8, #1]!
  402bc4:	cbnz	w21, 402bb4 <ferror@plt+0x12c4>
  402bc8:	b	402bd0 <ferror@plt+0x12e0>
  402bcc:	mov	x8, xzr
  402bd0:	cbz	x20, 402bd8 <ferror@plt+0x12e8>
  402bd4:	str	x8, [x20]
  402bd8:	cmp	x8, x19
  402bdc:	b.ls	402bf0 <ferror@plt+0x1300>  // b.plast
  402be0:	ldrb	w8, [x8]
  402be4:	cmp	w8, #0x0
  402be8:	cset	w0, eq  // eq = none
  402bec:	b	402bf4 <ferror@plt+0x1304>
  402bf0:	mov	w0, wzr
  402bf4:	ldp	x20, x19, [sp, #32]
  402bf8:	ldr	x21, [sp, #16]
  402bfc:	ldp	x29, x30, [sp], #48
  402c00:	ret
  402c04:	sub	sp, sp, #0x110
  402c08:	stp	x29, x30, [sp, #208]
  402c0c:	add	x29, sp, #0xd0
  402c10:	mov	x8, #0xffffffffffffffd0    	// #-48
  402c14:	mov	x9, sp
  402c18:	sub	x10, x29, #0x50
  402c1c:	stp	x28, x23, [sp, #224]
  402c20:	stp	x22, x21, [sp, #240]
  402c24:	stp	x20, x19, [sp, #256]
  402c28:	mov	x20, x1
  402c2c:	mov	x19, x0
  402c30:	movk	x8, #0xff80, lsl #32
  402c34:	add	x11, x29, #0x40
  402c38:	add	x9, x9, #0x80
  402c3c:	add	x22, x10, #0x30
  402c40:	mov	w23, #0xffffffd0            	// #-48
  402c44:	stp	x2, x3, [x29, #-80]
  402c48:	stp	x4, x5, [x29, #-64]
  402c4c:	stp	x6, x7, [x29, #-48]
  402c50:	stp	q1, q2, [sp, #16]
  402c54:	stp	q3, q4, [sp, #48]
  402c58:	str	q0, [sp]
  402c5c:	stp	q5, q6, [sp, #80]
  402c60:	str	q7, [sp, #112]
  402c64:	stp	x9, x8, [x29, #-16]
  402c68:	stp	x11, x22, [x29, #-32]
  402c6c:	tbnz	w23, #31, 402c78 <ferror@plt+0x1388>
  402c70:	mov	w8, w23
  402c74:	b	402c90 <ferror@plt+0x13a0>
  402c78:	add	w8, w23, #0x8
  402c7c:	cmn	w23, #0x8
  402c80:	stur	w8, [x29, #-8]
  402c84:	b.gt	402c90 <ferror@plt+0x13a0>
  402c88:	add	x9, x22, w23, sxtw
  402c8c:	b	402c9c <ferror@plt+0x13ac>
  402c90:	ldur	x9, [x29, #-32]
  402c94:	add	x10, x9, #0x8
  402c98:	stur	x10, [x29, #-32]
  402c9c:	ldr	x1, [x9]
  402ca0:	cbz	x1, 402d18 <ferror@plt+0x1428>
  402ca4:	tbnz	w8, #31, 402cb0 <ferror@plt+0x13c0>
  402ca8:	mov	w23, w8
  402cac:	b	402cc8 <ferror@plt+0x13d8>
  402cb0:	add	w23, w8, #0x8
  402cb4:	cmn	w8, #0x8
  402cb8:	stur	w23, [x29, #-8]
  402cbc:	b.gt	402cc8 <ferror@plt+0x13d8>
  402cc0:	add	x8, x22, w8, sxtw
  402cc4:	b	402cd4 <ferror@plt+0x13e4>
  402cc8:	ldur	x8, [x29, #-32]
  402ccc:	add	x9, x8, #0x8
  402cd0:	stur	x9, [x29, #-32]
  402cd4:	ldr	x21, [x8]
  402cd8:	cbz	x21, 402d18 <ferror@plt+0x1428>
  402cdc:	mov	x0, x19
  402ce0:	bl	401750 <strcmp@plt>
  402ce4:	cbz	w0, 402cfc <ferror@plt+0x140c>
  402ce8:	mov	x0, x19
  402cec:	mov	x1, x21
  402cf0:	bl	401750 <strcmp@plt>
  402cf4:	cbnz	w0, 402c6c <ferror@plt+0x137c>
  402cf8:	b	402d00 <ferror@plt+0x1410>
  402cfc:	mov	w0, #0x1                   	// #1
  402d00:	ldp	x20, x19, [sp, #256]
  402d04:	ldp	x22, x21, [sp, #240]
  402d08:	ldp	x28, x23, [sp, #224]
  402d0c:	ldp	x29, x30, [sp, #208]
  402d10:	add	sp, sp, #0x110
  402d14:	ret
  402d18:	adrp	x8, 415000 <ferror@plt+0x13710>
  402d1c:	ldr	w0, [x8, #520]
  402d20:	adrp	x1, 404000 <ferror@plt+0x2710>
  402d24:	add	x1, x1, #0xb86
  402d28:	mov	x2, x20
  402d2c:	mov	x3, x19
  402d30:	bl	401870 <errx@plt>
  402d34:	cbz	x1, 402d58 <ferror@plt+0x1468>
  402d38:	sxtb	w8, w2
  402d3c:	ldrsb	w9, [x0]
  402d40:	cbz	w9, 402d58 <ferror@plt+0x1468>
  402d44:	cmp	w8, w9
  402d48:	b.eq	402d5c <ferror@plt+0x146c>  // b.none
  402d4c:	sub	x1, x1, #0x1
  402d50:	add	x0, x0, #0x1
  402d54:	cbnz	x1, 402d3c <ferror@plt+0x144c>
  402d58:	mov	x0, xzr
  402d5c:	ret
  402d60:	stp	x29, x30, [sp, #-32]!
  402d64:	stp	x20, x19, [sp, #16]
  402d68:	mov	x29, sp
  402d6c:	mov	x20, x1
  402d70:	mov	x19, x0
  402d74:	bl	402db4 <ferror@plt+0x14c4>
  402d78:	cmp	w0, w0, sxth
  402d7c:	b.ne	402d8c <ferror@plt+0x149c>  // b.any
  402d80:	ldp	x20, x19, [sp, #16]
  402d84:	ldp	x29, x30, [sp], #32
  402d88:	ret
  402d8c:	bl	4018a0 <__errno_location@plt>
  402d90:	mov	w8, #0x22                  	// #34
  402d94:	str	w8, [x0]
  402d98:	adrp	x8, 415000 <ferror@plt+0x13710>
  402d9c:	ldr	w0, [x8, #520]
  402da0:	adrp	x1, 404000 <ferror@plt+0x2710>
  402da4:	add	x1, x1, #0xb86
  402da8:	mov	x2, x20
  402dac:	mov	x3, x19
  402db0:	bl	4018c0 <err@plt>
  402db4:	stp	x29, x30, [sp, #-32]!
  402db8:	stp	x20, x19, [sp, #16]
  402dbc:	mov	x29, sp
  402dc0:	mov	x20, x1
  402dc4:	mov	x19, x0
  402dc8:	bl	402e6c <ferror@plt+0x157c>
  402dcc:	cmp	x0, w0, sxtw
  402dd0:	b.ne	402de0 <ferror@plt+0x14f0>  // b.any
  402dd4:	ldp	x20, x19, [sp, #16]
  402dd8:	ldp	x29, x30, [sp], #32
  402ddc:	ret
  402de0:	bl	4018a0 <__errno_location@plt>
  402de4:	mov	w8, #0x22                  	// #34
  402de8:	str	w8, [x0]
  402dec:	adrp	x8, 415000 <ferror@plt+0x13710>
  402df0:	ldr	w0, [x8, #520]
  402df4:	adrp	x1, 404000 <ferror@plt+0x2710>
  402df8:	add	x1, x1, #0xb86
  402dfc:	mov	x2, x20
  402e00:	mov	x3, x19
  402e04:	bl	4018c0 <err@plt>
  402e08:	mov	w2, #0xa                   	// #10
  402e0c:	b	402e10 <ferror@plt+0x1520>
  402e10:	stp	x29, x30, [sp, #-32]!
  402e14:	stp	x20, x19, [sp, #16]
  402e18:	mov	x29, sp
  402e1c:	mov	x20, x1
  402e20:	mov	x19, x0
  402e24:	bl	402f28 <ferror@plt+0x1638>
  402e28:	cmp	w0, #0x10, lsl #12
  402e2c:	b.cs	402e3c <ferror@plt+0x154c>  // b.hs, b.nlast
  402e30:	ldp	x20, x19, [sp, #16]
  402e34:	ldp	x29, x30, [sp], #32
  402e38:	ret
  402e3c:	bl	4018a0 <__errno_location@plt>
  402e40:	mov	w8, #0x22                  	// #34
  402e44:	str	w8, [x0]
  402e48:	adrp	x8, 415000 <ferror@plt+0x13710>
  402e4c:	ldr	w0, [x8, #520]
  402e50:	adrp	x1, 404000 <ferror@plt+0x2710>
  402e54:	add	x1, x1, #0xb86
  402e58:	mov	x2, x20
  402e5c:	mov	x3, x19
  402e60:	bl	4018c0 <err@plt>
  402e64:	mov	w2, #0x10                  	// #16
  402e68:	b	402e10 <ferror@plt+0x1520>
  402e6c:	stp	x29, x30, [sp, #-48]!
  402e70:	mov	x29, sp
  402e74:	str	x21, [sp, #16]
  402e78:	stp	x20, x19, [sp, #32]
  402e7c:	mov	x20, x1
  402e80:	mov	x19, x0
  402e84:	str	xzr, [x29, #24]
  402e88:	bl	4018a0 <__errno_location@plt>
  402e8c:	str	wzr, [x0]
  402e90:	cbz	x19, 402ee0 <ferror@plt+0x15f0>
  402e94:	ldrb	w8, [x19]
  402e98:	cbz	w8, 402ee0 <ferror@plt+0x15f0>
  402e9c:	mov	x21, x0
  402ea0:	add	x1, x29, #0x18
  402ea4:	mov	w2, #0xa                   	// #10
  402ea8:	mov	x0, x19
  402eac:	bl	401590 <strtoimax@plt>
  402eb0:	ldr	w8, [x21]
  402eb4:	cbnz	w8, 402efc <ferror@plt+0x160c>
  402eb8:	ldr	x8, [x29, #24]
  402ebc:	cmp	x8, x19
  402ec0:	b.eq	402ee0 <ferror@plt+0x15f0>  // b.none
  402ec4:	cbz	x8, 402ed0 <ferror@plt+0x15e0>
  402ec8:	ldrb	w8, [x8]
  402ecc:	cbnz	w8, 402ee0 <ferror@plt+0x15f0>
  402ed0:	ldp	x20, x19, [sp, #32]
  402ed4:	ldr	x21, [sp, #16]
  402ed8:	ldp	x29, x30, [sp], #48
  402edc:	ret
  402ee0:	adrp	x8, 415000 <ferror@plt+0x13710>
  402ee4:	ldr	w0, [x8, #520]
  402ee8:	adrp	x1, 404000 <ferror@plt+0x2710>
  402eec:	add	x1, x1, #0xb86
  402ef0:	mov	x2, x20
  402ef4:	mov	x3, x19
  402ef8:	bl	401870 <errx@plt>
  402efc:	adrp	x9, 415000 <ferror@plt+0x13710>
  402f00:	ldr	w0, [x9, #520]
  402f04:	cmp	w8, #0x22
  402f08:	b.ne	402ee8 <ferror@plt+0x15f8>  // b.any
  402f0c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402f10:	add	x1, x1, #0xb86
  402f14:	mov	x2, x20
  402f18:	mov	x3, x19
  402f1c:	bl	4018c0 <err@plt>
  402f20:	mov	w2, #0xa                   	// #10
  402f24:	b	402f28 <ferror@plt+0x1638>
  402f28:	stp	x29, x30, [sp, #-32]!
  402f2c:	stp	x20, x19, [sp, #16]
  402f30:	mov	x29, sp
  402f34:	mov	x20, x1
  402f38:	mov	x19, x0
  402f3c:	bl	402f8c <ferror@plt+0x169c>
  402f40:	lsr	x8, x0, #32
  402f44:	cbnz	x8, 402f54 <ferror@plt+0x1664>
  402f48:	ldp	x20, x19, [sp, #16]
  402f4c:	ldp	x29, x30, [sp], #32
  402f50:	ret
  402f54:	bl	4018a0 <__errno_location@plt>
  402f58:	mov	w8, #0x22                  	// #34
  402f5c:	str	w8, [x0]
  402f60:	adrp	x8, 415000 <ferror@plt+0x13710>
  402f64:	ldr	w0, [x8, #520]
  402f68:	adrp	x1, 404000 <ferror@plt+0x2710>
  402f6c:	add	x1, x1, #0xb86
  402f70:	mov	x2, x20
  402f74:	mov	x3, x19
  402f78:	bl	4018c0 <err@plt>
  402f7c:	mov	w2, #0x10                  	// #16
  402f80:	b	402f28 <ferror@plt+0x1638>
  402f84:	mov	w2, #0xa                   	// #10
  402f88:	b	402f8c <ferror@plt+0x169c>
  402f8c:	sub	sp, sp, #0x40
  402f90:	stp	x29, x30, [sp, #16]
  402f94:	stp	x22, x21, [sp, #32]
  402f98:	stp	x20, x19, [sp, #48]
  402f9c:	add	x29, sp, #0x10
  402fa0:	mov	w21, w2
  402fa4:	mov	x20, x1
  402fa8:	mov	x19, x0
  402fac:	str	xzr, [sp, #8]
  402fb0:	bl	4018a0 <__errno_location@plt>
  402fb4:	str	wzr, [x0]
  402fb8:	cbz	x19, 40300c <ferror@plt+0x171c>
  402fbc:	ldrb	w8, [x19]
  402fc0:	cbz	w8, 40300c <ferror@plt+0x171c>
  402fc4:	mov	x22, x0
  402fc8:	add	x1, sp, #0x8
  402fcc:	mov	x0, x19
  402fd0:	mov	w2, w21
  402fd4:	bl	401710 <strtoumax@plt>
  402fd8:	ldr	w8, [x22]
  402fdc:	cbnz	w8, 403028 <ferror@plt+0x1738>
  402fe0:	ldr	x8, [sp, #8]
  402fe4:	cmp	x8, x19
  402fe8:	b.eq	40300c <ferror@plt+0x171c>  // b.none
  402fec:	cbz	x8, 402ff8 <ferror@plt+0x1708>
  402ff0:	ldrb	w8, [x8]
  402ff4:	cbnz	w8, 40300c <ferror@plt+0x171c>
  402ff8:	ldp	x20, x19, [sp, #48]
  402ffc:	ldp	x22, x21, [sp, #32]
  403000:	ldp	x29, x30, [sp, #16]
  403004:	add	sp, sp, #0x40
  403008:	ret
  40300c:	adrp	x8, 415000 <ferror@plt+0x13710>
  403010:	ldr	w0, [x8, #520]
  403014:	adrp	x1, 404000 <ferror@plt+0x2710>
  403018:	add	x1, x1, #0xb86
  40301c:	mov	x2, x20
  403020:	mov	x3, x19
  403024:	bl	401870 <errx@plt>
  403028:	adrp	x9, 415000 <ferror@plt+0x13710>
  40302c:	ldr	w0, [x9, #520]
  403030:	cmp	w8, #0x22
  403034:	b.ne	403014 <ferror@plt+0x1724>  // b.any
  403038:	adrp	x1, 404000 <ferror@plt+0x2710>
  40303c:	add	x1, x1, #0xb86
  403040:	mov	x2, x20
  403044:	mov	x3, x19
  403048:	bl	4018c0 <err@plt>
  40304c:	mov	w2, #0x10                  	// #16
  403050:	b	402f8c <ferror@plt+0x169c>
  403054:	stp	x29, x30, [sp, #-48]!
  403058:	mov	x29, sp
  40305c:	str	x21, [sp, #16]
  403060:	stp	x20, x19, [sp, #32]
  403064:	mov	x20, x1
  403068:	mov	x19, x0
  40306c:	str	xzr, [x29, #24]
  403070:	bl	4018a0 <__errno_location@plt>
  403074:	str	wzr, [x0]
  403078:	cbz	x19, 4030c4 <ferror@plt+0x17d4>
  40307c:	ldrb	w8, [x19]
  403080:	cbz	w8, 4030c4 <ferror@plt+0x17d4>
  403084:	mov	x21, x0
  403088:	add	x1, x29, #0x18
  40308c:	mov	x0, x19
  403090:	bl	4015b0 <strtod@plt>
  403094:	ldr	w8, [x21]
  403098:	cbnz	w8, 4030e0 <ferror@plt+0x17f0>
  40309c:	ldr	x8, [x29, #24]
  4030a0:	cmp	x8, x19
  4030a4:	b.eq	4030c4 <ferror@plt+0x17d4>  // b.none
  4030a8:	cbz	x8, 4030b4 <ferror@plt+0x17c4>
  4030ac:	ldrb	w8, [x8]
  4030b0:	cbnz	w8, 4030c4 <ferror@plt+0x17d4>
  4030b4:	ldp	x20, x19, [sp, #32]
  4030b8:	ldr	x21, [sp, #16]
  4030bc:	ldp	x29, x30, [sp], #48
  4030c0:	ret
  4030c4:	adrp	x8, 415000 <ferror@plt+0x13710>
  4030c8:	ldr	w0, [x8, #520]
  4030cc:	adrp	x1, 404000 <ferror@plt+0x2710>
  4030d0:	add	x1, x1, #0xb86
  4030d4:	mov	x2, x20
  4030d8:	mov	x3, x19
  4030dc:	bl	401870 <errx@plt>
  4030e0:	adrp	x9, 415000 <ferror@plt+0x13710>
  4030e4:	ldr	w0, [x9, #520]
  4030e8:	cmp	w8, #0x22
  4030ec:	b.ne	4030cc <ferror@plt+0x17dc>  // b.any
  4030f0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4030f4:	add	x1, x1, #0xb86
  4030f8:	mov	x2, x20
  4030fc:	mov	x3, x19
  403100:	bl	4018c0 <err@plt>
  403104:	stp	x29, x30, [sp, #-48]!
  403108:	mov	x29, sp
  40310c:	str	x21, [sp, #16]
  403110:	stp	x20, x19, [sp, #32]
  403114:	mov	x20, x1
  403118:	mov	x19, x0
  40311c:	str	xzr, [x29, #24]
  403120:	bl	4018a0 <__errno_location@plt>
  403124:	str	wzr, [x0]
  403128:	cbz	x19, 403178 <ferror@plt+0x1888>
  40312c:	ldrb	w8, [x19]
  403130:	cbz	w8, 403178 <ferror@plt+0x1888>
  403134:	mov	x21, x0
  403138:	add	x1, x29, #0x18
  40313c:	mov	w2, #0xa                   	// #10
  403140:	mov	x0, x19
  403144:	bl	401780 <strtol@plt>
  403148:	ldr	w8, [x21]
  40314c:	cbnz	w8, 403194 <ferror@plt+0x18a4>
  403150:	ldr	x8, [x29, #24]
  403154:	cmp	x8, x19
  403158:	b.eq	403178 <ferror@plt+0x1888>  // b.none
  40315c:	cbz	x8, 403168 <ferror@plt+0x1878>
  403160:	ldrb	w8, [x8]
  403164:	cbnz	w8, 403178 <ferror@plt+0x1888>
  403168:	ldp	x20, x19, [sp, #32]
  40316c:	ldr	x21, [sp, #16]
  403170:	ldp	x29, x30, [sp], #48
  403174:	ret
  403178:	adrp	x8, 415000 <ferror@plt+0x13710>
  40317c:	ldr	w0, [x8, #520]
  403180:	adrp	x1, 404000 <ferror@plt+0x2710>
  403184:	add	x1, x1, #0xb86
  403188:	mov	x2, x20
  40318c:	mov	x3, x19
  403190:	bl	401870 <errx@plt>
  403194:	adrp	x9, 415000 <ferror@plt+0x13710>
  403198:	ldr	w0, [x9, #520]
  40319c:	cmp	w8, #0x22
  4031a0:	b.ne	403180 <ferror@plt+0x1890>  // b.any
  4031a4:	adrp	x1, 404000 <ferror@plt+0x2710>
  4031a8:	add	x1, x1, #0xb86
  4031ac:	mov	x2, x20
  4031b0:	mov	x3, x19
  4031b4:	bl	4018c0 <err@plt>
  4031b8:	stp	x29, x30, [sp, #-48]!
  4031bc:	mov	x29, sp
  4031c0:	str	x21, [sp, #16]
  4031c4:	stp	x20, x19, [sp, #32]
  4031c8:	mov	x20, x1
  4031cc:	mov	x19, x0
  4031d0:	str	xzr, [x29, #24]
  4031d4:	bl	4018a0 <__errno_location@plt>
  4031d8:	str	wzr, [x0]
  4031dc:	cbz	x19, 40322c <ferror@plt+0x193c>
  4031e0:	ldrb	w8, [x19]
  4031e4:	cbz	w8, 40322c <ferror@plt+0x193c>
  4031e8:	mov	x21, x0
  4031ec:	add	x1, x29, #0x18
  4031f0:	mov	w2, #0xa                   	// #10
  4031f4:	mov	x0, x19
  4031f8:	bl	401540 <strtoul@plt>
  4031fc:	ldr	w8, [x21]
  403200:	cbnz	w8, 403248 <ferror@plt+0x1958>
  403204:	ldr	x8, [x29, #24]
  403208:	cmp	x8, x19
  40320c:	b.eq	40322c <ferror@plt+0x193c>  // b.none
  403210:	cbz	x8, 40321c <ferror@plt+0x192c>
  403214:	ldrb	w8, [x8]
  403218:	cbnz	w8, 40322c <ferror@plt+0x193c>
  40321c:	ldp	x20, x19, [sp, #32]
  403220:	ldr	x21, [sp, #16]
  403224:	ldp	x29, x30, [sp], #48
  403228:	ret
  40322c:	adrp	x8, 415000 <ferror@plt+0x13710>
  403230:	ldr	w0, [x8, #520]
  403234:	adrp	x1, 404000 <ferror@plt+0x2710>
  403238:	add	x1, x1, #0xb86
  40323c:	mov	x2, x20
  403240:	mov	x3, x19
  403244:	bl	401870 <errx@plt>
  403248:	adrp	x9, 415000 <ferror@plt+0x13710>
  40324c:	ldr	w0, [x9, #520]
  403250:	cmp	w8, #0x22
  403254:	b.ne	403234 <ferror@plt+0x1944>  // b.any
  403258:	adrp	x1, 404000 <ferror@plt+0x2710>
  40325c:	add	x1, x1, #0xb86
  403260:	mov	x2, x20
  403264:	mov	x3, x19
  403268:	bl	4018c0 <err@plt>
  40326c:	sub	sp, sp, #0x30
  403270:	stp	x20, x19, [sp, #32]
  403274:	mov	x20, x1
  403278:	add	x1, sp, #0x8
  40327c:	mov	x2, xzr
  403280:	stp	x29, x30, [sp, #16]
  403284:	add	x29, sp, #0x10
  403288:	mov	x19, x0
  40328c:	bl	402758 <ferror@plt+0xe68>
  403290:	cbnz	w0, 4032a8 <ferror@plt+0x19b8>
  403294:	ldr	x0, [sp, #8]
  403298:	ldp	x20, x19, [sp, #32]
  40329c:	ldp	x29, x30, [sp, #16]
  4032a0:	add	sp, sp, #0x30
  4032a4:	ret
  4032a8:	bl	4018a0 <__errno_location@plt>
  4032ac:	adrp	x9, 415000 <ferror@plt+0x13710>
  4032b0:	ldr	w8, [x0]
  4032b4:	ldr	w0, [x9, #520]
  4032b8:	adrp	x1, 404000 <ferror@plt+0x2710>
  4032bc:	add	x1, x1, #0xb86
  4032c0:	mov	x2, x20
  4032c4:	mov	x3, x19
  4032c8:	cbnz	w8, 4032d0 <ferror@plt+0x19e0>
  4032cc:	bl	401870 <errx@plt>
  4032d0:	bl	4018c0 <err@plt>
  4032d4:	stp	x29, x30, [sp, #-32]!
  4032d8:	str	x19, [sp, #16]
  4032dc:	mov	x19, x1
  4032e0:	mov	x1, x2
  4032e4:	mov	x29, sp
  4032e8:	bl	403054 <ferror@plt+0x1764>
  4032ec:	adrp	x8, 404000 <ferror@plt+0x2710>
  4032f0:	ldr	d1, [x8, #2912]
  4032f4:	fcvtzs	x8, d0
  4032f8:	scvtf	d2, x8
  4032fc:	fsub	d0, d0, d2
  403300:	fmul	d0, d0, d1
  403304:	fcvtzs	x9, d0
  403308:	stp	x8, x9, [x19]
  40330c:	ldr	x19, [sp, #16]
  403310:	ldp	x29, x30, [sp], #32
  403314:	ret
  403318:	and	w8, w0, #0xf000
  40331c:	sub	w8, w8, #0x1, lsl #12
  403320:	lsr	w9, w8, #12
  403324:	cmp	w9, #0xb
  403328:	mov	w8, wzr
  40332c:	b.hi	403380 <ferror@plt+0x1a90>  // b.pmore
  403330:	adrp	x10, 404000 <ferror@plt+0x2710>
  403334:	add	x10, x10, #0xb68
  403338:	adr	x11, 40334c <ferror@plt+0x1a5c>
  40333c:	ldrb	w12, [x10, x9]
  403340:	add	x11, x11, x12, lsl #2
  403344:	mov	w9, #0x64                  	// #100
  403348:	br	x11
  40334c:	mov	w9, #0x70                  	// #112
  403350:	b	403378 <ferror@plt+0x1a88>
  403354:	mov	w9, #0x63                  	// #99
  403358:	b	403378 <ferror@plt+0x1a88>
  40335c:	mov	w9, #0x62                  	// #98
  403360:	b	403378 <ferror@plt+0x1a88>
  403364:	mov	w9, #0x6c                  	// #108
  403368:	b	403378 <ferror@plt+0x1a88>
  40336c:	mov	w9, #0x73                  	// #115
  403370:	b	403378 <ferror@plt+0x1a88>
  403374:	mov	w9, #0x2d                  	// #45
  403378:	mov	w8, #0x1                   	// #1
  40337c:	strb	w9, [x1]
  403380:	tst	w0, #0x100
  403384:	mov	w9, #0x72                  	// #114
  403388:	mov	w10, #0x2d                  	// #45
  40338c:	add	x11, x1, x8
  403390:	mov	w12, #0x77                  	// #119
  403394:	csel	w17, w10, w9, eq  // eq = none
  403398:	tst	w0, #0x80
  40339c:	mov	w14, #0x53                  	// #83
  4033a0:	mov	w15, #0x73                  	// #115
  4033a4:	mov	w16, #0x78                  	// #120
  4033a8:	strb	w17, [x11]
  4033ac:	csel	w17, w10, w12, eq  // eq = none
  4033b0:	tst	w0, #0x40
  4033b4:	orr	x13, x8, #0x2
  4033b8:	strb	w17, [x11, #1]
  4033bc:	csel	w11, w15, w14, ne  // ne = any
  4033c0:	csel	w17, w16, w10, ne  // ne = any
  4033c4:	tst	w0, #0x800
  4033c8:	csel	w11, w17, w11, eq  // eq = none
  4033cc:	add	x13, x13, x1
  4033d0:	tst	w0, #0x20
  4033d4:	strb	w11, [x13]
  4033d8:	csel	w11, w10, w9, eq  // eq = none
  4033dc:	tst	w0, #0x10
  4033e0:	strb	w11, [x13, #1]
  4033e4:	csel	w11, w10, w12, eq  // eq = none
  4033e8:	tst	w0, #0x8
  4033ec:	csel	w14, w15, w14, ne  // ne = any
  4033f0:	csel	w15, w16, w10, ne  // ne = any
  4033f4:	tst	w0, #0x400
  4033f8:	orr	x8, x8, #0x6
  4033fc:	csel	w14, w15, w14, eq  // eq = none
  403400:	tst	w0, #0x4
  403404:	add	x8, x8, x1
  403408:	csel	w9, w10, w9, eq  // eq = none
  40340c:	tst	w0, #0x2
  403410:	mov	w17, #0x54                  	// #84
  403414:	strb	w11, [x13, #2]
  403418:	mov	w11, #0x74                  	// #116
  40341c:	strb	w14, [x13, #3]
  403420:	strb	w9, [x8]
  403424:	csel	w9, w10, w12, eq  // eq = none
  403428:	tst	w0, #0x1
  40342c:	strb	w9, [x8, #1]
  403430:	csel	w9, w11, w17, ne  // ne = any
  403434:	csel	w10, w16, w10, ne  // ne = any
  403438:	tst	w0, #0x200
  40343c:	csel	w9, w10, w9, eq  // eq = none
  403440:	mov	x0, x1
  403444:	strb	w9, [x8, #2]
  403448:	strb	wzr, [x8, #3]
  40344c:	ret
  403450:	sub	sp, sp, #0x50
  403454:	add	x8, sp, #0x8
  403458:	stp	x29, x30, [sp, #48]
  40345c:	stp	x20, x19, [sp, #64]
  403460:	add	x29, sp, #0x30
  403464:	tbz	w0, #1, 403474 <ferror@plt+0x1b84>
  403468:	orr	x8, x8, #0x1
  40346c:	mov	w9, #0x20                  	// #32
  403470:	strb	w9, [sp, #8]
  403474:	mov	x9, xzr
  403478:	add	x10, x9, #0xa
  40347c:	lsr	x11, x1, x10
  403480:	cbz	x11, 403498 <ferror@plt+0x1ba8>
  403484:	cmp	x10, #0x33
  403488:	mov	x9, x10
  40348c:	b.cc	403478 <ferror@plt+0x1b88>  // b.lo, b.ul, b.last
  403490:	mov	w9, #0x3c                  	// #60
  403494:	b	40349c <ferror@plt+0x1bac>
  403498:	cbz	w9, 403550 <ferror@plt+0x1c60>
  40349c:	mov	w10, #0x6667                	// #26215
  4034a0:	movk	w10, #0x6666, lsl #16
  4034a4:	smull	x10, w9, w10
  4034a8:	adrp	x11, 404000 <ferror@plt+0x2710>
  4034ac:	lsr	x12, x10, #63
  4034b0:	asr	x10, x10, #34
  4034b4:	add	x11, x11, #0xb8f
  4034b8:	add	w10, w10, w12
  4034bc:	ldrb	w12, [x11, w10, sxtw]
  4034c0:	mov	x10, #0xffffffffffffffff    	// #-1
  4034c4:	lsl	x10, x10, x9
  4034c8:	mov	x11, x8
  4034cc:	lsr	x19, x1, x9
  4034d0:	bic	x10, x1, x10
  4034d4:	strb	w12, [x11], #1
  4034d8:	tbz	w0, #0, 4034f4 <ferror@plt+0x1c04>
  4034dc:	add	w12, w9, #0x9
  4034e0:	cmp	w12, #0x13
  4034e4:	b.cc	4034f4 <ferror@plt+0x1c04>  // b.lo, b.ul, b.last
  4034e8:	mov	w11, #0x4269                	// #17001
  4034ec:	sturh	w11, [x8, #1]
  4034f0:	add	x11, x8, #0x3
  4034f4:	strb	wzr, [x11]
  4034f8:	cbz	x10, 4035c8 <ferror@plt+0x1cd8>
  4034fc:	sub	w8, w9, #0xa
  403500:	lsr	x8, x10, x8
  403504:	tbnz	w0, #2, 40351c <ferror@plt+0x1c2c>
  403508:	sub	x9, x8, #0x3b6
  40350c:	cmp	x9, #0x64
  403510:	b.cs	403560 <ferror@plt+0x1c70>  // b.hs, b.nlast
  403514:	add	w19, w19, #0x1
  403518:	b	4035c8 <ferror@plt+0x1cd8>
  40351c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403520:	add	x8, x8, #0x5
  403524:	movk	x9, #0xcccd
  403528:	umulh	x10, x8, x9
  40352c:	lsr	x20, x10, #3
  403530:	mul	x9, x20, x9
  403534:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403538:	ror	x9, x9, #1
  40353c:	movk	x10, #0x1999, lsl #48
  403540:	cmp	x9, x10
  403544:	b.ls	403564 <ferror@plt+0x1c74>  // b.plast
  403548:	cbnz	x20, 403584 <ferror@plt+0x1c94>
  40354c:	b	4035c8 <ferror@plt+0x1cd8>
  403550:	mov	w9, #0x42                  	// #66
  403554:	strh	w9, [x8]
  403558:	mov	w19, w1
  40355c:	b	4035c8 <ferror@plt+0x1cd8>
  403560:	add	x8, x8, #0x32
  403564:	mov	x9, #0xf5c3                	// #62915
  403568:	movk	x9, #0x5c28, lsl #16
  40356c:	movk	x9, #0xc28f, lsl #32
  403570:	lsr	x8, x8, #2
  403574:	movk	x9, #0x28f5, lsl #48
  403578:	umulh	x8, x8, x9
  40357c:	lsr	x20, x8, #2
  403580:	cbz	x20, 4035c8 <ferror@plt+0x1cd8>
  403584:	bl	401600 <localeconv@plt>
  403588:	cbz	x0, 40359c <ferror@plt+0x1cac>
  40358c:	ldr	x4, [x0]
  403590:	cbz	x4, 40359c <ferror@plt+0x1cac>
  403594:	ldrb	w8, [x4]
  403598:	cbnz	w8, 4035a4 <ferror@plt+0x1cb4>
  40359c:	adrp	x4, 404000 <ferror@plt+0x2710>
  4035a0:	add	x4, x4, #0xb97
  4035a4:	adrp	x2, 404000 <ferror@plt+0x2710>
  4035a8:	add	x2, x2, #0xb99
  4035ac:	add	x0, sp, #0x10
  4035b0:	add	x6, sp, #0x8
  4035b4:	mov	w1, #0x20                  	// #32
  4035b8:	mov	w3, w19
  4035bc:	mov	x5, x20
  4035c0:	bl	4015f0 <snprintf@plt>
  4035c4:	b	4035e4 <ferror@plt+0x1cf4>
  4035c8:	adrp	x2, 404000 <ferror@plt+0x2710>
  4035cc:	add	x2, x2, #0xba3
  4035d0:	add	x0, sp, #0x10
  4035d4:	add	x4, sp, #0x8
  4035d8:	mov	w1, #0x20                  	// #32
  4035dc:	mov	w3, w19
  4035e0:	bl	4015f0 <snprintf@plt>
  4035e4:	add	x0, sp, #0x10
  4035e8:	bl	4016d0 <strdup@plt>
  4035ec:	ldp	x20, x19, [sp, #64]
  4035f0:	ldp	x29, x30, [sp, #48]
  4035f4:	add	sp, sp, #0x50
  4035f8:	ret
  4035fc:	stp	x29, x30, [sp, #-64]!
  403600:	stp	x24, x23, [sp, #16]
  403604:	stp	x22, x21, [sp, #32]
  403608:	stp	x20, x19, [sp, #48]
  40360c:	mov	x29, sp
  403610:	cbz	x0, 4036c4 <ferror@plt+0x1dd4>
  403614:	mov	x19, x3
  403618:	mov	x9, x0
  40361c:	mov	w0, #0xffffffff            	// #-1
  403620:	cbz	x3, 4036c8 <ferror@plt+0x1dd8>
  403624:	mov	x20, x2
  403628:	cbz	x2, 4036c8 <ferror@plt+0x1dd8>
  40362c:	mov	x21, x1
  403630:	cbz	x1, 4036c8 <ferror@plt+0x1dd8>
  403634:	ldrb	w10, [x9]
  403638:	cbz	w10, 4036c8 <ferror@plt+0x1dd8>
  40363c:	mov	x23, xzr
  403640:	mov	x8, xzr
  403644:	add	x22, x9, #0x1
  403648:	cmp	x23, x20
  40364c:	b.cs	4036dc <ferror@plt+0x1dec>  // b.hs, b.nlast
  403650:	and	w11, w10, #0xff
  403654:	ldrb	w10, [x22]
  403658:	sub	x9, x22, #0x1
  40365c:	cmp	x8, #0x0
  403660:	csel	x8, x9, x8, eq  // eq = none
  403664:	cmp	w11, #0x2c
  403668:	csel	x9, x9, xzr, eq  // eq = none
  40366c:	cmp	w10, #0x0
  403670:	csel	x24, x22, x9, eq  // eq = none
  403674:	cbz	x8, 4036b0 <ferror@plt+0x1dc0>
  403678:	cbz	x24, 4036b0 <ferror@plt+0x1dc0>
  40367c:	subs	x1, x24, x8
  403680:	b.ls	4036c4 <ferror@plt+0x1dd4>  // b.plast
  403684:	mov	x0, x8
  403688:	blr	x19
  40368c:	cmn	w0, #0x1
  403690:	b.eq	4036c4 <ferror@plt+0x1dd4>  // b.none
  403694:	str	w0, [x21, x23, lsl #2]
  403698:	ldrb	w8, [x24]
  40369c:	add	x0, x23, #0x1
  4036a0:	cbz	w8, 4036c8 <ferror@plt+0x1dd8>
  4036a4:	ldrb	w10, [x22]
  4036a8:	mov	x8, xzr
  4036ac:	b	4036b4 <ferror@plt+0x1dc4>
  4036b0:	mov	x0, x23
  4036b4:	add	x22, x22, #0x1
  4036b8:	mov	x23, x0
  4036bc:	cbnz	w10, 403648 <ferror@plt+0x1d58>
  4036c0:	b	4036c8 <ferror@plt+0x1dd8>
  4036c4:	mov	w0, #0xffffffff            	// #-1
  4036c8:	ldp	x20, x19, [sp, #48]
  4036cc:	ldp	x22, x21, [sp, #32]
  4036d0:	ldp	x24, x23, [sp, #16]
  4036d4:	ldp	x29, x30, [sp], #64
  4036d8:	ret
  4036dc:	mov	w0, #0xfffffffe            	// #-2
  4036e0:	b	4036c8 <ferror@plt+0x1dd8>
  4036e4:	stp	x29, x30, [sp, #-32]!
  4036e8:	str	x19, [sp, #16]
  4036ec:	mov	x29, sp
  4036f0:	cbz	x0, 403714 <ferror@plt+0x1e24>
  4036f4:	mov	x19, x3
  4036f8:	mov	w8, #0xffffffff            	// #-1
  4036fc:	cbz	x3, 403718 <ferror@plt+0x1e28>
  403700:	ldrb	w9, [x0]
  403704:	cbz	w9, 403718 <ferror@plt+0x1e28>
  403708:	ldr	x8, [x19]
  40370c:	cmp	x8, x2
  403710:	b.ls	403728 <ferror@plt+0x1e38>  // b.plast
  403714:	mov	w8, #0xffffffff            	// #-1
  403718:	ldr	x19, [sp, #16]
  40371c:	mov	w0, w8
  403720:	ldp	x29, x30, [sp], #32
  403724:	ret
  403728:	cmp	w9, #0x2b
  40372c:	b.ne	403738 <ferror@plt+0x1e48>  // b.any
  403730:	add	x0, x0, #0x1
  403734:	b	403740 <ferror@plt+0x1e50>
  403738:	mov	x8, xzr
  40373c:	str	xzr, [x19]
  403740:	add	x1, x1, x8, lsl #2
  403744:	sub	x2, x2, x8
  403748:	mov	x3, x4
  40374c:	bl	4035fc <ferror@plt+0x1d0c>
  403750:	mov	w8, w0
  403754:	cmp	w0, #0x1
  403758:	b.lt	403718 <ferror@plt+0x1e28>  // b.tstop
  40375c:	ldr	x9, [x19]
  403760:	add	x9, x9, w8, uxtw
  403764:	str	x9, [x19]
  403768:	b	403718 <ferror@plt+0x1e28>
  40376c:	stp	x29, x30, [sp, #-64]!
  403770:	mov	x8, x0
  403774:	mov	w0, #0xffffffea            	// #-22
  403778:	str	x23, [sp, #16]
  40377c:	stp	x22, x21, [sp, #32]
  403780:	stp	x20, x19, [sp, #48]
  403784:	mov	x29, sp
  403788:	cbz	x1, 403828 <ferror@plt+0x1f38>
  40378c:	cbz	x8, 403828 <ferror@plt+0x1f38>
  403790:	mov	x19, x2
  403794:	cbz	x2, 403828 <ferror@plt+0x1f38>
  403798:	ldrb	w9, [x8]
  40379c:	cbz	w9, 403824 <ferror@plt+0x1f34>
  4037a0:	mov	x20, x1
  4037a4:	mov	x0, xzr
  4037a8:	add	x21, x8, #0x1
  4037ac:	mov	w22, #0x1                   	// #1
  4037b0:	mov	x8, x21
  4037b4:	ldrb	w10, [x8], #-1
  4037b8:	and	w9, w9, #0xff
  4037bc:	cmp	x0, #0x0
  4037c0:	csel	x0, x8, x0, eq  // eq = none
  4037c4:	cmp	w9, #0x2c
  4037c8:	csel	x8, x8, xzr, eq  // eq = none
  4037cc:	cmp	w10, #0x0
  4037d0:	mov	w9, w10
  4037d4:	csel	x23, x21, x8, eq  // eq = none
  4037d8:	cbz	x0, 40381c <ferror@plt+0x1f2c>
  4037dc:	cbz	x23, 40381c <ferror@plt+0x1f2c>
  4037e0:	subs	x1, x23, x0
  4037e4:	b.ls	40383c <ferror@plt+0x1f4c>  // b.plast
  4037e8:	blr	x19
  4037ec:	tbnz	w0, #31, 403828 <ferror@plt+0x1f38>
  4037f0:	mov	w8, w0
  4037f4:	lsr	x8, x8, #3
  4037f8:	ldrb	w9, [x20, x8]
  4037fc:	and	w10, w0, #0x7
  403800:	lsl	w10, w22, w10
  403804:	orr	w9, w9, w10
  403808:	strb	w9, [x20, x8]
  40380c:	ldrb	w8, [x23]
  403810:	cbz	w8, 403824 <ferror@plt+0x1f34>
  403814:	ldrb	w9, [x21]
  403818:	mov	x0, xzr
  40381c:	add	x21, x21, #0x1
  403820:	cbnz	w9, 4037b0 <ferror@plt+0x1ec0>
  403824:	mov	w0, wzr
  403828:	ldp	x20, x19, [sp, #48]
  40382c:	ldp	x22, x21, [sp, #32]
  403830:	ldr	x23, [sp, #16]
  403834:	ldp	x29, x30, [sp], #64
  403838:	ret
  40383c:	mov	w0, #0xffffffff            	// #-1
  403840:	b	403828 <ferror@plt+0x1f38>
  403844:	stp	x29, x30, [sp, #-48]!
  403848:	mov	x8, x0
  40384c:	mov	w0, #0xffffffea            	// #-22
  403850:	stp	x22, x21, [sp, #16]
  403854:	stp	x20, x19, [sp, #32]
  403858:	mov	x29, sp
  40385c:	cbz	x1, 4038e8 <ferror@plt+0x1ff8>
  403860:	cbz	x8, 4038e8 <ferror@plt+0x1ff8>
  403864:	mov	x19, x2
  403868:	cbz	x2, 4038e8 <ferror@plt+0x1ff8>
  40386c:	ldrb	w9, [x8]
  403870:	cbz	w9, 4038e4 <ferror@plt+0x1ff4>
  403874:	mov	x20, x1
  403878:	mov	x0, xzr
  40387c:	add	x21, x8, #0x1
  403880:	mov	x8, x21
  403884:	ldrb	w10, [x8], #-1
  403888:	and	w9, w9, #0xff
  40388c:	cmp	x0, #0x0
  403890:	csel	x0, x8, x0, eq  // eq = none
  403894:	cmp	w9, #0x2c
  403898:	csel	x8, x8, xzr, eq  // eq = none
  40389c:	cmp	w10, #0x0
  4038a0:	mov	w9, w10
  4038a4:	csel	x22, x21, x8, eq  // eq = none
  4038a8:	cbz	x0, 4038dc <ferror@plt+0x1fec>
  4038ac:	cbz	x22, 4038dc <ferror@plt+0x1fec>
  4038b0:	subs	x1, x22, x0
  4038b4:	b.ls	4038f8 <ferror@plt+0x2008>  // b.plast
  4038b8:	blr	x19
  4038bc:	tbnz	x0, #63, 4038e8 <ferror@plt+0x1ff8>
  4038c0:	ldr	x8, [x20]
  4038c4:	orr	x8, x8, x0
  4038c8:	str	x8, [x20]
  4038cc:	ldrb	w8, [x22]
  4038d0:	cbz	w8, 4038e4 <ferror@plt+0x1ff4>
  4038d4:	ldrb	w9, [x21]
  4038d8:	mov	x0, xzr
  4038dc:	add	x21, x21, #0x1
  4038e0:	cbnz	w9, 403880 <ferror@plt+0x1f90>
  4038e4:	mov	w0, wzr
  4038e8:	ldp	x20, x19, [sp, #32]
  4038ec:	ldp	x22, x21, [sp, #16]
  4038f0:	ldp	x29, x30, [sp], #48
  4038f4:	ret
  4038f8:	mov	w0, #0xffffffff            	// #-1
  4038fc:	b	4038e8 <ferror@plt+0x1ff8>
  403900:	stp	x29, x30, [sp, #-64]!
  403904:	mov	x29, sp
  403908:	str	x23, [sp, #16]
  40390c:	stp	x22, x21, [sp, #32]
  403910:	stp	x20, x19, [sp, #48]
  403914:	str	xzr, [x29, #24]
  403918:	cbz	x0, 4039f0 <ferror@plt+0x2100>
  40391c:	mov	w21, w3
  403920:	mov	x19, x2
  403924:	mov	x23, x1
  403928:	mov	x22, x0
  40392c:	str	w3, [x1]
  403930:	str	w3, [x2]
  403934:	bl	4018a0 <__errno_location@plt>
  403938:	str	wzr, [x0]
  40393c:	ldrb	w8, [x22]
  403940:	mov	x20, x0
  403944:	cmp	w8, #0x3a
  403948:	b.ne	403954 <ferror@plt+0x2064>  // b.any
  40394c:	add	x21, x22, #0x1
  403950:	b	4039b0 <ferror@plt+0x20c0>
  403954:	add	x1, x29, #0x18
  403958:	mov	w2, #0xa                   	// #10
  40395c:	mov	x0, x22
  403960:	bl	401780 <strtol@plt>
  403964:	str	w0, [x23]
  403968:	str	w0, [x19]
  40396c:	ldr	x8, [x29, #24]
  403970:	mov	w0, #0xffffffff            	// #-1
  403974:	cmp	x8, x22
  403978:	b.eq	4039f0 <ferror@plt+0x2100>  // b.none
  40397c:	ldr	w9, [x20]
  403980:	cbnz	w9, 4039f0 <ferror@plt+0x2100>
  403984:	cbz	x8, 4039f0 <ferror@plt+0x2100>
  403988:	ldrb	w9, [x8]
  40398c:	cmp	w9, #0x2d
  403990:	b.eq	4039a4 <ferror@plt+0x20b4>  // b.none
  403994:	cmp	w9, #0x3a
  403998:	b.ne	4039ec <ferror@plt+0x20fc>  // b.any
  40399c:	ldrb	w9, [x8, #1]
  4039a0:	cbz	w9, 403a04 <ferror@plt+0x2114>
  4039a4:	add	x21, x8, #0x1
  4039a8:	str	xzr, [x29, #24]
  4039ac:	str	wzr, [x20]
  4039b0:	add	x1, x29, #0x18
  4039b4:	mov	w2, #0xa                   	// #10
  4039b8:	mov	x0, x21
  4039bc:	bl	401780 <strtol@plt>
  4039c0:	str	w0, [x19]
  4039c4:	ldr	w8, [x20]
  4039c8:	mov	w0, #0xffffffff            	// #-1
  4039cc:	cbnz	w8, 4039f0 <ferror@plt+0x2100>
  4039d0:	ldr	x8, [x29, #24]
  4039d4:	cbz	x8, 4039f0 <ferror@plt+0x2100>
  4039d8:	cmp	x8, x21
  4039dc:	mov	w0, #0xffffffff            	// #-1
  4039e0:	b.eq	4039f0 <ferror@plt+0x2100>  // b.none
  4039e4:	ldrb	w8, [x8]
  4039e8:	cbnz	w8, 4039f0 <ferror@plt+0x2100>
  4039ec:	mov	w0, wzr
  4039f0:	ldp	x20, x19, [sp, #48]
  4039f4:	ldp	x22, x21, [sp, #32]
  4039f8:	ldr	x23, [sp, #16]
  4039fc:	ldp	x29, x30, [sp], #64
  403a00:	ret
  403a04:	str	w21, [x19]
  403a08:	b	4039ec <ferror@plt+0x20fc>
  403a0c:	sub	sp, sp, #0x40
  403a10:	mov	w8, wzr
  403a14:	stp	x29, x30, [sp, #16]
  403a18:	str	x21, [sp, #32]
  403a1c:	stp	x20, x19, [sp, #48]
  403a20:	add	x29, sp, #0x10
  403a24:	cbz	x1, 403ac4 <ferror@plt+0x21d4>
  403a28:	cbz	x0, 403ac4 <ferror@plt+0x21d4>
  403a2c:	mov	x20, x1
  403a30:	add	x1, x29, #0x18
  403a34:	bl	403adc <ferror@plt+0x21ec>
  403a38:	mov	x19, x0
  403a3c:	add	x1, sp, #0x8
  403a40:	mov	x0, x20
  403a44:	bl	403adc <ferror@plt+0x21ec>
  403a48:	ldr	x20, [x29, #24]
  403a4c:	ldr	x8, [sp, #8]
  403a50:	mov	x21, x0
  403a54:	add	x9, x8, x20
  403a58:	cmp	x9, #0x1
  403a5c:	b.eq	403a68 <ferror@plt+0x2178>  // b.none
  403a60:	cbnz	x9, 403a88 <ferror@plt+0x2198>
  403a64:	b	403ac0 <ferror@plt+0x21d0>
  403a68:	cbz	x19, 403a78 <ferror@plt+0x2188>
  403a6c:	ldrb	w9, [x19]
  403a70:	cmp	w9, #0x2f
  403a74:	b.eq	403ac0 <ferror@plt+0x21d0>  // b.none
  403a78:	cbz	x21, 403ab8 <ferror@plt+0x21c8>
  403a7c:	ldrb	w9, [x21]
  403a80:	cmp	w9, #0x2f
  403a84:	b.eq	403ac0 <ferror@plt+0x21d0>  // b.none
  403a88:	cbz	x19, 403ab8 <ferror@plt+0x21c8>
  403a8c:	cbz	x21, 403ab8 <ferror@plt+0x21c8>
  403a90:	cmp	x20, x8
  403a94:	b.ne	403ab8 <ferror@plt+0x21c8>  // b.any
  403a98:	mov	x0, x19
  403a9c:	mov	x1, x21
  403aa0:	mov	x2, x20
  403aa4:	bl	401660 <strncmp@plt>
  403aa8:	cbnz	w0, 403ab8 <ferror@plt+0x21c8>
  403aac:	add	x0, x19, x20
  403ab0:	add	x20, x21, x20
  403ab4:	b	403a30 <ferror@plt+0x2140>
  403ab8:	mov	w8, wzr
  403abc:	b	403ac4 <ferror@plt+0x21d4>
  403ac0:	mov	w8, #0x1                   	// #1
  403ac4:	ldp	x20, x19, [sp, #48]
  403ac8:	ldr	x21, [sp, #32]
  403acc:	ldp	x29, x30, [sp, #16]
  403ad0:	mov	w0, w8
  403ad4:	add	sp, sp, #0x40
  403ad8:	ret
  403adc:	mov	x8, x0
  403ae0:	str	xzr, [x1]
  403ae4:	mov	x0, x8
  403ae8:	cbz	x8, 403b14 <ferror@plt+0x2224>
  403aec:	ldrb	w8, [x0]
  403af0:	cmp	w8, #0x2f
  403af4:	b.ne	403b0c <ferror@plt+0x221c>  // b.any
  403af8:	mov	x8, x0
  403afc:	ldrb	w9, [x8, #1]!
  403b00:	cmp	w9, #0x2f
  403b04:	b.eq	403ae4 <ferror@plt+0x21f4>  // b.none
  403b08:	b	403b18 <ferror@plt+0x2228>
  403b0c:	cbnz	w8, 403b18 <ferror@plt+0x2228>
  403b10:	mov	x0, xzr
  403b14:	ret
  403b18:	mov	w8, #0x1                   	// #1
  403b1c:	str	x8, [x1]
  403b20:	ldrb	w9, [x0, x8]
  403b24:	cbz	w9, 403b14 <ferror@plt+0x2224>
  403b28:	cmp	w9, #0x2f
  403b2c:	b.eq	403b14 <ferror@plt+0x2224>  // b.none
  403b30:	add	x8, x8, #0x1
  403b34:	b	403b1c <ferror@plt+0x222c>
  403b38:	stp	x29, x30, [sp, #-64]!
  403b3c:	orr	x8, x0, x1
  403b40:	stp	x24, x23, [sp, #16]
  403b44:	stp	x22, x21, [sp, #32]
  403b48:	stp	x20, x19, [sp, #48]
  403b4c:	mov	x29, sp
  403b50:	cbz	x8, 403b84 <ferror@plt+0x2294>
  403b54:	mov	x19, x1
  403b58:	mov	x21, x0
  403b5c:	mov	x20, x2
  403b60:	cbz	x0, 403ba0 <ferror@plt+0x22b0>
  403b64:	cbz	x19, 403bbc <ferror@plt+0x22cc>
  403b68:	mov	x0, x21
  403b6c:	bl	401550 <strlen@plt>
  403b70:	mvn	x8, x0
  403b74:	cmp	x8, x20
  403b78:	b.cs	403bc4 <ferror@plt+0x22d4>  // b.hs, b.nlast
  403b7c:	mov	x22, xzr
  403b80:	b	403c00 <ferror@plt+0x2310>
  403b84:	adrp	x0, 404000 <ferror@plt+0x2710>
  403b88:	add	x0, x0, #0x7cf
  403b8c:	ldp	x20, x19, [sp, #48]
  403b90:	ldp	x22, x21, [sp, #32]
  403b94:	ldp	x24, x23, [sp, #16]
  403b98:	ldp	x29, x30, [sp], #64
  403b9c:	b	4016d0 <strdup@plt>
  403ba0:	mov	x0, x19
  403ba4:	mov	x1, x20
  403ba8:	ldp	x20, x19, [sp, #48]
  403bac:	ldp	x22, x21, [sp, #32]
  403bb0:	ldp	x24, x23, [sp, #16]
  403bb4:	ldp	x29, x30, [sp], #64
  403bb8:	b	4017d0 <strndup@plt>
  403bbc:	mov	x0, x21
  403bc0:	b	403b8c <ferror@plt+0x229c>
  403bc4:	add	x24, x0, x20
  403bc8:	mov	x23, x0
  403bcc:	add	x0, x24, #0x1
  403bd0:	bl	401640 <malloc@plt>
  403bd4:	mov	x22, x0
  403bd8:	cbz	x0, 403c00 <ferror@plt+0x2310>
  403bdc:	mov	x0, x22
  403be0:	mov	x1, x21
  403be4:	mov	x2, x23
  403be8:	bl	401510 <memcpy@plt>
  403bec:	add	x0, x22, x23
  403bf0:	mov	x1, x19
  403bf4:	mov	x2, x20
  403bf8:	bl	401510 <memcpy@plt>
  403bfc:	strb	wzr, [x22, x24]
  403c00:	mov	x0, x22
  403c04:	ldp	x20, x19, [sp, #48]
  403c08:	ldp	x22, x21, [sp, #32]
  403c0c:	ldp	x24, x23, [sp, #16]
  403c10:	ldp	x29, x30, [sp], #64
  403c14:	ret
  403c18:	stp	x29, x30, [sp, #-32]!
  403c1c:	stp	x20, x19, [sp, #16]
  403c20:	mov	x19, x1
  403c24:	mov	x20, x0
  403c28:	mov	x29, sp
  403c2c:	cbz	x1, 403c40 <ferror@plt+0x2350>
  403c30:	mov	x0, x19
  403c34:	bl	401550 <strlen@plt>
  403c38:	mov	x2, x0
  403c3c:	b	403c44 <ferror@plt+0x2354>
  403c40:	mov	x2, xzr
  403c44:	mov	x0, x20
  403c48:	mov	x1, x19
  403c4c:	ldp	x20, x19, [sp, #16]
  403c50:	ldp	x29, x30, [sp], #32
  403c54:	b	403b38 <ferror@plt+0x2248>
  403c58:	sub	sp, sp, #0x120
  403c5c:	stp	x29, x30, [sp, #256]
  403c60:	add	x29, sp, #0x100
  403c64:	add	x9, sp, #0x80
  403c68:	mov	x10, sp
  403c6c:	mov	x11, #0xffffffffffffffd0    	// #-48
  403c70:	add	x8, x29, #0x20
  403c74:	movk	x11, #0xff80, lsl #32
  403c78:	add	x9, x9, #0x30
  403c7c:	add	x10, x10, #0x80
  403c80:	stp	x8, x9, [x29, #-32]
  403c84:	stp	x10, x11, [x29, #-16]
  403c88:	stp	q1, q2, [sp, #16]
  403c8c:	str	q0, [sp]
  403c90:	ldp	q0, q1, [x29, #-32]
  403c94:	stp	x28, x19, [sp, #272]
  403c98:	mov	x19, x0
  403c9c:	stp	x2, x3, [sp, #128]
  403ca0:	sub	x0, x29, #0x28
  403ca4:	sub	x2, x29, #0x50
  403ca8:	stp	x4, x5, [sp, #144]
  403cac:	stp	x6, x7, [sp, #160]
  403cb0:	stp	q3, q4, [sp, #48]
  403cb4:	stp	q5, q6, [sp, #80]
  403cb8:	str	q7, [sp, #112]
  403cbc:	stp	q0, q1, [x29, #-80]
  403cc0:	bl	4017c0 <vasprintf@plt>
  403cc4:	tbnz	w0, #31, 403cec <ferror@plt+0x23fc>
  403cc8:	ldur	x1, [x29, #-40]
  403ccc:	mov	w2, w0
  403cd0:	mov	x0, x19
  403cd4:	bl	403b38 <ferror@plt+0x2248>
  403cd8:	ldur	x8, [x29, #-40]
  403cdc:	mov	x19, x0
  403ce0:	mov	x0, x8
  403ce4:	bl	4017a0 <free@plt>
  403ce8:	b	403cf0 <ferror@plt+0x2400>
  403cec:	mov	x19, xzr
  403cf0:	mov	x0, x19
  403cf4:	ldp	x28, x19, [sp, #272]
  403cf8:	ldp	x29, x30, [sp, #256]
  403cfc:	add	sp, sp, #0x120
  403d00:	ret
  403d04:	stp	x29, x30, [sp, #-80]!
  403d08:	stp	x24, x23, [sp, #32]
  403d0c:	stp	x22, x21, [sp, #48]
  403d10:	stp	x20, x19, [sp, #64]
  403d14:	ldr	x19, [x0]
  403d18:	str	x25, [sp, #16]
  403d1c:	mov	x29, sp
  403d20:	ldrb	w8, [x19]
  403d24:	cbz	w8, 403e24 <ferror@plt+0x2534>
  403d28:	mov	x20, x0
  403d2c:	mov	x22, x1
  403d30:	mov	x0, x19
  403d34:	mov	x1, x2
  403d38:	mov	w23, w3
  403d3c:	mov	x21, x2
  403d40:	bl	4017e0 <strspn@plt>
  403d44:	add	x19, x19, x0
  403d48:	ldrb	w25, [x19]
  403d4c:	cbz	x25, 403e20 <ferror@plt+0x2530>
  403d50:	cbz	w23, 403dd4 <ferror@plt+0x24e4>
  403d54:	cmp	w25, #0x3f
  403d58:	b.hi	403df0 <ferror@plt+0x2500>  // b.pmore
  403d5c:	mov	w8, #0x1                   	// #1
  403d60:	mov	x9, #0x1                   	// #1
  403d64:	lsl	x8, x8, x25
  403d68:	movk	x9, #0x84, lsl #32
  403d6c:	and	x8, x8, x9
  403d70:	cbz	x8, 403df0 <ferror@plt+0x2500>
  403d74:	add	x23, x19, #0x1
  403d78:	add	x1, x29, #0x1c
  403d7c:	mov	x0, x23
  403d80:	strb	w25, [x29, #28]
  403d84:	strb	wzr, [x29, #29]
  403d88:	bl	403e44 <ferror@plt+0x2554>
  403d8c:	str	x0, [x22]
  403d90:	add	x8, x0, x19
  403d94:	ldrb	w8, [x8, #1]
  403d98:	cbz	w8, 403e20 <ferror@plt+0x2530>
  403d9c:	cmp	w8, w25
  403da0:	b.ne	403e20 <ferror@plt+0x2530>  // b.any
  403da4:	add	x8, x0, x19
  403da8:	ldrsb	w1, [x8, #2]
  403dac:	mov	x24, x0
  403db0:	cbz	w1, 403dc0 <ferror@plt+0x24d0>
  403db4:	mov	x0, x21
  403db8:	bl	4017f0 <strchr@plt>
  403dbc:	cbz	x0, 403e20 <ferror@plt+0x2530>
  403dc0:	add	x8, x19, x24
  403dc4:	add	x8, x8, #0x2
  403dc8:	str	x8, [x20]
  403dcc:	mov	x19, x23
  403dd0:	b	403e28 <ferror@plt+0x2538>
  403dd4:	mov	x0, x19
  403dd8:	mov	x1, x21
  403ddc:	bl	401880 <strcspn@plt>
  403de0:	add	x8, x19, x0
  403de4:	str	x0, [x22]
  403de8:	str	x8, [x20]
  403dec:	b	403e28 <ferror@plt+0x2538>
  403df0:	mov	x0, x19
  403df4:	mov	x1, x21
  403df8:	bl	403e44 <ferror@plt+0x2554>
  403dfc:	str	x0, [x22]
  403e00:	add	x22, x19, x0
  403e04:	ldrsb	w1, [x22]
  403e08:	cbz	w1, 403e18 <ferror@plt+0x2528>
  403e0c:	mov	x0, x21
  403e10:	bl	4017f0 <strchr@plt>
  403e14:	cbz	x0, 403e20 <ferror@plt+0x2530>
  403e18:	str	x22, [x20]
  403e1c:	b	403e28 <ferror@plt+0x2538>
  403e20:	str	x19, [x20]
  403e24:	mov	x19, xzr
  403e28:	mov	x0, x19
  403e2c:	ldp	x20, x19, [sp, #64]
  403e30:	ldp	x22, x21, [sp, #48]
  403e34:	ldp	x24, x23, [sp, #32]
  403e38:	ldr	x25, [sp, #16]
  403e3c:	ldp	x29, x30, [sp], #80
  403e40:	ret
  403e44:	stp	x29, x30, [sp, #-48]!
  403e48:	stp	x20, x19, [sp, #32]
  403e4c:	ldrb	w9, [x0]
  403e50:	str	x21, [sp, #16]
  403e54:	mov	x29, sp
  403e58:	cbz	w9, 403eb4 <ferror@plt+0x25c4>
  403e5c:	mov	x19, x1
  403e60:	mov	x21, xzr
  403e64:	mov	w8, wzr
  403e68:	add	x20, x0, #0x1
  403e6c:	cbz	w8, 403e84 <ferror@plt+0x2594>
  403e70:	mov	w8, wzr
  403e74:	ldrb	w9, [x20, x21]
  403e78:	add	x21, x21, #0x1
  403e7c:	cbnz	w9, 403e6c <ferror@plt+0x257c>
  403e80:	b	403eb0 <ferror@plt+0x25c0>
  403e84:	and	w8, w9, #0xff
  403e88:	cmp	w8, #0x5c
  403e8c:	b.ne	403e98 <ferror@plt+0x25a8>  // b.any
  403e90:	mov	w8, #0x1                   	// #1
  403e94:	b	403e74 <ferror@plt+0x2584>
  403e98:	sxtb	w1, w9
  403e9c:	mov	x0, x19
  403ea0:	bl	4017f0 <strchr@plt>
  403ea4:	cbz	x0, 403e70 <ferror@plt+0x2580>
  403ea8:	mov	w8, wzr
  403eac:	b	403ebc <ferror@plt+0x25cc>
  403eb0:	b	403ebc <ferror@plt+0x25cc>
  403eb4:	mov	w8, wzr
  403eb8:	mov	w21, wzr
  403ebc:	sub	w8, w21, w8
  403ec0:	ldp	x20, x19, [sp, #32]
  403ec4:	ldr	x21, [sp, #16]
  403ec8:	sxtw	x0, w8
  403ecc:	ldp	x29, x30, [sp], #48
  403ed0:	ret
  403ed4:	stp	x29, x30, [sp, #-32]!
  403ed8:	str	x19, [sp, #16]
  403edc:	mov	x19, x0
  403ee0:	mov	x29, sp
  403ee4:	mov	x0, x19
  403ee8:	bl	401690 <fgetc@plt>
  403eec:	cmp	w0, #0xa
  403ef0:	b.eq	403f04 <ferror@plt+0x2614>  // b.none
  403ef4:	cmn	w0, #0x1
  403ef8:	b.ne	403ee4 <ferror@plt+0x25f4>  // b.any
  403efc:	mov	w0, #0x1                   	// #1
  403f00:	b	403f08 <ferror@plt+0x2618>
  403f04:	mov	w0, wzr
  403f08:	ldr	x19, [sp, #16]
  403f0c:	ldp	x29, x30, [sp], #32
  403f10:	ret
  403f14:	nop
  403f18:	stp	x29, x30, [sp, #-64]!
  403f1c:	mov	x29, sp
  403f20:	stp	x19, x20, [sp, #16]
  403f24:	adrp	x20, 414000 <ferror@plt+0x12710>
  403f28:	add	x20, x20, #0xdf0
  403f2c:	stp	x21, x22, [sp, #32]
  403f30:	adrp	x21, 414000 <ferror@plt+0x12710>
  403f34:	add	x21, x21, #0xde8
  403f38:	sub	x20, x20, x21
  403f3c:	mov	w22, w0
  403f40:	stp	x23, x24, [sp, #48]
  403f44:	mov	x23, x1
  403f48:	mov	x24, x2
  403f4c:	bl	4014d8 <memcpy@plt-0x38>
  403f50:	cmp	xzr, x20, asr #3
  403f54:	b.eq	403f80 <ferror@plt+0x2690>  // b.none
  403f58:	asr	x20, x20, #3
  403f5c:	mov	x19, #0x0                   	// #0
  403f60:	ldr	x3, [x21, x19, lsl #3]
  403f64:	mov	x2, x24
  403f68:	add	x19, x19, #0x1
  403f6c:	mov	x1, x23
  403f70:	mov	w0, w22
  403f74:	blr	x3
  403f78:	cmp	x20, x19
  403f7c:	b.ne	403f60 <ferror@plt+0x2670>  // b.any
  403f80:	ldp	x19, x20, [sp, #16]
  403f84:	ldp	x21, x22, [sp, #32]
  403f88:	ldp	x23, x24, [sp, #48]
  403f8c:	ldp	x29, x30, [sp], #64
  403f90:	ret
  403f94:	nop
  403f98:	ret
  403f9c:	nop
  403fa0:	adrp	x2, 415000 <ferror@plt+0x13710>
  403fa4:	mov	x1, #0x0                   	// #0
  403fa8:	ldr	x2, [x2, #512]
  403fac:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403fb0 <.fini>:
  403fb0:	stp	x29, x30, [sp, #-16]!
  403fb4:	mov	x29, sp
  403fb8:	ldp	x29, x30, [sp], #16
  403fbc:	ret
