
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.56

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
     4    6.38    0.01    0.09    0.09 v shift_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net25 (net)
                  0.01    0.00    0.09 v _092_/B2 (AOI22_X1)
     1    1.65    0.01    0.04    0.12 ^ _092_/ZN (AOI22_X1)
                                         _034_ (net)
                  0.01    0.00    0.12 ^ _109_/A2 (OAI22_X1)
     1    1.32    0.01    0.01    0.14 v _109_/ZN (OAI22_X1)
                                         _007_ (net)
                  0.01    0.00    0.14 v shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.14   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tap_pattern[3] (input port clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.19    0.00    0.00    0.20 ^ tap_pattern[3] (in)
                                         tap_pattern[3] (net)
                  0.00    0.00    0.20 ^ input13/A (BUF_X1)
     1    1.91    0.01    0.02    0.22 ^ input13/Z (BUF_X1)
                                         net13 (net)
                  0.01    0.00    0.22 ^ _094_/A2 (NAND2_X1)
     1    3.13    0.01    0.02    0.23 v _094_/ZN (NAND2_X1)
                                         _036_ (net)
                  0.01    0.00    0.23 v _095_/B (XOR2_X1)
     1    2.28    0.01    0.06    0.29 v _095_/Z (XOR2_X1)
                                         _037_ (net)
                  0.01    0.00    0.29 v _099_/A (XNOR2_X1)
     1    2.56    0.01    0.04    0.33 v _099_/ZN (XNOR2_X1)
                                         _041_ (net)
                  0.01    0.00    0.33 v _107_/A (XNOR2_X1)
     1    1.55    0.01    0.04    0.37 v _107_/ZN (XNOR2_X1)
                                         _049_ (net)
                  0.01    0.00    0.37 v _109_/B1 (OAI22_X1)
     1    1.40    0.03    0.04    0.41 ^ _109_/ZN (OAI22_X1)
                                         _007_ (net)
                  0.03    0.00    0.41 ^ shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tap_pattern[3] (input port clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.19    0.00    0.00    0.20 ^ tap_pattern[3] (in)
                                         tap_pattern[3] (net)
                  0.00    0.00    0.20 ^ input13/A (BUF_X1)
     1    1.91    0.01    0.02    0.22 ^ input13/Z (BUF_X1)
                                         net13 (net)
                  0.01    0.00    0.22 ^ _094_/A2 (NAND2_X1)
     1    3.13    0.01    0.02    0.23 v _094_/ZN (NAND2_X1)
                                         _036_ (net)
                  0.01    0.00    0.23 v _095_/B (XOR2_X1)
     1    2.28    0.01    0.06    0.29 v _095_/Z (XOR2_X1)
                                         _037_ (net)
                  0.01    0.00    0.29 v _099_/A (XNOR2_X1)
     1    2.56    0.01    0.04    0.33 v _099_/ZN (XNOR2_X1)
                                         _041_ (net)
                  0.01    0.00    0.33 v _107_/A (XNOR2_X1)
     1    1.55    0.01    0.04    0.37 v _107_/ZN (XNOR2_X1)
                                         _049_ (net)
                  0.01    0.00    0.37 v _109_/B1 (OAI22_X1)
     1    1.40    0.03    0.04    0.41 ^ _109_/ZN (OAI22_X1)
                                         _007_ (net)
                  0.03    0.00    0.41 ^ shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.17058734595775604

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8592

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
14.563989639282227

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9090

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ shift_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.11 v _101_/ZN (NAND2_X1)
   0.06    0.17 v _102_/Z (XOR2_X1)
   0.04    0.21 v _106_/ZN (XNOR2_X1)
   0.04    0.25 v _107_/ZN (XNOR2_X1)
   0.04    0.29 ^ _109_/ZN (OAI22_X1)
   0.00    0.29 ^ shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.29   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.29   data arrival time
---------------------------------------------------------
           0.68   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v shift_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.12 ^ _092_/ZN (AOI22_X1)
   0.01    0.14 v _109_/ZN (OAI22_X1)
   0.00    0.14 v shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.14   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.14   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4082

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.5551

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
135.987261

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.85e-05   4.31e-06   6.29e-07   5.34e-05  54.8%
Combinational          2.54e-05   1.68e-05   1.90e-06   4.40e-05  45.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.38e-05   2.11e-05   2.53e-06   9.75e-05 100.0%
                          75.8%      21.6%       2.6%
