$date
	Sun Oct 23 06:49:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#843646
b10001 &
b10001 %
1$
b10001 !
1"
#843647
0"
#843650
b110100 &
b110100 %
#843654
b11010 &
b11010 %
#843658
b1101 &
b1101 %
#843662
b101000 &
b101000 %
#843666
b10100 &
b10100 %
#843670
b1010 &
b1010 %
#843674
b101 &
b101 %
#843678
b10000 &
b10000 %
#843682
b1000 &
b1000 %
#843686
b100 &
b100 %
#843690
b10 &
b10 %
#843694
b1 &
1#
b1 %
#843698
b0 &
b0 %
0#
0$
#1923678
b1010 &
b1010 %
1$
b1010 !
1"
#1923679
0"
#1923682
b101 &
b101 %
#1923686
b10000 &
b10000 %
#1923690
b1000 &
b1000 %
#1923694
b100 &
b100 %
#1923698
b10 &
b10 %
#1923702
b1 &
1#
b1 %
#1923706
b0 &
b0 %
0#
0$
#2874915
b1011 !
1"
#2874918
b1011 &
b1011 %
1$
#2874919
0"
#2874922
b100010 &
b100010 %
#2874926
b10001 &
b10001 %
#2874930
b110100 &
b110100 %
#2874934
b11010 &
b11010 %
#2874938
b1101 &
b1101 %
#2874942
b101000 &
b101000 %
#2874946
b10100 &
b10100 %
#2874950
b1010 &
b1010 %
#2874954
b101 &
b101 %
#2874958
b10000 &
b10000 %
#2874962
b1000 &
b1000 %
#2874966
b100 &
b100 %
#2874970
b10 &
b10 %
#2874974
b1 &
1#
b1 %
#2874978
b0 &
b0 %
0#
0$
#4500012
