// Seed: 2147919842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2[1'd0] = id_3;
  logic id_4;
endmodule
