AMD. 2012. AMD FX processors. (2012). Retrieved November 13, 2013, from http://www.amd.com/us/products/desktop/processors/amdfx/.
J.-L. Baer , W.-H. Wang, On the inclusion properties for multi-level cache hierarchies, ACM SIGARCH Computer Architecture News, v.16 n.2, p.73-80, May 1988[doi>10.1145/633625.52409]
Casazza, J. 2009. Intel Core i7-800 processor series and the Intel Core i5-700 processor series based on Intel microarchitecture (Nehalem). White paper, Intel Corp.
Xiaofang Chen , Yu Yang , Ganesh Gopalakrishnan , Ching-Tsun Chou, Reducing Verification Complexity of a Multicore Coherence Protocol Using Assume/Guarantee, Proceedings of the Formal Methods in Computer Aided Design, p.81-88, November 12-16, 2006[doi>10.1109/FMCAD.2006.28]
An-Chow Lai , Babak Falsafi, Selective, accurate, and timely self-invalidation using last-touch prediction, Proceedings of the 27th annual international symposium on Computer architecture, p.139-148, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339669]
An-Chow Lai , Cem Fide , Babak Falsafi, Dead-block prediction & dead-block correlating prefetchers, Proceedings of the 28th annual international symposium on Computer architecture, p.144-154, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379259]
Garde, R. V., Subramaniam, S., and Loh, G. H. 2008. Deconstructing the inefficacy of global cache replacement policies. In Proceedings of the 7th Workshop on Duplicating, Deconstructing, and Debunking (WDDD'08).
Jayesh Gaur , Mainak Chaudhuri , Sreenivas Subramoney, Bypass and insertion algorithms for exclusive last-level caches, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000075]
John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006[doi>10.1145/1186736.1186737]
Zhigang Hu , Stefanos Kaxiras , Margaret Martonosi, Timekeeping in the memory system: predicting and optimizing memory behavior, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Aamer Jaleel , Eric Borch , Malini Bhandaru , Simon C. Steely Jr. , Joel Emer, Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.151-162, December 04-08, 2010[doi>10.1109/MICRO.2010.52]
N. P. Jouppi , S. J. E. Wilton, Tradeoffs in two-level on-chip caching, ACM SIGARCH Computer Architecture News, v.22 n.2, p.34-45, April 1994[doi>10.1145/192007.192015]
Samira M. Khan , Daniel A. Jiménez , Doug Burger , Babak Falsafi, Using dead blocks as a virtual victim cache, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854333]
Samira Manabi Khan , Yingying Tian , Daniel A. Jimenez, Sampling Dead Block Prediction for Last-Level Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.175-186, December 04-08, 2010[doi>10.1109/MICRO.2010.24]
Mazen Kharbutli , Yan Solihin, Counter-Based Cache Replacement and Bypassing Algorithms, IEEE Transactions on Computers, v.57 n.4, p.433-447, April 2008[doi>10.1109/TC.2007.70816]
Kurd, N. A., Bhamidipati, S., Mozak, C., Miller, J. L., Wilson, T. M., Nemani, M., and Chowdhury, M. 2010. Westmere: A family of 32nm IA processors. In Proceedings of the 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'10). IEEE, Los Alamitos, CA, 96--97.
Alvin R. Lebeck , David A. Wood, Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors, Proceedings of the 22nd annual international symposium on Computer architecture, p.48-59, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223995]
Pierre Michaud , André Seznec , Richard Uhlig, Trading conflict and capacity aliasing in conditional branch predictors, ACM SIGARCH Computer Architecture News, v.25 n.2, p.292-303, May 1997[doi>10.1145/384286.264211]
Muralimanohar, N., Balasubramonian, R., and Jouppi, N. P. 2009. CACTI 6.0: A tool to model large caches. Technical report HPL-2009-85. HP Laboratories.
Ravi Nair, Dynamic path-based branch correlation, Proceedings of the 28th annual international symposium on Microarchitecture, p.15-23, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Avadh Patel , Furat Afram , Shunfei Chen , Kanad Ghose, MARSS: a full system simulator for multicore x86 CPUs, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024954]
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250709]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Daniel Sanchez , Christos Kozyrakis, The ZCache: Decoupling Ways and Associativity, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.187-198, December 04-08, 2010[doi>10.1109/MICRO.2010.20]
André Seznec, A case for two-way skewed-associative caches, Proceedings of the 20th annual international symposium on computer architecture, p.169-178, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165152]
Stephen Somogyi , Thomas F. Wenisch , Nikolaos Hardavellas , Jangwoo Kim , Anastassia Ailamaki , Babak Falsafi, Memory coherence activity prediction in commercial workloads, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.37-45, June 20-20, 2004, Munich, Germany[doi>10.1145/1054943.1054949]
Wendel, D. F., Kalla, R., Warnock, J. D., Cargnoni, R., Chu, S. G., Clabes, J. G., Dreps, D., Hrusecky, D., Friedrich, J., Islam, S., et al. 2011. POWER7, a highly parallel, scalable multi-core high end server processor. IEEE J. Solid-State Circuits 46, 1, 145--161.
Carole-Jean Wu , Aamer Jaleel , Will Hasenplaugh , Margaret Martonosi , Simon C. Steely, Jr. , Joel Emer, SHiP: signature-based hit predictor for high performance caching, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155671]
Zahran, M. 2007. Cache replacement policy revisited. In Proceedings of the 6th Workshop on Duplicating, Deconstructing, and Debunking (ISCA).
Zahran, M., Albayraktaroglu, K., and Franklin, M. 2007. Non-inclusion property in multi-level caches revisited. Int. J. Comput. Appl. 14, 2, 99.
Mohamed Zahran , Sally A. McKee, Global management of cache hierarchies, Proceedings of the 7th ACM international conference on Computing frontiers, May 17-19, 2010, Bertinoro, Italy[doi>10.1145/1787275.1787315]
Ying Zheng , B. T. Davis , M. Jordan, Performance evaluation of exclusive cache hierarchies, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.89-96, March 10-12, 2004
