-- This file is generated by vhdl_test_script
-- https://github.com/tomoasleep/vhdl_test_script/
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

<%= define_library_use(scenario.package_names) %>

entity <%= entity.name %> is
  port(
  <%= ports_definitions(entity.ports) %>
  );
end <%= entity.name %>;

architecture sim of <%= entity.name %> is
  <%= utils %>
begin
  process begin
    <%= testcases_to_vhdl(actor.steps) %>
  wait;
  end process;

end sim;

