<html>
<head>
	<title>Garrett's Workshop - Warp-LC Timing</title>
	<style type="text/css">
		ul {
			margin-top: 0;
		}
		h3 {
			margin-bottom: 0;
		}
		h2, h4 {
			margin-bottom: 3px;
		}
		h3 + h4 {
			margin-top:6px;
		}
		p {
			margin-top:0;
		}
		ul li {
			padding-top: 3px;
		}
		ul li sup {
			line-height: 0;
		}
	</style>
	<script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/skins/default.js" type="text/javascript"></script>
	<script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/wavedrom.min.js" type="text/javascript"></script>
</head>

<body onload="WaveDrom.ProcessAll()">
<h1>Garrett's Workshop Warp-LC 50 MHz 68030 Accelerator Documentation</h1>

<h3 id="t0">RAM single read - cache miss, wrong row open</h3>
<script type="WaveDrom">{signal: [
	{name: '100 MHz CLK',	wave: 'p.....................',		phase: 0.00, period: 1.0},
	{name: 'CPUCLK',		wave: '0101010101010101010101',		phase: 0.00, period: 1.0},
["'030 bus inputs",
	{name: 'R/W',			wave: 'xxxxxxxxxx1...................xxxxxxxxxxxxxx',		phase: 0.00, period: 0.5},
	{name: 'A, FC, /RMC',	wave: 'xxxxxxxxxx2...................xxxxxxxxxxxxxx',		phase: 0.00, period: 0.5},
	{name: 'CIOUT',			wave: 'xxxxxxxxxx2...................xxxxxxxxxxxxxx',		phase: 0.00, period: 0.5},
	{name: '/AS',			wave: '1.......x..0................x..1............',		phase: 0.00, period: 0.5},
	{name: '/ASr',			wave: '1..0....1..',		phase: 0.00, period: 2.0},
	{name: '/CBREQ',		wave: '1...........................................',		phase: 0.00, period: 0.5}],
	{name: '/STERM',		wave: '1...........0.1.......',		phase: 0.00, period: 1.0},
["L2$ ctrl.",
	{name: 'L2RDCLK',		wave: '0.....1.........0.....',		phase: 0.00, period: 1.0},
	{name: 'L2WRCLK',		wave: '0.............10......',		phase: 0.00, period: 1.0}],
["SDRAM ctrl.",
	{name: 'RS',			wave: '22.2.2.2.2.2.2.2.2.2.2',		phase: 0.00, period: 1.0, data:[
		'idle',		'idle',		'idle',		'idle',		'read0',	'read1',	'read2',	'read3',	'read4',	'idle',		'idle',		'idle']},
	{name: 'RAMCMD',		wave: '2222222222222222222222',		phase: 0.00, period: 1.0, data:[
		'NOP','NOP',
		'NOP','NOP',
		'NOP','NOP',
		'NOP','PC',
		'NOP','ACT',
		'NOP','RD',
		'NOP','NOP',
		'NOP','NOP',
		'NOP','PC', 
		'NOP','NOP',
		'NOP','NOP']},
	{name: 'RAMCKE',		wave: '1...........01........',		phase: 0.00, period: 1.0},
	{name: 'RAMCLK',		wave: '01010101010101010101010101010101010101010101',			phase: 0.00, period: 0.5}],
["Data bus",
	{name: '/FDOE',			wave: '1......01.............',		phase: 0.00, period: 1.0},
	{name: '/BDOE',			wave: '1.......0......1......',		phase: 0.00, period: 1.0},
	{name: 'BDDIR',			wave: '1......0........1.....',		phase: 0.00, period: 1.0}],
	{name: 'BD',			wave: 'zzzzzzzzzzzzzzxxxxzzzzzzzx2..xzzzzzzzzzzzzzz',		phase: 0.00, period: 0.5},
	{name: 'D',				wave: 'zzzzzzzzzzzzzzzzxxxxxxxxxxx2.xxzzzzzzzzzzzzz',		phase: 0.00, period: 0.5},
]}</script><br/><p>
</p>

<h3 id="t0">RAM single read - cache hit, wrong row open</h3>
<script type="WaveDrom">{signal: [
	{name: '100 MHz CLK',	wave: 'p.................',		phase: 0.00, period: 1.0},
	{name: 'CPUCLK',		wave: '010101010101010101',		phase: 0.00, period: 1.0},
["'030 bus inputs",
	{name: 'R/W',			wave: 'xxxxxxxxxx1...........xxxxxxxxxxxxxx',		phase: 0.00, period: 0.5},
	{name: 'A, FC, /RMC',	wave: 'xxxxxxxxxx2...........xxxxxxxxxxxxxx',		phase: 0.00, period: 0.5},
	{name: 'CIOUT',			wave: 'xxxxxxxxxx2...........xxxxxxxxxxxxxx',		phase: 0.00, period: 0.5},
	{name: '/AS',			wave: '1.......x..0........x..1............',		phase: 0.00, period: 0.5},
	{name: '/ASr',			wave: '1..0..1..',		phase: 0.00, period: 2.0},
	{name: '/CBREQ',		wave: '1...................................',		phase: 0.00, period: 0.5}],
	{name: '/STERM',		wave: '1.......0.1.......',		phase: 0.00, period: 1.0},
["L2$ ctrl.",
	{name: 'L2RDCLK',		wave: '0.....1.....0.....',		phase: 0.00, period: 1.0},
	{name: 'L2WRCLK',		wave: '0.................',		phase: 0.00, period: 1.0}],
["SDRAM ctrl.",
	{name: 'RS',			wave: '22.2.2.2.2.2.2.2.2',		phase: 0.00, period: 1.0, data:[
		'idle',		'idle',		'idle',		'idle',		'read0',	'read1',	'read2',	'read3',	'read4',	'idle',		'idle',		'idle']},
	{name: 'RAMCMD',		wave: '222222222222222222',		phase: 0.00, period: 1.0, data:[
		'NOP','NOP',
		'NOP','NOP',
		'NOP','NOP',
		'NOP','PC',
		'NOP','ACT',
		'NOP','NOP',
		'NOP','NOP',
		'NOP','NOP',
		'NOP','NOP']},
	{name: 'RAMCKE',		wave: '1.................',		phase: 0.00, period: 1.0},
	{name: 'RAMCLK',		wave: '010101010101010101010101010101010101',			phase: 0.00, period: 0.5}],
["Data bus",
	{name: '/FDOE',			wave: '1......0...1......',		phase: 0.00, period: 1.0},
	{name: '/BDOE',			wave: '1.......0..1......',		phase: 0.00, period: 1.0},
	{name: 'BDDIR',			wave: '1......0....1.....',		phase: 0.00, period: 1.0}],
	{name: 'BD',			wave: 'zzzzzzzzzzzzzzxxx2....xxzzzzzzzzzzzz',		phase: 0.00, period: 0.5},
	{name: 'D',				wave: 'zzzzzzzzzzzzzzzzxxx2..xxzzzzzzzzzzzz',		phase: 0.00, period: 0.5},
]}</script><br/><p>
</p>


</body>

</html>
