module reg_zero(Q);
 output wire [0:31] Q;
 assignQ = 32'b0;
endmodule