# Create a Makefile
CC=gcc
SRC=main.c school.c
OBJ=main.o school.o
NAME=$@

all: school

school: $(OBJ)
	$(CC) $(OBJ) -o $@

main.o: main.c
	$(CC) -c -o $@ main.c

school.o: school.c
	$(CC) -c -o $@ school.c
