Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  7 08:33:10 2023
| Host         : Tolgahan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D2
                            (input port)
  Destination:            A0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.636ns  (logic 5.242ns (54.393%)  route 4.395ns (45.607%))
  Logic Levels:           4  (IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  D2 (IN)
                         net (fo=0)                   0.000     0.000    D2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D2_IBUF_inst/O
                         net (fo=3, routed)           1.385     2.849    design_1_i/xup_and2_1/a
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     2.973 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=1, routed)           0.433     3.406    design_1_i/xup_or2_0/a
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     3.530 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           2.577     6.107    A0_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.636 r  A0_OBUF_inst/O
                         net (fo=0)                   0.000     9.636    A0
    E19                                                               r  A0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0
                            (input port)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 5.206ns (60.299%)  route 3.427ns (39.701%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  D0 (IN)
                         net (fo=0)                   0.000     0.000    D0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  D0_IBUF_inst/O
                         net (fo=2, routed)           1.070     2.522    design_1_i/xup_and2_0/a
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.124     2.646 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=1, routed)           0.497     3.144    design_1_i/xup_or3_0/inst/a
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     3.268 r  design_1_i/xup_or3_0/inst/y__0/O
                         net (fo=1, routed)           1.860     5.128    A1_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.633 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000     8.633    A1
    U16                                                               r  A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2
                            (input port)
  Destination:            V
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.356ns  (logic 5.089ns (60.897%)  route 3.268ns (39.103%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  D2 (IN)
                         net (fo=0)                   0.000     0.000    D2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  D2_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.824    design_1_i/xup_or4_0/inst/c
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     2.948 r  design_1_i/xup_or4_0/inst/y__0/O
                         net (fo=1, routed)           1.908     4.855    V_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.356 r  V_OBUF_inst/O
                         net (fo=0)                   0.000     8.356    V
    U19                                                               r  V (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1
                            (input port)
  Destination:            V
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.476ns (64.672%)  route 0.807ns (35.328%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  D1 (IN)
                         net (fo=0)                   0.000     0.000    D1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  D1_IBUF_inst/O
                         net (fo=3, routed)           0.367     0.596    design_1_i/xup_or4_0/inst/b
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.641 r  design_1_i/xup_or4_0/inst/y__0/O
                         net (fo=1, routed)           0.440     1.081    V_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.283 r  V_OBUF_inst/O
                         net (fo=0)                   0.000     2.283    V
    U19                                                               r  V (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3
                            (input port)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.468ns (63.651%)  route 0.838ns (36.349%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  D3 (IN)
                         net (fo=0)                   0.000     0.000    D3
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  D3_IBUF_inst/O
                         net (fo=3, routed)           0.415     0.631    design_1_i/xup_or3_0/inst/c
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  design_1_i/xup_or3_0/inst/y__0/O
                         net (fo=1, routed)           0.423     1.100    A1_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.306 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000     2.306    A1
    U16                                                               r  A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3
                            (input port)
  Destination:            A0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.492ns (54.863%)  route 1.228ns (45.137%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  D3 (IN)
                         net (fo=0)                   0.000     0.000    D3
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  D3_IBUF_inst/O
                         net (fo=3, routed)           0.540     0.757    design_1_i/xup_or2_0/b
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.802 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           0.688     1.489    A0_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.720 r  A0_OBUF_inst/O
                         net (fo=0)                   0.000     2.720    A0
    E19                                                               r  A0 (OUT)
  -------------------------------------------------------------------    -------------------





