// Seed: 2735219855
module module_0 (
    output wire id_0,
    input  wor  id_1,
    output wire id_2
);
  wire id_4;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output uwire id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wor id_5,
    input tri0 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5
  );
endmodule
module module_2;
  real id_2;
  assign module_0.id_1 = 0;
  assign id_1 = id_2;
endmodule
module module_3 ();
  wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0.0;
  wor id_2;
  always $display(-1'b0, id_2, 1);
endmodule
