

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Thu Sep 28 18:05:23 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        cppSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   49|  51250|   49|  51250|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |                     |   Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name      | min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +---------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |- Loop 1             |   48|  51249| 24 ~ 1553 |          -|          -| 2 ~ 33 |    no    |
        | + Loop 1.1          |   22|   1551|  11 ~ 47  |          -|          -| 2 ~ 33 |    no    |
        |  ++ Loop 1.1.1      |    6|      6|          2|          -|          -|       3|    no    |
        |  ++ Loop 1.1.2      |   33|     33|         11|          -|          -|       3|    no    |
        |   +++ Loop 1.1.2.1  |    9|      9|          3|          -|          -|       3|    no    |
        +---------------------+-----+-------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i)
3 --> 
	4  / (!exitcond3_i)
	2  / (exitcond3_i)
4 --> 
	5  / (!exitcond2_i)
	6  / (exitcond2_i & or_cond_i)
	7  / (exitcond2_i & !or_cond_i)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	14  / (tmp_5) | (or_cond8_i)
	9  / (!tmp_5 & !or_cond8_i)
9 --> 
	13  / (exitcond1_i)
	10  / (!exitcond1_i)
10 --> 
	11  / (!exitcond_i)
	9  / (exitcond_i)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: cols_read (9)  [1/1] 0.00ns
entry:0  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

ST_1: rows_read (10)  [1/1] 0.00ns
entry:1  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

ST_1: tmp (11)  [1/1] 0.00ns
entry:2  %tmp = trunc i32 %rows_read to i6

ST_1: tmp_3 (12)  [1/1] 0.00ns
entry:3  %tmp_3 = trunc i32 %cols_read to i6

ST_1: StgValue_19 (13)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecIFCore(i6 %tmp_3, [1 x i8]* @p_str10437, [10 x i8]* @p_str10438, [1 x i8]* @p_str10437, i32 -1, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [24 x i8]* @p_str10439)

ST_1: StgValue_20 (14)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecIFCore(i6 %tmp, [1 x i8]* @p_str10437, [10 x i8]* @p_str10438, [1 x i8]* @p_str10437, i32 -1, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [24 x i8]* @p_str10439)

ST_1: StgValue_21 (15)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_22 (16)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: tmp_1_i (17)  [1/1] 2.71ns  loc: cppSobel/.settings/sobel.cpp:98
entry:8  %tmp_1_i = add i6 %tmp, -1

ST_1: tmp_2_i (18)  [1/1] 2.71ns  loc: cppSobel/.settings/sobel.cpp:98
entry:9  %tmp_2_i = add i6 %tmp_3, -1

ST_1: tmp_12_i (19)  [1/1] 2.71ns  loc: cppSobel/.settings/sobel.cpp:65
entry:10  %tmp_12_i = add i6 %tmp_3, 1

ST_1: tmp_31_i (20)  [1/1] 2.71ns  loc: cppSobel/.settings/sobel.cpp:65
entry:11  %tmp_31_i = add i6 %tmp, 1

ST_1: StgValue_27 (21)  [1/1] 1.77ns  loc: cppSobel/.settings/sobel.cpp:65
entry:12  br label %.preheader7.i


 <State 2>: 6.59ns
ST_2: row_i (23)  [1/1] 0.00ns
.preheader7.i:0  %row_i = phi i6 [ 0, %entry ], [ %row, %.preheader7.i.loopexit ]

ST_2: StgValue_29 (24)  [1/1] 0.00ns
.preheader7.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 33, i64 0)

ST_2: exitcond4_i (25)  [1/1] 3.88ns  loc: cppSobel/.settings/sobel.cpp:65
.preheader7.i:2  %exitcond4_i = icmp eq i6 %row_i, %tmp_31_i

ST_2: row (26)  [1/1] 2.71ns  loc: cppSobel/.settings/sobel.cpp:65
.preheader7.i:3  %row = add i6 %row_i, 1

ST_2: StgValue_32 (27)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:65
.preheader7.i:4  br i1 %exitcond4_i, label %Loop_1_proc.exit, label %.preheader6.preheader.i

ST_2: output_row (29)  [1/1] 2.71ns  loc: cppSobel/.settings/sobel.cpp:71
.preheader6.preheader.i:0  %output_row = add i6 %row_i, -1

ST_2: tmp_4_i (30)  [1/1] 3.88ns  loc: cppSobel/.settings/sobel.cpp:82
.preheader6.preheader.i:1  %tmp_4_i = icmp ult i6 %row_i, %tmp

ST_2: tmp_5_i (31)  [1/1] 3.88ns  loc: cppSobel/.settings/sobel.cpp:98
.preheader6.preheader.i:2  %tmp_5_i = icmp eq i6 %output_row, 0

ST_2: tmp_6_i (32)  [1/1] 3.88ns  loc: cppSobel/.settings/sobel.cpp:98
.preheader6.preheader.i:3  %tmp_6_i = icmp eq i6 %output_row, %tmp_1_i

ST_2: StgValue_37 (33)  [1/1] 1.77ns  loc: cppSobel/.settings/sobel.cpp:66
.preheader6.preheader.i:4  br label %.preheader6.i

ST_2: StgValue_38 (182)  [1/1] 0.00ns
Loop_1_proc.exit:0  ret void


 <State 3>: 3.88ns
ST_3: col_i (35)  [1/1] 0.00ns
.preheader6.i:0  %col_i = phi i6 [ %col, %._crit_edge.i ], [ 0, %.preheader6.preheader.i ]

ST_3: StgValue_40 (36)  [1/1] 0.00ns
.preheader6.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 33, i64 0)

ST_3: exitcond3_i (37)  [1/1] 3.88ns  loc: cppSobel/.settings/sobel.cpp:66
.preheader6.i:2  %exitcond3_i = icmp eq i6 %col_i, %tmp_12_i

ST_3: col (38)  [1/1] 2.71ns  loc: cppSobel/.settings/sobel.cpp:66
.preheader6.i:3  %col = add i6 %col_i, 1

ST_3: StgValue_43 (39)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:66
.preheader6.i:4  br i1 %exitcond3_i, label %.preheader7.i.loopexit, label %4

ST_3: output_col (41)  [1/1] 2.71ns  loc: cppSobel/.settings/sobel.cpp:72
:0  %output_col = add i6 %col_i, -1

ST_3: StgValue_45 (42)  [1/1] 1.77ns  loc: cppSobel/.settings/sobel.cpp:75
:1  br label %3

ST_3: StgValue_46 (180)  [1/1] 0.00ns
.preheader7.i.loopexit:0  br label %.preheader7.i


 <State 4>: 7.72ns
ST_4: k_i (44)  [1/1] 0.00ns
:0  %k_i = phi i2 [ 0, %4 ], [ %k, %5 ]

ST_4: exitcond2_i (45)  [1/1] 2.07ns  loc: cppSobel/.settings/sobel.cpp:75
:1  %exitcond2_i = icmp eq i2 %k_i, -1

ST_4: StgValue_49 (46)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_4: k (47)  [1/1] 2.45ns  loc: cppSobel/.settings/sobel.cpp:75
:3  %k = add i2 %k_i, 1

ST_4: StgValue_51 (48)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:75
:4  br i1 %exitcond2_i, label %2, label %5

ST_4: tmp_cast_i (50)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:75
:0  %tmp_cast_i = zext i2 %k_i to i5

ST_4: tmp_36_i (51)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:75
:1  %tmp_36_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_i, i2 0)

ST_4: p_shl_cast_i (52)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:76
:2  %p_shl_cast_i = zext i4 %tmp_36_i to i5

ST_4: tmp_37_i (53)  [1/1] 2.62ns  loc: cppSobel/.settings/sobel.cpp:76
:3  %tmp_37_i = sub i5 %p_shl_cast_i, %tmp_cast_i

ST_4: tmp_38_i (55)  [1/1] 2.66ns  loc: cppSobel/.settings/sobel.cpp:76
:5  %tmp_38_i = add i5 %tmp_37_i, 1

ST_4: tmp_38_cast_i (56)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:76
:6  %tmp_38_cast_i = sext i5 %tmp_38_i to i64

ST_4: window_buffer_addr (57)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:76
:7  %window_buffer_addr = getelementptr [9 x i8]* @window_buffer, i64 0, i64 %tmp_38_cast_i

ST_4: tmp_39_i (59)  [1/1] 2.66ns  loc: cppSobel/.settings/sobel.cpp:77
:9  %tmp_39_i = add i5 %tmp_37_i, 2

ST_4: tmp_39_cast_i (60)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:77
:10  %tmp_39_cast_i = sext i5 %tmp_39_i to i64

ST_4: window_buffer_addr_2 (61)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:77
:11  %window_buffer_addr_2 = getelementptr [9 x i8]* @window_buffer, i64 0, i64 %tmp_39_cast_i

ST_4: window_buffer_load (62)  [2/2] 2.32ns  loc: cppSobel/.settings/sobel.cpp:76
:12  %window_buffer_load = load i8* %window_buffer_addr, align 1

ST_4: window_buffer_load_1 (64)  [2/2] 2.32ns  loc: cppSobel/.settings/sobel.cpp:77
:14  %window_buffer_load_1 = load i8* %window_buffer_addr_2, align 1

ST_4: tmp_8_i (68)  [1/1] 3.88ns  loc: cppSobel/.settings/sobel.cpp:82
:0  %tmp_8_i = icmp ult i6 %col_i, %tmp_3

ST_4: or_cond_i (69)  [1/1] 2.07ns  loc: cppSobel/.settings/sobel.cpp:82
:1  %or_cond_i = and i1 %tmp_8_i, %tmp_4_i

ST_4: StgValue_66 (70)  [1/1] 1.77ns  loc: cppSobel/.settings/sobel.cpp:82
:2  br i1 %or_cond_i, label %1, label %0

ST_4: tmp_3_cast_i (73)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:83
:1  %tmp_3_cast_i = zext i6 %col_i to i7

ST_4: tmp_40_i (74)  [1/1] 2.75ns  loc: cppSobel/.settings/sobel.cpp:83
:2  %tmp_40_i = add i7 %tmp_3_cast_i, 32

ST_4: tmp_40_cast_i (75)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:83
:3  %tmp_40_cast_i = zext i7 %tmp_40_i to i64

ST_4: line_buffer_addr (76)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:83
:4  %line_buffer_addr = getelementptr [96 x i8]* @line_buffer, i64 0, i64 %tmp_40_cast_i

ST_4: line_buffer_load (80)  [2/2] 2.30ns  loc: cppSobel/.settings/sobel.cpp:83
:8  %line_buffer_load = load i8* %line_buffer_addr, align 1


 <State 5>: 4.64ns
ST_5: tmp_37_cast_i (54)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:76
:4  %tmp_37_cast_i = sext i5 %tmp_37_i to i64

ST_5: window_buffer_addr_1 (58)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:76
:8  %window_buffer_addr_1 = getelementptr [9 x i8]* @window_buffer, i64 0, i64 %tmp_37_cast_i

ST_5: window_buffer_load (62)  [1/2] 2.32ns  loc: cppSobel/.settings/sobel.cpp:76
:12  %window_buffer_load = load i8* %window_buffer_addr, align 1

ST_5: StgValue_75 (63)  [1/1] 2.32ns  loc: cppSobel/.settings/sobel.cpp:76
:13  store i8 %window_buffer_load, i8* %window_buffer_addr_1, align 1

ST_5: window_buffer_load_1 (64)  [1/2] 2.32ns  loc: cppSobel/.settings/sobel.cpp:77
:14  %window_buffer_load_1 = load i8* %window_buffer_addr_2, align 1

ST_5: StgValue_77 (65)  [1/1] 2.32ns  loc: cppSobel/.settings/sobel.cpp:77
:15  store i8 %window_buffer_load_1, i8* %window_buffer_addr, align 1

ST_5: StgValue_78 (66)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:75
:16  br label %3


 <State 6>: 4.61ns
ST_6: tmp_3_i (72)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:83
:0  %tmp_3_i = zext i6 %col_i to i64

ST_6: line_buffer_addr_1 (77)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:83
:5  %line_buffer_addr_1 = getelementptr [96 x i8]* @line_buffer, i64 0, i64 %tmp_3_i

ST_6: tmp_41_i (78)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:84
:6  %tmp_41_i = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %col_i)

ST_6: line_buffer_addr_2 (79)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:84
:7  %line_buffer_addr_2 = getelementptr [96 x i8]* @line_buffer, i64 0, i64 %tmp_41_i

ST_6: line_buffer_load (80)  [1/2] 2.30ns  loc: cppSobel/.settings/sobel.cpp:83
:8  %line_buffer_load = load i8* %line_buffer_addr, align 1

ST_6: StgValue_84 (81)  [1/1] 2.30ns  loc: cppSobel/.settings/sobel.cpp:83
:9  store i8 %line_buffer_load, i8* %line_buffer_addr_1, align 1

ST_6: line_buffer_load_1 (82)  [2/2] 2.30ns  loc: cppSobel/.settings/sobel.cpp:84
:10  %line_buffer_load_1 = load i8* %line_buffer_addr_2, align 1


 <State 7>: 6.41ns
ST_7: line_buffer_load_1 (82)  [1/2] 2.30ns  loc: cppSobel/.settings/sobel.cpp:84
:10  %line_buffer_load_1 = load i8* %line_buffer_addr_2, align 1

ST_7: StgValue_87 (83)  [1/1] 2.30ns  loc: cppSobel/.settings/sobel.cpp:84
:11  store i8 %line_buffer_load_1, i8* %line_buffer_addr, align 1

ST_7: tmp_i (84)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:617->cppSobel/.settings/sobel.cpp:85
:12  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10459)

ST_7: StgValue_89 (85)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:621->cppSobel/.settings/sobel.cpp:85
:13  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str10437) nounwind

ST_7: tmp_4 (86)  [1/1] 2.32ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:624->cppSobel/.settings/sobel.cpp:85
:14  %tmp_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_0)

ST_7: empty (87)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:626->cppSobel/.settings/sobel.cpp:85
:15  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10459, i32 %tmp_i)

ST_7: StgValue_92 (88)  [1/1] 2.30ns  loc: cppSobel/.settings/sobel.cpp:85
:16  store i8 %tmp_4, i8* %line_buffer_addr_2, align 1

ST_7: StgValue_93 (89)  [1/1] 1.77ns  loc: cppSobel/.settings/sobel.cpp:89
:17  br label %0

ST_7: storemerge5_i (91)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:83
:0  %storemerge5_i = phi i8 [ %line_buffer_load, %1 ], [ 0, %2 ]

ST_7: StgValue_95 (94)  [1/1] 2.32ns  loc: cppSobel/.settings/sobel.cpp:86
:3  store i8 %storemerge5_i, i8* getelementptr inbounds ([9 x i8]* @window_buffer, i64 0, i64 2), align 1

ST_7: tmp_10_i (97)  [1/1] 2.07ns  loc: cppSobel/.settings/sobel.cpp:96
:6  %tmp_10_i = or i6 %output_col, %output_row

ST_7: tmp_5 (98)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:96
:7  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %tmp_10_i, i32 5)


 <State 8>: 7.72ns
ST_8: storemerge1_i (92)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:84
:1  %storemerge1_i = phi i8 [ %line_buffer_load_1, %1 ], [ 0, %2 ]

ST_8: storemerge_i (93)  [1/1] 0.00ns
:2  %storemerge_i = phi i8 [ %tmp_4, %1 ], [ 0, %2 ]

ST_8: StgValue_100 (95)  [1/1] 2.32ns  loc: cppSobel/.settings/sobel.cpp:86
:4  store i8 %storemerge1_i, i8* getelementptr inbounds ([9 x i8]* @window_buffer, i64 0, i64 5), align 1

ST_8: StgValue_101 (96)  [1/1] 2.32ns  loc: cppSobel/.settings/sobel.cpp:86
:5  store i8 %storemerge_i, i8* getelementptr inbounds ([9 x i8]* @window_buffer, i64 0, i64 8), align 1

ST_8: StgValue_102 (99)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:96
:8  br i1 %tmp_5, label %._crit_edge.i, label %6

ST_8: tmp_13_i (101)  [1/1] 3.88ns  loc: cppSobel/.settings/sobel.cpp:98
:0  %tmp_13_i = icmp eq i6 %output_col, 0

ST_8: tmp_14_i (102)  [1/1] 3.88ns  loc: cppSobel/.settings/sobel.cpp:98
:1  %tmp_14_i = icmp eq i6 %output_col, %tmp_2_i

ST_8: tmp1_i (103)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:98 (grouped into LUT with out node or_cond8_i)
:2  %tmp1_i = or i1 %tmp_5_i, %tmp_13_i

ST_8: tmp2_i (104)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:98 (grouped into LUT with out node or_cond8_i)
:3  %tmp2_i = or i1 %tmp_6_i, %tmp_14_i

ST_8: or_cond8_i (105)  [1/1] 2.07ns  loc: cppSobel/.settings/sobel.cpp:98 (out node of the LUT)
:4  %or_cond8_i = or i1 %tmp2_i, %tmp1_i

ST_8: StgValue_108 (106)  [1/1] 1.77ns  loc: cppSobel/.settings/sobel.cpp:98
:5  br i1 %or_cond8_i, label %._crit_edge9.i, label %.preheader5.i.preheader

ST_8: StgValue_109 (108)  [1/1] 1.77ns  loc: cppSobel/.settings/sobel.cpp:104
.preheader5.i.preheader:0  br label %.preheader5.i


 <State 9>: 5.83ns
ST_9: y_dir_i (110)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:107
.preheader5.i:0  %y_dir_i = phi i16 [ %y_dir_1_i, %.preheader5.i.loopexit ], [ 0, %.preheader5.i.preheader ]

ST_9: x_dir_i (111)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:106
.preheader5.i:1  %x_dir_i = phi i16 [ %x_dir_1_i, %.preheader5.i.loopexit ], [ 0, %.preheader5.i.preheader ]

ST_9: i_i (112)  [1/1] 0.00ns
.preheader5.i:2  %i_i = phi i2 [ %i, %.preheader5.i.loopexit ], [ 0, %.preheader5.i.preheader ]

ST_9: exitcond1_i (113)  [1/1] 2.07ns  loc: cppSobel/.settings/sobel.cpp:104
.preheader5.i:3  %exitcond1_i = icmp eq i2 %i_i, -1

ST_9: StgValue_114 (114)  [1/1] 0.00ns
.preheader5.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_9: i (115)  [1/1] 2.45ns  loc: cppSobel/.settings/sobel.cpp:104
.preheader5.i:5  %i = add i2 %i_i, 1

ST_9: StgValue_116 (116)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:104
.preheader5.i:6  br i1 %exitcond1_i, label %7, label %.preheader.preheader.i

ST_9: tmp_25_cast_i (118)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:104
.preheader.preheader.i:0  %tmp_25_cast_i = zext i2 %i_i to i5

ST_9: tmp_42_i (119)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:104
.preheader.preheader.i:1  %tmp_42_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_i, i2 0)

ST_9: p_shl1_cast_i (120)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:106
.preheader.preheader.i:2  %p_shl1_cast_i = zext i4 %tmp_42_i to i5

ST_9: tmp_43_i (121)  [1/1] 2.62ns  loc: cppSobel/.settings/sobel.cpp:106
.preheader.preheader.i:3  %tmp_43_i = sub i5 %p_shl1_cast_i, %tmp_25_cast_i

ST_9: StgValue_121 (122)  [1/1] 1.77ns  loc: cppSobel/.settings/sobel.cpp:105
.preheader.preheader.i:4  br label %.preheader.i

ST_9: tmp_15_i (154)  [1/1] 3.03ns  loc: cppSobel/.settings/sobel.cpp:110
:0  %tmp_15_i = icmp sgt i16 %x_dir_i, 0

ST_9: tmp_6 (155)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:110
:1  %tmp_6 = trunc i16 %x_dir_i to i8

ST_9: tmp_17_i (156)  [1/1] 2.80ns  loc: cppSobel/.settings/sobel.cpp:110
:2  %tmp_17_i = sub i8 0, %tmp_6

ST_9: tmp_18_i (157)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:110 (grouped into LUT with out node tmp_23_i)
:3  %tmp_18_i = select i1 %tmp_15_i, i8 %tmp_6, i8 %tmp_17_i

ST_9: tmp_19_i (158)  [1/1] 3.03ns  loc: cppSobel/.settings/sobel.cpp:110
:4  %tmp_19_i = icmp sgt i16 %y_dir_i, 0

ST_9: tmp_7 (159)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:110
:5  %tmp_7 = trunc i16 %y_dir_i to i8

ST_9: tmp_21_i (160)  [1/1] 2.80ns  loc: cppSobel/.settings/sobel.cpp:110
:6  %tmp_21_i = sub i8 0, %tmp_7

ST_9: tmp_22_i (161)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:110 (grouped into LUT with out node tmp_23_i)
:7  %tmp_22_i = select i1 %tmp_19_i, i8 %tmp_7, i8 %tmp_21_i

ST_9: tmp_23_i (162)  [1/1] 2.80ns  loc: cppSobel/.settings/sobel.cpp:111 (out node of the LUT)
:8  %tmp_23_i = add i8 %tmp_22_i, %tmp_18_i


 <State 10>: 5.92ns
ST_10: y_dir_1_i (124)  [1/1] 0.00ns
.preheader.i:0  %y_dir_1_i = phi i16 [ %y_dir, %8 ], [ %y_dir_i, %.preheader.preheader.i ]

ST_10: x_dir_1_i (125)  [1/1] 0.00ns
.preheader.i:1  %x_dir_1_i = phi i16 [ %x_dir, %8 ], [ %x_dir_i, %.preheader.preheader.i ]

ST_10: j_i (126)  [1/1] 0.00ns
.preheader.i:2  %j_i = phi i2 [ %j, %8 ], [ 0, %.preheader.preheader.i ]

ST_10: exitcond_i (127)  [1/1] 2.07ns  loc: cppSobel/.settings/sobel.cpp:105
.preheader.i:3  %exitcond_i = icmp eq i2 %j_i, -1

ST_10: StgValue_135 (128)  [1/1] 0.00ns
.preheader.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_10: j (129)  [1/1] 2.45ns  loc: cppSobel/.settings/sobel.cpp:105
.preheader.i:5  %j = add i2 %j_i, 1

ST_10: StgValue_137 (130)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:105
.preheader.i:6  br i1 %exitcond_i, label %.preheader5.i.loopexit, label %8

ST_10: tmp_29_cast_i (132)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:106
:0  %tmp_29_cast_i = zext i2 %j_i to i5

ST_10: tmp_44_i (133)  [1/1] 2.66ns  loc: cppSobel/.settings/sobel.cpp:106
:1  %tmp_44_i = add i5 %tmp_43_i, %tmp_29_cast_i

ST_10: tmp_44_cast_i (134)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:106
:2  %tmp_44_cast_i = sext i5 %tmp_44_i to i64

ST_10: window_buffer_addr_3 (135)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:106
:3  %window_buffer_addr_3 = getelementptr [9 x i8]* @window_buffer, i64 0, i64 %tmp_44_cast_i

ST_10: Gx_addr (136)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:106
:4  %Gx_addr = getelementptr [9 x i3]* @Gx, i64 0, i64 %tmp_44_cast_i

ST_10: Gy_addr (137)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:107
:5  %Gy_addr = getelementptr [9 x i3]* @Gy, i64 0, i64 %tmp_44_cast_i

ST_10: window_buffer_load_2 (138)  [2/2] 2.32ns  loc: cppSobel/.settings/sobel.cpp:106
:6  %window_buffer_load_2 = load i8* %window_buffer_addr_3, align 1

ST_10: Gx_load (140)  [2/2] 3.25ns  loc: cppSobel/.settings/sobel.cpp:106
:8  %Gx_load = load i3* %Gx_addr, align 1

ST_10: Gy_load (145)  [2/2] 3.25ns  loc: cppSobel/.settings/sobel.cpp:107
:13  %Gy_load = load i3* %Gy_addr, align 1

ST_10: StgValue_147 (152)  [1/1] 0.00ns
.preheader5.i.loopexit:0  br label %.preheader5.i


 <State 11>: 3.25ns
ST_11: window_buffer_load_2 (138)  [1/2] 2.32ns  loc: cppSobel/.settings/sobel.cpp:106
:6  %window_buffer_load_2 = load i8* %window_buffer_addr_3, align 1

ST_11: Gx_load (140)  [1/2] 3.25ns  loc: cppSobel/.settings/sobel.cpp:106
:8  %Gx_load = load i3* %Gx_addr, align 1

ST_11: Gy_load (145)  [1/2] 3.25ns  loc: cppSobel/.settings/sobel.cpp:107
:13  %Gy_load = load i3* %Gy_addr, align 1


 <State 12>: 6.38ns
ST_12: tmp_30_cast_i (139)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:106
:7  %tmp_30_cast_i = zext i8 %window_buffer_load_2 to i12

ST_12: tmp_32_cast_i (141)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:106
:9  %tmp_32_cast_i = sext i3 %Gx_load to i12

ST_12: tmp_33_i (142)  [1/1] 3.36ns  loc: cppSobel/.settings/sobel.cpp:106
:10  %tmp_33_i = mul i12 %tmp_32_cast_i, %tmp_30_cast_i

ST_12: tmp_33_cast_i (143)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:106
:11  %tmp_33_cast_i = sext i12 %tmp_33_i to i16

ST_12: x_dir (144)  [1/1] 3.02ns  loc: cppSobel/.settings/sobel.cpp:106
:12  %x_dir = add i16 %x_dir_1_i, %tmp_33_cast_i

ST_12: tmp_34_cast_i (146)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:107
:14  %tmp_34_cast_i = sext i3 %Gy_load to i12

ST_12: tmp_35_i (147)  [1/1] 3.36ns  loc: cppSobel/.settings/sobel.cpp:107
:15  %tmp_35_i = mul i12 %tmp_34_cast_i, %tmp_30_cast_i

ST_12: tmp_35_cast_i (148)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:107
:16  %tmp_35_cast_i = sext i12 %tmp_35_i to i16

ST_12: y_dir (149)  [1/1] 3.02ns  loc: cppSobel/.settings/sobel.cpp:107
:17  %y_dir = add i16 %y_dir_1_i, %tmp_35_cast_i

ST_12: StgValue_160 (150)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:105
:18  br label %.preheader.i


 <State 13>: 6.75ns
ST_13: edge_val (163)  [1/1] 2.07ns  loc: cppSobel/.settings/sobel.cpp:111
:9  %edge_val = xor i8 %tmp_23_i, -1

ST_13: tmp_24_i (164)  [1/1] 2.91ns  loc: cppSobel/.settings/sobel.cpp:112
:10  %tmp_24_i = icmp ult i8 %tmp_23_i, 55

ST_13: StgValue_163 (165)  [1/1] 1.77ns  loc: cppSobel/.settings/sobel.cpp:112
:11  br i1 %tmp_24_i, label %._crit_edge9.i, label %9

ST_13: tmp_26_i (167)  [1/1] 2.91ns  loc: cppSobel/.settings/sobel.cpp:114
:0  %tmp_26_i = icmp ugt i8 %tmp_23_i, -51

ST_13: p_i (168)  [1/1] 2.07ns  loc: cppSobel/.settings/sobel.cpp:114
:1  %p_i = select i1 %tmp_26_i, i8 -1, i8 %edge_val

ST_13: StgValue_166 (169)  [1/1] 1.77ns
:2  br label %._crit_edge9.i


 <State 14>: 2.32ns
ST_14: tmp_8 (171)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:114
._crit_edge9.i:0  %tmp_8 = phi i8 [ %p_i, %9 ], [ 0, %6 ], [ 0, %7 ]

ST_14: tmp_28_i (172)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:641->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:662->cppSobel/.settings/sobel.cpp:120
._crit_edge9.i:1  %tmp_28_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10456)

ST_14: StgValue_169 (173)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:645->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:662->cppSobel/.settings/sobel.cpp:120
._crit_edge9.i:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str10437) nounwind

ST_14: StgValue_170 (174)  [1/1] 2.32ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:648->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:662->cppSobel/.settings/sobel.cpp:120
._crit_edge9.i:3  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_0, i8 %tmp_8)

ST_14: empty_25 (175)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:650->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:662->cppSobel/.settings/sobel.cpp:120
._crit_edge9.i:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10456, i32 %tmp_28_i)

ST_14: StgValue_172 (176)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:121
._crit_edge9.i:5  br label %._crit_edge.i

ST_14: StgValue_173 (178)  [1/1] 0.00ns  loc: cppSobel/.settings/sobel.cpp:66
._crit_edge.i:0  br label %.preheader6.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ img_1_data_stream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_data_stream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ window_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ Gx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Gy]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read            (read             ) [ 000000000000000]
rows_read            (read             ) [ 000000000000000]
tmp                  (trunc            ) [ 001111111111111]
tmp_3                (trunc            ) [ 001111111111111]
StgValue_19          (specifcore       ) [ 000000000000000]
StgValue_20          (specifcore       ) [ 000000000000000]
StgValue_21          (specinterface    ) [ 000000000000000]
StgValue_22          (specinterface    ) [ 000000000000000]
tmp_1_i              (add              ) [ 001111111111111]
tmp_2_i              (add              ) [ 001111111111111]
tmp_12_i             (add              ) [ 001111111111111]
tmp_31_i             (add              ) [ 001111111111111]
StgValue_27          (br               ) [ 011111111111111]
row_i                (phi              ) [ 001000000000000]
StgValue_29          (speclooptripcount) [ 000000000000000]
exitcond4_i          (icmp             ) [ 001111111111111]
row                  (add              ) [ 011111111111111]
StgValue_32          (br               ) [ 000000000000000]
output_row           (add              ) [ 000111111111111]
tmp_4_i              (icmp             ) [ 000111111111111]
tmp_5_i              (icmp             ) [ 000111111111111]
tmp_6_i              (icmp             ) [ 000111111111111]
StgValue_37          (br               ) [ 001111111111111]
StgValue_38          (ret              ) [ 000000000000000]
col_i                (phi              ) [ 000111100000000]
StgValue_40          (speclooptripcount) [ 000000000000000]
exitcond3_i          (icmp             ) [ 001111111111111]
col                  (add              ) [ 001111111111111]
StgValue_43          (br               ) [ 000000000000000]
output_col           (add              ) [ 000011111000000]
StgValue_45          (br               ) [ 001111111111111]
StgValue_46          (br               ) [ 011111111111111]
k_i                  (phi              ) [ 000010000000000]
exitcond2_i          (icmp             ) [ 001111111111111]
StgValue_49          (speclooptripcount) [ 000000000000000]
k                    (add              ) [ 001111111111111]
StgValue_51          (br               ) [ 000000000000000]
tmp_cast_i           (zext             ) [ 000000000000000]
tmp_36_i             (bitconcatenate   ) [ 000000000000000]
p_shl_cast_i         (zext             ) [ 000000000000000]
tmp_37_i             (sub              ) [ 000001000000000]
tmp_38_i             (add              ) [ 000000000000000]
tmp_38_cast_i        (sext             ) [ 000000000000000]
window_buffer_addr   (getelementptr    ) [ 000001000000000]
tmp_39_i             (add              ) [ 000000000000000]
tmp_39_cast_i        (sext             ) [ 000000000000000]
window_buffer_addr_2 (getelementptr    ) [ 000001000000000]
tmp_8_i              (icmp             ) [ 000000000000000]
or_cond_i            (and              ) [ 001111111111111]
StgValue_66          (br               ) [ 001111111111111]
tmp_3_cast_i         (zext             ) [ 000000000000000]
tmp_40_i             (add              ) [ 000000000000000]
tmp_40_cast_i        (zext             ) [ 000000000000000]
line_buffer_addr     (getelementptr    ) [ 000000110000000]
tmp_37_cast_i        (sext             ) [ 000000000000000]
window_buffer_addr_1 (getelementptr    ) [ 000000000000000]
window_buffer_load   (load             ) [ 000000000000000]
StgValue_75          (store            ) [ 000000000000000]
window_buffer_load_1 (load             ) [ 000000000000000]
StgValue_77          (store            ) [ 000000000000000]
StgValue_78          (br               ) [ 001111111111111]
tmp_3_i              (zext             ) [ 000000000000000]
line_buffer_addr_1   (getelementptr    ) [ 000000000000000]
tmp_41_i             (bitconcatenate   ) [ 000000000000000]
line_buffer_addr_2   (getelementptr    ) [ 001111011111111]
line_buffer_load     (load             ) [ 001111011111111]
StgValue_84          (store            ) [ 000000000000000]
line_buffer_load_1   (load             ) [ 001111111111111]
StgValue_87          (store            ) [ 000000000000000]
tmp_i                (specregionbegin  ) [ 000000000000000]
StgValue_89          (specprotocol     ) [ 000000000000000]
tmp_4                (read             ) [ 001111111111111]
empty                (specregionend    ) [ 000000000000000]
StgValue_92          (store            ) [ 000000000000000]
StgValue_93          (br               ) [ 001111111111111]
storemerge5_i        (phi              ) [ 000000010000000]
StgValue_95          (store            ) [ 000000000000000]
tmp_10_i             (or               ) [ 000000000000000]
tmp_5                (bitselect        ) [ 000000001111111]
storemerge1_i        (phi              ) [ 000000001000000]
storemerge_i         (phi              ) [ 000000001000000]
StgValue_100         (store            ) [ 000000000000000]
StgValue_101         (store            ) [ 000000000000000]
StgValue_102         (br               ) [ 000000000000000]
tmp_13_i             (icmp             ) [ 000000000000000]
tmp_14_i             (icmp             ) [ 000000000000000]
tmp1_i               (or               ) [ 000000000000000]
tmp2_i               (or               ) [ 000000000000000]
or_cond8_i           (or               ) [ 001111111111111]
StgValue_108         (br               ) [ 001111111111111]
StgValue_109         (br               ) [ 001111111111111]
y_dir_i              (phi              ) [ 000000000111100]
x_dir_i              (phi              ) [ 000000000111100]
i_i                  (phi              ) [ 000000000100000]
exitcond1_i          (icmp             ) [ 001111111111111]
StgValue_114         (speclooptripcount) [ 000000000000000]
i                    (add              ) [ 001111111111111]
StgValue_116         (br               ) [ 000000000000000]
tmp_25_cast_i        (zext             ) [ 000000000000000]
tmp_42_i             (bitconcatenate   ) [ 000000000000000]
p_shl1_cast_i        (zext             ) [ 000000000000000]
tmp_43_i             (sub              ) [ 000000000011100]
StgValue_121         (br               ) [ 001111111111111]
tmp_15_i             (icmp             ) [ 000000000000000]
tmp_6                (trunc            ) [ 000000000000000]
tmp_17_i             (sub              ) [ 000000000000000]
tmp_18_i             (select           ) [ 000000000000000]
tmp_19_i             (icmp             ) [ 000000000000000]
tmp_7                (trunc            ) [ 000000000000000]
tmp_21_i             (sub              ) [ 000000000000000]
tmp_22_i             (select           ) [ 000000000000000]
tmp_23_i             (add              ) [ 000000000000010]
y_dir_1_i            (phi              ) [ 001111111111111]
x_dir_1_i            (phi              ) [ 001111111111111]
j_i                  (phi              ) [ 000000000010000]
exitcond_i           (icmp             ) [ 001111111111111]
StgValue_135         (speclooptripcount) [ 000000000000000]
j                    (add              ) [ 001111111111111]
StgValue_137         (br               ) [ 000000000000000]
tmp_29_cast_i        (zext             ) [ 000000000000000]
tmp_44_i             (add              ) [ 000000000000000]
tmp_44_cast_i        (sext             ) [ 000000000000000]
window_buffer_addr_3 (getelementptr    ) [ 000000000001000]
Gx_addr              (getelementptr    ) [ 000000000001000]
Gy_addr              (getelementptr    ) [ 000000000001000]
StgValue_147         (br               ) [ 001111111111111]
window_buffer_load_2 (load             ) [ 000000000000100]
Gx_load              (load             ) [ 000000000000100]
Gy_load              (load             ) [ 000000000000100]
tmp_30_cast_i        (zext             ) [ 000000000000000]
tmp_32_cast_i        (sext             ) [ 000000000000000]
tmp_33_i             (mul              ) [ 000000000000000]
tmp_33_cast_i        (sext             ) [ 000000000000000]
x_dir                (add              ) [ 001111111111111]
tmp_34_cast_i        (sext             ) [ 000000000000000]
tmp_35_i             (mul              ) [ 000000000000000]
tmp_35_cast_i        (sext             ) [ 000000000000000]
y_dir                (add              ) [ 001111111111111]
StgValue_160         (br               ) [ 001111111111111]
edge_val             (xor              ) [ 000000000000000]
tmp_24_i             (icmp             ) [ 001111111111111]
StgValue_163         (br               ) [ 001111111111111]
tmp_26_i             (icmp             ) [ 000000000000000]
p_i                  (select           ) [ 001111111111111]
StgValue_166         (br               ) [ 001111111111111]
tmp_8                (phi              ) [ 000000000000001]
tmp_28_i             (specregionbegin  ) [ 000000000000000]
StgValue_169         (specprotocol     ) [ 000000000000000]
StgValue_170         (write            ) [ 000000000000000]
empty_25             (specregionend    ) [ 000000000000000]
StgValue_172         (br               ) [ 000000000000000]
StgValue_173         (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_1_data_stream_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_data_stream_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_0_data_stream_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buffer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="window_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Gx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Gy">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gy"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10437"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10438"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10439"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10459"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10456"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="cols_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="rows_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_4_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_170_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_170/14 "/>
</bind>
</comp>

<comp id="133" class="1004" name="window_buffer_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_buffer_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="window_buffer_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_buffer_addr_2/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="0" index="3" bw="4" slack="0"/>
<pin id="153" dir="0" index="4" bw="8" slack="0"/>
<pin id="150" dir="1" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="window_buffer_load/4 window_buffer_load_1/4 StgValue_75/5 StgValue_77/5 StgValue_95/7 StgValue_100/8 StgValue_101/8 window_buffer_load_2/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="line_buffer_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="3" bw="7" slack="0"/>
<pin id="195" dir="0" index="4" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_load/4 StgValue_84/6 line_buffer_load_1/6 StgValue_87/7 StgValue_92/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="window_buffer_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_buffer_addr_1/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="line_buffer_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_1/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="line_buffer_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="64" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_2/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="window_buffer_addr_3_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_buffer_addr_3/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="Gx_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Gx_addr/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="Gy_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Gy_addr/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="228" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Gx_load/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="233" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Gy_load/10 "/>
</bind>
</comp>

<comp id="235" class="1005" name="row_i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="row_i_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="col_i_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="1"/>
<pin id="248" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="col_i_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="k_i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="1"/>
<pin id="260" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="k_i_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="2" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/4 "/>
</bind>
</comp>

<comp id="269" class="1005" name="storemerge5_i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2"/>
<pin id="271" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="storemerge5_i (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="storemerge5_i_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="2"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge5_i/7 "/>
</bind>
</comp>

<comp id="281" class="1005" name="storemerge1_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="3"/>
<pin id="283" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="storemerge1_i (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="storemerge1_i_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="3"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1_i/8 "/>
</bind>
</comp>

<comp id="293" class="1005" name="storemerge_i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="3"/>
<pin id="295" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="storemerge_i_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="3"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/8 "/>
</bind>
</comp>

<comp id="305" class="1005" name="y_dir_i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_dir_i (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="y_dir_i_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_dir_i/9 "/>
</bind>
</comp>

<comp id="317" class="1005" name="x_dir_i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="1"/>
<pin id="319" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_dir_i (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="x_dir_i_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_dir_i/9 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="1"/>
<pin id="331" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_i_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/9 "/>
</bind>
</comp>

<comp id="340" class="1005" name="y_dir_1_i_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="1"/>
<pin id="342" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_dir_1_i (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="y_dir_1_i_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="16" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_dir_1_i/10 "/>
</bind>
</comp>

<comp id="352" class="1005" name="x_dir_1_i_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="1"/>
<pin id="354" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_dir_1_i (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="x_dir_1_i_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="16" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_dir_1_i/10 "/>
</bind>
</comp>

<comp id="364" class="1005" name="j_i_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="1"/>
<pin id="366" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="j_i_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/10 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_8_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_8_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="3"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="4" bw="1" slack="1"/>
<pin id="385" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_8/14 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_1_i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_2_i_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_12_i_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_i/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_31_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31_i/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="exitcond4_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="1"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="row_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="output_row_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_row/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_4_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="6" slack="1"/>
<pin id="442" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_5_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_6_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="6" slack="1"/>
<pin id="453" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="exitcond3_i_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="6" slack="2"/>
<pin id="458" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="col_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="output_col_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_col/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="exitcond2_i_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="k_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_cast_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_36_i_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36_i/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_shl_cast_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_37_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_37_i/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_38_i_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38_i/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_38_cast_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_cast_i/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_39_i_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39_i/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_39_cast_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast_i/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_8_i_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="1"/>
<pin id="530" dir="0" index="1" bw="6" slack="3"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_cond_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="2"/>
<pin id="536" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_3_cast_i_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="1"/>
<pin id="540" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast_i/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_40_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="0"/>
<pin id="545" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40_i/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_40_cast_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast_i/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_37_cast_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="1"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast_i/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_3_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="2"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_41_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="2"/>
<pin id="566" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41_i/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_10_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="3"/>
<pin id="573" dir="0" index="1" bw="6" slack="4"/>
<pin id="574" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10_i/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_5_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="0" index="2" bw="4" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_13_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="4"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13_i/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_14_i_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="4"/>
<pin id="590" dir="0" index="1" bw="6" slack="6"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14_i/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp1_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="5"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1_i/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp2_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="5"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2_i/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="or_cond8_i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond8_i/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="exitcond1_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="i_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_25_cast_i_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="0"/>
<pin id="622" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast_i/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_42_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="0" index="1" bw="2" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42_i/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_shl1_cast_i_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_43_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="0" index="1" bw="2" slack="0"/>
<pin id="639" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_43_i/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_15_i_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_17_i_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17_i/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_18_i_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="0" index="2" bw="8" slack="0"/>
<pin id="662" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18_i/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_19_i_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_i/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_7_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="0"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_21_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21_i/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_22_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="8" slack="0"/>
<pin id="685" dir="0" index="2" bw="8" slack="0"/>
<pin id="686" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22_i/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_23_i_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23_i/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="exitcond_i_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/10 "/>
</bind>
</comp>

<comp id="702" class="1004" name="j_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_29_cast_i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="0"/>
<pin id="710" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast_i/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_44_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="1"/>
<pin id="714" dir="0" index="1" bw="2" slack="0"/>
<pin id="715" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44_i/10 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_44_cast_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44_cast_i/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_30_cast_i_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast_i/12 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_32_cast_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="1"/>
<pin id="729" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast_i/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_34_cast_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="1"/>
<pin id="732" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast_i/12 "/>
</bind>
</comp>

<comp id="733" class="1004" name="edge_val_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="1"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val/13 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_24_i_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="1"/>
<pin id="740" dir="0" index="1" bw="7" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_i/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_26_i_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="1"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/13 "/>
</bind>
</comp>

<comp id="756" class="1007" name="grp_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="3" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="0" index="2" bw="16" slack="2"/>
<pin id="760" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_33_i/12 tmp_33_cast_i/12 x_dir/12 "/>
</bind>
</comp>

<comp id="764" class="1007" name="grp_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="0"/>
<pin id="766" dir="0" index="1" bw="8" slack="0"/>
<pin id="767" dir="0" index="2" bw="16" slack="2"/>
<pin id="768" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_35_i/12 tmp_35_cast_i/12 y_dir/12 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="1"/>
<pin id="774" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_3_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="3"/>
<pin id="779" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_1_i_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="1"/>
<pin id="784" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_2_i_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="6"/>
<pin id="789" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_12_i_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="2"/>
<pin id="794" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_31_i_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="1"/>
<pin id="799" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_i "/>
</bind>
</comp>

<comp id="805" class="1005" name="row_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="0"/>
<pin id="807" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="810" class="1005" name="output_row_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="6" slack="4"/>
<pin id="812" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="output_row "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_4_i_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="2"/>
<pin id="817" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_5_i_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="5"/>
<pin id="822" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_6_i_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="5"/>
<pin id="827" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="833" class="1005" name="col_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="6" slack="0"/>
<pin id="835" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="838" class="1005" name="output_col_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="6" slack="3"/>
<pin id="840" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="output_col "/>
</bind>
</comp>

<comp id="848" class="1005" name="k_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="0"/>
<pin id="850" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_37_i_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="1"/>
<pin id="855" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_i "/>
</bind>
</comp>

<comp id="858" class="1005" name="window_buffer_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="1"/>
<pin id="860" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_buffer_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="window_buffer_addr_2_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="1"/>
<pin id="866" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_buffer_addr_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="or_cond_i_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="2"/>
<pin id="871" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="873" class="1005" name="line_buffer_addr_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="7" slack="1"/>
<pin id="875" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="line_buffer_addr_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="1"/>
<pin id="881" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="line_buffer_load_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="1"/>
<pin id="887" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_load "/>
</bind>
</comp>

<comp id="890" class="1005" name="line_buffer_load_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="1"/>
<pin id="892" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_load_1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_4_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="1"/>
<pin id="897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_5_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="910" class="1005" name="i_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="2" slack="0"/>
<pin id="912" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_43_i_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="5" slack="1"/>
<pin id="917" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_i "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_23_i_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="1"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

<comp id="930" class="1005" name="j_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="2" slack="0"/>
<pin id="932" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="935" class="1005" name="window_buffer_addr_3_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="4" slack="1"/>
<pin id="937" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_buffer_addr_3 "/>
</bind>
</comp>

<comp id="940" class="1005" name="Gx_addr_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="1"/>
<pin id="942" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Gx_addr "/>
</bind>
</comp>

<comp id="945" class="1005" name="Gy_addr_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="1"/>
<pin id="947" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Gy_addr "/>
</bind>
</comp>

<comp id="950" class="1005" name="window_buffer_load_2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_buffer_load_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="Gx_load_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="3" slack="1"/>
<pin id="957" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Gx_load "/>
</bind>
</comp>

<comp id="960" class="1005" name="Gy_load_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="3" slack="1"/>
<pin id="962" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Gy_load "/>
</bind>
</comp>

<comp id="965" class="1005" name="x_dir_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="1"/>
<pin id="967" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_dir "/>
</bind>
</comp>

<comp id="970" class="1005" name="y_dir_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="1"/>
<pin id="972" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_dir "/>
</bind>
</comp>

<comp id="978" class="1005" name="p_i_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="1"/>
<pin id="980" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="80" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="106" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="133" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="140" pin="3"/><net_sink comp="147" pin=3"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="147" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="177"><net_src comp="147" pin="5"/><net_sink comp="147" pin=4"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="163" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="193"><net_src comp="178" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="163" pin=3"/></net>

<net id="198"><net_src comp="163" pin="5"/><net_sink comp="163" pin=4"/></net>

<net id="199"><net_src comp="120" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="200"><net_src comp="86" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="201"><net_src comp="92" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="202"><net_src comp="94" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="203" pin="3"/><net_sink comp="147" pin=3"/></net>

<net id="229"><net_src comp="210" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="217" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="84" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="147" pin=1"/></net>

<net id="284"><net_src comp="84" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="147" pin=4"/></net>

<net id="296"><net_src comp="84" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="147" pin=1"/></net>

<net id="308"><net_src comp="96" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="96" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="350"><net_src comp="305" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="362"><net_src comp="317" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="84" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="387"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="375" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="389"><net_src comp="379" pin="6"/><net_sink comp="126" pin=2"/></net>

<net id="393"><net_src comp="114" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="108" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="390" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="394" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="394" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="390" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="239" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="239" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="239" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="40" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="239" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="433" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="433" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="250" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="250" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="250" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="262" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="56" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="262" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="262" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="262" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="54" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="484" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="64" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="521"><net_src comp="500" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="66" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="532"><net_src comp="246" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="246" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="68" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="560"><net_src comp="246" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="567"><net_src comp="70" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="246" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="570"><net_src comp="562" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="580"><net_src comp="88" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="90" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="44" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="596"><net_src comp="583" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="588" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="592" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="333" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="56" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="333" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="60" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="333" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="62" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="333" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="54" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="620" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="321" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="96" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="321" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="84" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="642" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="648" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="652" pin="2"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="309" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="96" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="309" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="84" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="666" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="672" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="682" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="658" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="368" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="56" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="368" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="60" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="368" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="737"><net_src comp="98" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="100" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="102" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="98" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="733" pin="2"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="727" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="724" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="352" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="730" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="724" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="340" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="775"><net_src comp="390" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="780"><net_src comp="394" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="785"><net_src comp="398" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="790"><net_src comp="404" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="795"><net_src comp="410" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="800"><net_src comp="416" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="808"><net_src comp="427" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="813"><net_src comp="433" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="818"><net_src comp="439" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="823"><net_src comp="444" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="828"><net_src comp="450" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="836"><net_src comp="460" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="841"><net_src comp="466" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="851"><net_src comp="478" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="856"><net_src comp="500" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="861"><net_src comp="133" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="867"><net_src comp="140" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="872"><net_src comp="533" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="156" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="882"><net_src comp="185" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="888"><net_src comp="163" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="893"><net_src comp="163" pin="5"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="898"><net_src comp="120" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="903"><net_src comp="575" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="913"><net_src comp="614" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="918"><net_src comp="636" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="923"><net_src comp="690" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="933"><net_src comp="702" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="938"><net_src comp="203" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="943"><net_src comp="210" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="948"><net_src comp="217" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="953"><net_src comp="147" pin="5"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="958"><net_src comp="225" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="963"><net_src comp="230" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="968"><net_src comp="756" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="973"><net_src comp="764" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="981"><net_src comp="748" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="379" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_1_data_stream_0 | {14 }
	Port: line_buffer | {6 7 }
	Port: window_buffer | {5 7 8 }
 - Input state : 
	Port: Loop_1_proc : rows | {1 }
	Port: Loop_1_proc : cols | {1 }
	Port: Loop_1_proc : img_0_data_stream_0 | {7 }
	Port: Loop_1_proc : line_buffer | {4 6 7 }
	Port: Loop_1_proc : window_buffer | {4 5 10 11 }
	Port: Loop_1_proc : Gx | {10 11 }
	Port: Loop_1_proc : Gy | {10 11 }
  - Chain level:
	State 1
		StgValue_19 : 1
		StgValue_20 : 1
		tmp_1_i : 1
		tmp_2_i : 1
		tmp_12_i : 1
		tmp_31_i : 1
	State 2
		exitcond4_i : 1
		row : 1
		StgValue_32 : 2
		output_row : 1
		tmp_4_i : 1
		tmp_5_i : 2
		tmp_6_i : 2
	State 3
		exitcond3_i : 1
		col : 1
		StgValue_43 : 2
		output_col : 1
	State 4
		exitcond2_i : 1
		k : 1
		StgValue_51 : 2
		tmp_cast_i : 1
		tmp_36_i : 1
		p_shl_cast_i : 2
		tmp_37_i : 3
		tmp_38_i : 4
		tmp_38_cast_i : 5
		window_buffer_addr : 6
		tmp_39_i : 4
		tmp_39_cast_i : 5
		window_buffer_addr_2 : 6
		window_buffer_load : 7
		window_buffer_load_1 : 7
		or_cond_i : 1
		StgValue_66 : 1
		tmp_40_i : 1
		tmp_40_cast_i : 2
		line_buffer_addr : 3
		line_buffer_load : 4
	State 5
		window_buffer_addr_1 : 1
		StgValue_75 : 2
		StgValue_77 : 1
	State 6
		line_buffer_addr_1 : 1
		line_buffer_addr_2 : 1
		StgValue_84 : 2
		line_buffer_load_1 : 2
	State 7
		StgValue_87 : 1
		empty : 1
		storemerge5_i : 1
		StgValue_95 : 2
	State 8
		StgValue_100 : 1
		StgValue_101 : 1
		tmp1_i : 1
		tmp2_i : 1
		or_cond8_i : 1
		StgValue_108 : 1
	State 9
		exitcond1_i : 1
		i : 1
		StgValue_116 : 2
		tmp_25_cast_i : 1
		tmp_42_i : 1
		p_shl1_cast_i : 2
		tmp_43_i : 3
		tmp_15_i : 1
		tmp_6 : 1
		tmp_17_i : 2
		tmp_18_i : 3
		tmp_19_i : 1
		tmp_7 : 1
		tmp_21_i : 2
		tmp_22_i : 3
		tmp_23_i : 4
	State 10
		exitcond_i : 1
		j : 1
		StgValue_137 : 2
		tmp_29_cast_i : 1
		tmp_44_i : 2
		tmp_44_cast_i : 3
		window_buffer_addr_3 : 4
		Gx_addr : 4
		Gy_addr : 4
		window_buffer_load_2 : 5
		Gx_load : 5
		Gy_load : 5
	State 11
	State 12
		tmp_33_i : 1
		tmp_33_cast_i : 2
		x_dir : 3
		tmp_35_i : 1
		tmp_35_cast_i : 2
		y_dir : 3
	State 13
		StgValue_163 : 1
		p_i : 1
	State 14
		StgValue_170 : 1
		empty_25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_1_i_fu_398      |    0    |    0    |    15   |
|          |       tmp_2_i_fu_404      |    0    |    0    |    15   |
|          |      tmp_12_i_fu_410      |    0    |    0    |    15   |
|          |      tmp_31_i_fu_416      |    0    |    0    |    15   |
|          |         row_fu_427        |    0    |    0    |    15   |
|          |     output_row_fu_433     |    0    |    0    |    15   |
|          |         col_fu_460        |    0    |    0    |    15   |
|    add   |     output_col_fu_466     |    0    |    0    |    15   |
|          |          k_fu_478         |    0    |    0    |    10   |
|          |      tmp_38_i_fu_506      |    0    |    0    |    15   |
|          |      tmp_39_i_fu_517      |    0    |    0    |    15   |
|          |      tmp_40_i_fu_542      |    0    |    0    |    15   |
|          |          i_fu_614         |    0    |    0    |    10   |
|          |      tmp_23_i_fu_690      |    0    |    0    |    15   |
|          |          j_fu_702         |    0    |    0    |    10   |
|          |      tmp_44_i_fu_712      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_37_i_fu_500      |    0    |    0    |    13   |
|    sub   |      tmp_43_i_fu_636      |    0    |    0    |    13   |
|          |      tmp_17_i_fu_652      |    0    |    0    |    15   |
|          |      tmp_21_i_fu_676      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |     exitcond4_i_fu_422    |    0    |    0    |    3    |
|          |       tmp_4_i_fu_439      |    0    |    0    |    3    |
|          |       tmp_5_i_fu_444      |    0    |    0    |    3    |
|          |       tmp_6_i_fu_450      |    0    |    0    |    3    |
|          |     exitcond3_i_fu_455    |    0    |    0    |    3    |
|          |     exitcond2_i_fu_472    |    0    |    0    |    1    |
|          |       tmp_8_i_fu_528      |    0    |    0    |    3    |
|   icmp   |      tmp_13_i_fu_583      |    0    |    0    |    3    |
|          |      tmp_14_i_fu_588      |    0    |    0    |    3    |
|          |     exitcond1_i_fu_608    |    0    |    0    |    1    |
|          |      tmp_15_i_fu_642      |    0    |    0    |    8    |
|          |      tmp_19_i_fu_666      |    0    |    0    |    8    |
|          |     exitcond_i_fu_696     |    0    |    0    |    1    |
|          |      tmp_24_i_fu_738      |    0    |    0    |    4    |
|          |      tmp_26_i_fu_743      |    0    |    0    |    4    |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_18_i_fu_658      |    0    |    0    |    8    |
|  select  |      tmp_22_i_fu_682      |    0    |    0    |    8    |
|          |         p_i_fu_748        |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_10_i_fu_571      |    0    |    0    |    6    |
|    or    |       tmp1_i_fu_592       |    0    |    0    |    2    |
|          |       tmp2_i_fu_597       |    0    |    0    |    2    |
|          |     or_cond8_i_fu_602     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      edge_val_fu_733      |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    and   |      or_cond_i_fu_533     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_756        |    1    |    0    |    0    |
|          |         grp_fu_764        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   cols_read_read_fu_108   |    0    |    0    |    0    |
|   read   |   rows_read_read_fu_114   |    0    |    0    |    0    |
|          |     tmp_4_read_fu_120     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_170_write_fu_126 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_390        |    0    |    0    |    0    |
|   trunc  |        tmp_3_fu_394       |    0    |    0    |    0    |
|          |        tmp_6_fu_648       |    0    |    0    |    0    |
|          |        tmp_7_fu_672       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_cast_i_fu_484     |    0    |    0    |    0    |
|          |    p_shl_cast_i_fu_496    |    0    |    0    |    0    |
|          |    tmp_3_cast_i_fu_538    |    0    |    0    |    0    |
|          |    tmp_40_cast_i_fu_548   |    0    |    0    |    0    |
|   zext   |       tmp_3_i_fu_557      |    0    |    0    |    0    |
|          |    tmp_25_cast_i_fu_620   |    0    |    0    |    0    |
|          |    p_shl1_cast_i_fu_632   |    0    |    0    |    0    |
|          |    tmp_29_cast_i_fu_708   |    0    |    0    |    0    |
|          |    tmp_30_cast_i_fu_724   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_36_i_fu_488      |    0    |    0    |    0    |
|bitconcatenate|      tmp_41_i_fu_562      |    0    |    0    |    0    |
|          |      tmp_42_i_fu_624      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    tmp_38_cast_i_fu_512   |    0    |    0    |    0    |
|          |    tmp_39_cast_i_fu_523   |    0    |    0    |    0    |
|   sext   |    tmp_37_cast_i_fu_553   |    0    |    0    |    0    |
|          |    tmp_44_cast_i_fu_717   |    0    |    0    |    0    |
|          |    tmp_32_cast_i_fu_727   |    0    |    0    |    0    |
|          |    tmp_34_cast_i_fu_730   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|        tmp_5_fu_575       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   378   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       Gx_addr_reg_940      |    4   |
|       Gx_load_reg_955      |    3   |
|       Gy_addr_reg_945      |    4   |
|       Gy_load_reg_960      |    3   |
|        col_i_reg_246       |    6   |
|         col_reg_833        |    6   |
|         i_i_reg_329        |    2   |
|          i_reg_910         |    2   |
|         j_i_reg_364        |    2   |
|          j_reg_930         |    2   |
|         k_i_reg_258        |    2   |
|          k_reg_848         |    2   |
| line_buffer_addr_2_reg_879 |    7   |
|  line_buffer_addr_reg_873  |    7   |
| line_buffer_load_1_reg_890 |    8   |
|  line_buffer_load_reg_885  |    8   |
|      or_cond_i_reg_869     |    1   |
|     output_col_reg_838     |    6   |
|     output_row_reg_810     |    6   |
|         p_i_reg_978        |    8   |
|        row_i_reg_235       |    6   |
|         row_reg_805        |    6   |
|    storemerge1_i_reg_281   |    8   |
|    storemerge5_i_reg_269   |    8   |
|    storemerge_i_reg_293    |    8   |
|      tmp_12_i_reg_792      |    6   |
|       tmp_1_i_reg_782      |    6   |
|      tmp_23_i_reg_920      |    8   |
|       tmp_2_i_reg_787      |    6   |
|      tmp_31_i_reg_797      |    6   |
|      tmp_37_i_reg_853      |    5   |
|        tmp_3_reg_777       |    6   |
|      tmp_43_i_reg_915      |    5   |
|       tmp_4_i_reg_815      |    1   |
|        tmp_4_reg_895       |    8   |
|       tmp_5_i_reg_820      |    1   |
|        tmp_5_reg_900       |    1   |
|       tmp_6_i_reg_825      |    1   |
|        tmp_8_reg_375       |    8   |
|         tmp_reg_772        |    6   |
|window_buffer_addr_2_reg_864|    4   |
|window_buffer_addr_3_reg_935|    4   |
| window_buffer_addr_reg_858 |    4   |
|window_buffer_load_2_reg_950|    8   |
|      x_dir_1_i_reg_352     |   16   |
|       x_dir_i_reg_317      |   16   |
|        x_dir_reg_965       |   16   |
|      y_dir_1_i_reg_340     |   16   |
|       y_dir_i_reg_305      |   16   |
|        y_dir_reg_970       |   16   |
+----------------------------+--------+
|            Total           |   315  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   5  |   4  |   20   ||    21   |
| grp_access_fu_147 |  p1  |   3  |   8  |   24   ||    15   |
| grp_access_fu_147 |  p3  |   6  |   4  |   24   ||    33   |
| grp_access_fu_147 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_163 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_163 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_163 |  p3  |   3  |   7  |   21   ||    15   |
| grp_access_fu_225 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   4  |    8   ||    9    |
|   col_i_reg_246   |  p0  |   2  |   6  |   12   ||    9    |
|  y_dir_i_reg_305  |  p0  |   2  |  16  |   32   ||    9    |
|  x_dir_i_reg_317  |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   241  || 21.7312 ||   168   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   378  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   168  |
|  Register |    -   |    -   |   315  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   21   |   315  |   546  |
+-----------+--------+--------+--------+--------+
