INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:15:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 init0/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.410ns period=6.820ns})
  Destination:            buffer44/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.410ns period=6.820ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.820ns  (clk rise@6.820ns - clk rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 1.487ns (20.149%)  route 5.893ns (79.851%))
  Logic Levels:           19  (CARRY4=3 LUT3=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.303 - 6.820 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1362, unset)         0.508     0.508    init0/clk
                         FDRE                                         r  init0/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  init0/dataReg_reg[0]/Q
                         net (fo=2, unplaced)         0.399     1.133    init0/control/dataReg
                         LUT3 (Prop_lut3_I0_O)        0.119     1.252 r  init0/control/transmitValue_i_3__77/O
                         net (fo=87, unplaced)        0.801     2.053    init0/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.096 r  init0/control/transmitValue_i_2__5/O
                         net (fo=38, unplaced)        0.780     2.876    buffer0/fifo/p_2_in
                         LUT6 (Prop_lut6_I1_O)        0.043     2.919 r  buffer0/fifo/Memory[1][0]_i_42__0/O
                         net (fo=1, unplaced)         0.377     3.296    cmpi3/Memory_reg[1][0]_i_7_3
                         LUT3 (Prop_lut3_I0_O)        0.043     3.339 r  cmpi3/Memory[1][0]_i_22/O
                         net (fo=1, unplaced)         0.000     3.339    cmpi3/Memory[1][0]_i_22_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.585 r  cmpi3/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     3.592    cmpi3/Memory_reg[1][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.642 r  cmpi3/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.642    cmpi3/Memory_reg[1][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     3.764 f  cmpi3/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=8, unplaced)         0.282     4.046    buffer96/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     4.168 f  buffer96/fifo/fullReg_i_5__0/O
                         net (fo=3, unplaced)         0.262     4.430    buffer96/fifo/buffer96_outs
                         LUT5 (Prop_lut5_I0_O)        0.043     4.473 r  buffer96/fifo/transmitValue_i_3__43/O
                         net (fo=3, unplaced)         0.262     4.735    fork27/control/generateBlocks[0].regblock/cond_br43_falseOut_valid
                         LUT5 (Prop_lut5_I3_O)        0.043     4.778 f  fork27/control/generateBlocks[0].regblock/transmitValue_i_2__102/O
                         net (fo=3, unplaced)         0.262     5.040    init18/control/transmitValue_reg_59
                         LUT6 (Prop_lut6_I2_O)        0.043     5.083 r  init18/control/transmitValue_i_4__56/O
                         net (fo=4, unplaced)         0.268     5.351    fork54/control/generateBlocks[1].regblock/transmitValue_i_9__2
                         LUT5 (Prop_lut5_I4_O)        0.043     5.394 f  fork54/control/generateBlocks[1].regblock/transmitValue_i_4__51/O
                         net (fo=2, unplaced)         0.255     5.649    fork54/control/generateBlocks[0].regblock/transmitValue_i_6__7
                         LUT6 (Prop_lut6_I3_O)        0.043     5.692 f  fork54/control/generateBlocks[0].regblock/transmitValue_i_9__2/O
                         net (fo=2, unplaced)         0.388     6.080    buffer49/control/outs_reg[5][0]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.123 f  buffer49/control/transmitValue_i_6__7/O
                         net (fo=1, unplaced)         0.244     6.367    buffer49/control/transmitValue_i_6__7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.410 r  buffer49/control/transmitValue_i_4__16/O
                         net (fo=2, unplaced)         0.255     6.665    buffer47/control/addi6_result_ready
                         LUT6 (Prop_lut6_I0_O)        0.043     6.708 f  buffer47/control/transmitValue_i_10__0/O
                         net (fo=2, unplaced)         0.233     6.941    fork45/control/generateBlocks[0].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I2_O)        0.043     6.984 f  fork45/control/generateBlocks[0].regblock/transmitValue_i_2__62/O
                         net (fo=2, unplaced)         0.255     7.239    buffer47/control/transmitValue_reg_82
                         LUT6 (Prop_lut6_I2_O)        0.043     7.282 r  buffer47/control/fullReg_i_2__7/O
                         net (fo=8, unplaced)         0.282     7.564    fork15/control/generateBlocks[3].regblock/addi5_result_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     7.607 r  fork15/control/generateBlocks[3].regblock/outs[5]_i_1__0/O
                         net (fo=7, unplaced)         0.281     7.888    buffer44/E[0]
                         FDRE                                         r  buffer44/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.820     6.820 r  
                                                      0.000     6.820 r  clk (IN)
                         net (fo=1362, unset)         0.483     7.303    buffer44/clk
                         FDRE                                         r  buffer44/outs_reg[0]/C
                         clock pessimism              0.000     7.303    
                         clock uncertainty           -0.035     7.267    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.075    buffer44/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                 -0.813    




