# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/ip/dist_mem_gen_0_2/sim/dist_mem_gen_0.v"
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/new/PCins.v"
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/new/controlunit.v"
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/new/SignExtend.v"
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/new/PCplus.v"
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/new/PCBranch.v"
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/new/regfile.v"
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v"
verilog xil_defaultlib  "../../../lab05.srcs/sources_1/new/CPU.v"
verilog xil_defaultlib  "../../../lab05.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
