# -*- mode: snippet -*-
# name: qps-Signed-Adder
# key: qps-Adders-Signed-Adder
# --
// Signed Adder
// Quartus Prime Verilog Template
// Signed adder

module signed_adder
#(parameter WIDTH=16)
(
	input signed [WIDTH-1:0] dataa,
	input signed [WIDTH-1:0] datab,
	input cin,
	output [WIDTH:0] result
);

	assign result = dataa + datab + cin;

endmodule
