# MIPS-verilog-pipeline
5 stage implementation of  a MIPS processor pipeline in Verilog
