<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p966" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_966{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_966{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_966{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_966{left:69px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t5_966{left:69px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t6_966{left:69px;bottom:583px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t7_966{left:69px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_966{left:69px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t9_966{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_966{left:69px;bottom:508px;letter-spacing:-0.14px;word-spacing:-1px;}
#tb_966{left:69px;bottom:491px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_966{left:69px;bottom:433px;letter-spacing:0.13px;}
#td_966{left:151px;bottom:433px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_966{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_966{left:69px;bottom:392px;letter-spacing:-0.14px;}
#tg_966{left:69px;bottom:366px;}
#th_966{left:95px;bottom:369px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#ti_966{left:295px;bottom:369px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tj_966{left:95px;bottom:352px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_966{left:95px;bottom:335px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#tl_966{left:399px;bottom:342px;}
#tm_966{left:69px;bottom:309px;}
#tn_966{left:95px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#to_966{left:312px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_966{left:95px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_966{left:95px;bottom:279px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#tr_966{left:95px;bottom:262px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ts_966{left:69px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tt_966{left:69px;bottom:179px;letter-spacing:0.13px;}
#tu_966{left:151px;bottom:179px;letter-spacing:0.15px;word-spacing:0.01px;}
#tv_966{left:76px;bottom:1043px;letter-spacing:-0.2px;}
#tw_966{left:175px;bottom:1043px;letter-spacing:-0.13px;}
#tx_966{left:175px;bottom:1027px;letter-spacing:-0.14px;}
#ty_966{left:175px;bottom:1010px;letter-spacing:-0.15px;}
#tz_966{left:298px;bottom:1043px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_966{left:76px;bottom:987px;letter-spacing:-0.18px;}
#t11_966{left:175px;bottom:987px;letter-spacing:-0.13px;}
#t12_966{left:298px;bottom:987px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_966{left:76px;bottom:964px;letter-spacing:-0.21px;}
#t14_966{left:175px;bottom:964px;letter-spacing:-0.13px;}
#t15_966{left:298px;bottom:964px;letter-spacing:-0.12px;}
#t16_966{left:76px;bottom:941px;letter-spacing:-0.2px;}
#t17_966{left:175px;bottom:941px;letter-spacing:-0.13px;}
#t18_966{left:175px;bottom:924px;letter-spacing:-0.15px;}
#t19_966{left:298px;bottom:941px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_966{left:76px;bottom:901px;letter-spacing:-0.21px;}
#t1b_966{left:175px;bottom:901px;letter-spacing:-0.12px;}
#t1c_966{left:175px;bottom:885px;letter-spacing:-0.17px;}
#t1d_966{left:298px;bottom:901px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t1e_966{left:298px;bottom:885px;letter-spacing:-0.12px;}
#t1f_966{left:76px;bottom:862px;letter-spacing:-0.2px;}
#t1g_966{left:175px;bottom:862px;letter-spacing:-0.13px;}
#t1h_966{left:175px;bottom:845px;letter-spacing:-0.14px;}
#t1i_966{left:298px;bottom:862px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_966{left:76px;bottom:822px;letter-spacing:-0.16px;}
#t1k_966{left:175px;bottom:822px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_966{left:298px;bottom:822px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_966{left:76px;bottom:799px;letter-spacing:-0.21px;}
#t1n_966{left:175px;bottom:799px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_966{left:298px;bottom:799px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_966{left:76px;bottom:776px;letter-spacing:-0.19px;}
#t1q_966{left:175px;bottom:776px;letter-spacing:-0.11px;}
#t1r_966{left:175px;bottom:759px;letter-spacing:-0.14px;}
#t1s_966{left:298px;bottom:776px;letter-spacing:-0.12px;}
#t1t_966{left:76px;bottom:736px;letter-spacing:-0.17px;}
#t1u_966{left:175px;bottom:736px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_966{left:298px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_966{left:72px;bottom:707px;letter-spacing:-0.14px;}
#t1x_966{left:71px;bottom:688px;letter-spacing:-0.12px;}
#t1y_966{left:86px;bottom:672px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1z_966{left:86px;bottom:655px;letter-spacing:-0.11px;}
#t20_966{left:69px;bottom:133px;letter-spacing:-0.11px;}
#t21_966{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t22_966{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t23_966{left:272px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t24_966{left:368px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t25_966{left:76px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t26_966{left:175px;bottom:1066px;letter-spacing:-0.17px;}
#t27_966{left:298px;bottom:1066px;letter-spacing:-0.12px;}

.s1_966{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_966{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_966{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_966{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_966{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_966{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_966{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_966{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_966{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_966{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sb_966{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts966" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg966Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg966" style="-webkit-user-select: none;"><object width="935" height="1210" data="966/966.svg" type="image/svg+xml" id="pdf966" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_966" class="t s1_966">25-24 </span><span id="t2_966" class="t s1_966">Vol. 3C </span>
<span id="t3_966" class="t s2_966">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_966" class="t s3_966">All other bits in this field are reserved, some to 0 and some to 1. Software should consult the VMX capability MSRs </span>
<span id="t5_966" class="t s3_966">IA32_VMX_ENTRY_CTLS and IA32_VMX_TRUE_ENTRY_CTLS (see Appendix A.5) to determine how it should set </span>
<span id="t6_966" class="t s3_966">the reserved bits. Failure to set reserved bits properly causes subsequent VM entries to fail (see Section 27.2.1.3). </span>
<span id="t7_966" class="t s3_966">The first processors to support the virtual-machine extensions supported only the 1-settings of bits 0–8 and 12. </span>
<span id="t8_966" class="t s3_966">The VMX capability MSR IA32_VMX_ENTRY_CTLS always reports that these bits must be 1. Logical processors that </span>
<span id="t9_966" class="t s3_966">support the 0-settings of any of these bits will support the VMX capability MSR IA32_VMX_TRUE_ENTRY_CTLS </span>
<span id="ta_966" class="t s3_966">MSR, and software should consult this MSR to discover support for the 0-settings of these bits. Software that is not </span>
<span id="tb_966" class="t s3_966">aware of the functionality of any one of these bits should set that bit to 1. </span>
<span id="tc_966" class="t s4_966">25.8.2 </span><span id="td_966" class="t s4_966">VM-Entry Controls for MSRs </span>
<span id="te_966" class="t s3_966">A VMM may specify a list of MSRs to be loaded on VM entries. The following VM-entry control fields manage this </span>
<span id="tf_966" class="t s3_966">functionality: </span>
<span id="tg_966" class="t s5_966">• </span><span id="th_966" class="t s6_966">VM-entry MSR-load count </span><span id="ti_966" class="t s3_966">(32 bits). This field contains the number of MSRs to be loaded on VM entry. It is </span>
<span id="tj_966" class="t s3_966">recommended that this count not exceed 512. Otherwise, unpredictable processor behavior (including a </span>
<span id="tk_966" class="t s3_966">machine check) may result during VM entry. </span>
<span id="tl_966" class="t s7_966">1 </span>
<span id="tm_966" class="t s5_966">• </span><span id="tn_966" class="t s6_966">VM-entry MSR-load address </span><span id="to_966" class="t s3_966">(64 bits). This field contains the physical address of the VM-entry MSR-load </span>
<span id="tp_966" class="t s3_966">area. The area is a table of entries, 16 bytes per entry, where the number of entries is given by the VM-entry </span>
<span id="tq_966" class="t s3_966">MSR-load count. The format of entries is described in Table 25-15. If the VM-entry MSR-load count is not zero, </span>
<span id="tr_966" class="t s3_966">the address must be 16-byte aligned. </span>
<span id="ts_966" class="t s3_966">See Section 27.4 for details of how this area is used on VM entries. </span>
<span id="tt_966" class="t s4_966">25.8.3 </span><span id="tu_966" class="t s4_966">VM-Entry Controls for Event Injection </span>
<span id="tv_966" class="t s8_966">13 </span><span id="tw_966" class="t s8_966">Load </span>
<span id="tx_966" class="t s8_966">IA32_PERF_GLOBA </span>
<span id="ty_966" class="t s8_966">L_CTRL </span>
<span id="tz_966" class="t s8_966">This control determines whether the IA32_PERF_GLOBAL_CTRL MSR is loaded on VM entry. </span>
<span id="t10_966" class="t s8_966">14 </span><span id="t11_966" class="t s8_966">Load IA32_PAT </span><span id="t12_966" class="t s8_966">This control determines whether the IA32_PAT MSR is loaded on VM entry. </span>
<span id="t13_966" class="t s8_966">15 </span><span id="t14_966" class="t s8_966">Load IA32_EFER </span><span id="t15_966" class="t s8_966">This control determines whether the IA32_EFER MSR is loaded on VM entry. </span>
<span id="t16_966" class="t s8_966">16 </span><span id="t17_966" class="t s8_966">Load </span>
<span id="t18_966" class="t s8_966">IA32_BNDCFGS </span>
<span id="t19_966" class="t s8_966">This control determines whether the IA32_BNDCFGS MSR is loaded on VM entry. </span>
<span id="t1a_966" class="t s8_966">17 </span><span id="t1b_966" class="t s8_966">Conceal VMX from </span>
<span id="t1c_966" class="t s8_966">PT </span>
<span id="t1d_966" class="t s8_966">If this control is 1, Intel Processor Trace does not produce a paging information packet (PIP) on </span>
<span id="t1e_966" class="t s8_966">a VM entry or a VMCS packet on a VM entry that returns from SMM (see Chapter 33). </span>
<span id="t1f_966" class="t s8_966">18 </span><span id="t1g_966" class="t s8_966">Load </span>
<span id="t1h_966" class="t s8_966">IA32_RTIT_CTL </span>
<span id="t1i_966" class="t s8_966">This control determines whether the IA32_RTIT_CTL MSR is loaded on VM entry. </span>
<span id="t1j_966" class="t s8_966">19 </span><span id="t1k_966" class="t s8_966">Load UINV </span><span id="t1l_966" class="t s8_966">This control determines whether UINV is loaded on VM entry. </span>
<span id="t1m_966" class="t s8_966">20 </span><span id="t1n_966" class="t s8_966">Load CET state </span><span id="t1o_966" class="t s8_966">This control determines whether CET-related MSRs and SSP are loaded on VM entry. </span>
<span id="t1p_966" class="t s8_966">21 </span><span id="t1q_966" class="t s8_966">Load guest </span>
<span id="t1r_966" class="t s8_966">IA32_LBR_CTL </span>
<span id="t1s_966" class="t s8_966">This control determines whether the IA32_LBR_CTL MSR is loaded on VM entry. </span>
<span id="t1t_966" class="t s8_966">22 </span><span id="t1u_966" class="t s8_966">Load PKRS </span><span id="t1v_966" class="t s8_966">This control determines whether the IA32_PKRS MSR is loaded on VM entry. </span>
<span id="t1w_966" class="t s9_966">NOTES: </span>
<span id="t1x_966" class="t s8_966">1. Bit 5 of the IA32_VMX_MISC MSR is read as 1 on any logical processor that supports the 1-setting of the “unrestricted guest” VM- </span>
<span id="t1y_966" class="t s8_966">execution control. If it is read as 1, every VM exit stores the value of IA32_EFER.LMA into the “IA-32e mode guest” VM-entry control </span>
<span id="t1z_966" class="t s8_966">(see Section 28.2). </span>
<span id="t20_966" class="t s8_966">1. </span><span id="t21_966" class="t s8_966">Future implementations may allow more MSRs to be loaded reliably. Software should consult the VMX capability MSR IA32_VMX_- </span>
<span id="t22_966" class="t s8_966">MISC to determine the number supported (see Appendix A.6). </span>
<span id="t23_966" class="t sa_966">Table 25-16. </span><span id="t24_966" class="t sa_966">Definitions of VM-Entry Controls (Contd.) </span>
<span id="t25_966" class="t sb_966">Bit Position(s) </span><span id="t26_966" class="t sb_966">Name </span><span id="t27_966" class="t sb_966">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
