$date
	Sun Feb  2 14:36:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module halfadder_sim $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ha $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1!
1#
#200
1$
0#
#300
0!
1"
1#
#400
0"
0$
0#
#500
