$date
	Sun Dec 05 13:23:02 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testb_ripple_d_counter $end
$var wire 3 ! q [2:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module count1 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 3 $ qbar [2:0] $end
$var wire 3 % q [2:0] $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 & d $end
$var reg 1 ' q $end
$var reg 1 ( qbar $end
$upscope $end
$scope module ff2 $end
$var wire 1 ) clk $end
$var wire 1 # clr $end
$var wire 1 * d $end
$var reg 1 + q $end
$var reg 1 , qbar $end
$upscope $end
$scope module ff3 $end
$var wire 1 - clk $end
$var wire 1 # clr $end
$var wire 1 . d $end
$var reg 1 / q $end
$var reg 1 0 qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
0/
1.
0-
1,
0+
1*
0)
1(
0'
1&
b0 %
b111 $
1#
0"
b0 !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
0*
1)
1.
0-
1&
0(
1'
1,
0+
b110 $
10
b1 !
b1 %
0/
1"
0#
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
#51
1"
#52
0"
#53
1"
#54
0"
#55
1"
