<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><meta name="keywords" content="rust, rustlang, rust-lang"><title>List of all items in this crate</title><link rel="stylesheet" type="text/css" href="../normalize.css"><link rel="stylesheet" type="text/css" href="../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../ayu.css" disabled ><script src="../storage.js"></script><noscript><link rel="stylesheet" href="../noscript.css"></noscript><link rel="shortcut icon" href="../favicon.ico"><style type="text/css">#crate-search{background-image:url("../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../atmega168_hal/index.html'><div class='logo-container rust-logo'><img src='../rust-logo.png' alt='logo'></div></a><p class='location'>Crate atmega168_hal</p><div class='block version'><p>Version 0.1.0</p></div><a id='all-types' href='index.html'><p>Back to index</p></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../settings.html"><img src="../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span>
        </span>
        <span class='in-band'>List of all items</span></h1><h3 id='Structs'>Structs</h3><ul class='structs docblock'><li><a href='adc/struct.Adc.html'>adc::Adc</a></li><li><a href='adc/struct.AdcSettings.html'>adc::AdcSettings</a></li><li><a href='adc/channel/struct.Gnd.html'>adc::channel::Gnd</a></li><li><a href='adc/channel/struct.Vbg.html'>adc::channel::Vbg</a></li><li><a href='atmega168/struct.AC.html'>atmega168::AC</a></li><li><a href='atmega168/struct.ADC.html'>atmega168::ADC</a></li><li><a href='atmega168/struct.CPU.html'>atmega168::CPU</a></li><li><a href='atmega168/struct.EEPROM.html'>atmega168::EEPROM</a></li><li><a href='atmega168/struct.EXINT.html'>atmega168::EXINT</a></li><li><a href='atmega168/struct.FUSE.html'>atmega168::FUSE</a></li><li><a href='atmega168/struct.LOCKBIT.html'>atmega168::LOCKBIT</a></li><li><a href='atmega168/struct.PORTB.html'>atmega168::PORTB</a></li><li><a href='atmega168/struct.PORTC.html'>atmega168::PORTC</a></li><li><a href='atmega168/struct.PORTD.html'>atmega168::PORTD</a></li><li><a href='atmega168/struct.Peripherals.html'>atmega168::Peripherals</a></li><li><a href='atmega168/struct.SPI.html'>atmega168::SPI</a></li><li><a href='atmega168/struct.TC0.html'>atmega168::TC0</a></li><li><a href='atmega168/struct.TC1.html'>atmega168::TC1</a></li><li><a href='atmega168/struct.TC2.html'>atmega168::TC2</a></li><li><a href='atmega168/struct.TWI.html'>atmega168::TWI</a></li><li><a href='atmega168/struct.USART0.html'>atmega168::USART0</a></li><li><a href='atmega168/struct.WDT.html'>atmega168::WDT</a></li><li><a href='atmega168/ac/struct.RegisterBlock.html'>atmega168::ac::RegisterBlock</a></li><li><a href='atmega168/ac/acsr/struct.ACBG_R.html'>atmega168::ac::acsr::ACBG_R</a></li><li><a href='atmega168/ac/acsr/struct.ACBG_W.html'>atmega168::ac::acsr::ACBG_W</a></li><li><a href='atmega168/ac/acsr/struct.ACD_R.html'>atmega168::ac::acsr::ACD_R</a></li><li><a href='atmega168/ac/acsr/struct.ACD_W.html'>atmega168::ac::acsr::ACD_W</a></li><li><a href='atmega168/ac/acsr/struct.ACIC_R.html'>atmega168::ac::acsr::ACIC_R</a></li><li><a href='atmega168/ac/acsr/struct.ACIC_W.html'>atmega168::ac::acsr::ACIC_W</a></li><li><a href='atmega168/ac/acsr/struct.ACIE_R.html'>atmega168::ac::acsr::ACIE_R</a></li><li><a href='atmega168/ac/acsr/struct.ACIE_W.html'>atmega168::ac::acsr::ACIE_W</a></li><li><a href='atmega168/ac/acsr/struct.ACIS_R.html'>atmega168::ac::acsr::ACIS_R</a></li><li><a href='atmega168/ac/acsr/struct.ACIS_W.html'>atmega168::ac::acsr::ACIS_W</a></li><li><a href='atmega168/ac/acsr/struct.ACI_R.html'>atmega168::ac::acsr::ACI_R</a></li><li><a href='atmega168/ac/acsr/struct.ACI_W.html'>atmega168::ac::acsr::ACI_W</a></li><li><a href='atmega168/ac/acsr/struct.ACO_R.html'>atmega168::ac::acsr::ACO_R</a></li><li><a href='atmega168/ac/acsr/struct.ACSR_SPEC.html'>atmega168::ac::acsr::ACSR_SPEC</a></li><li><a href='atmega168/ac/acsr/struct.R.html'>atmega168::ac::acsr::R</a></li><li><a href='atmega168/ac/acsr/struct.W.html'>atmega168::ac::acsr::W</a></li><li><a href='atmega168/ac/didr1/struct.AIN0D_R.html'>atmega168::ac::didr1::AIN0D_R</a></li><li><a href='atmega168/ac/didr1/struct.AIN0D_W.html'>atmega168::ac::didr1::AIN0D_W</a></li><li><a href='atmega168/ac/didr1/struct.AIN1D_R.html'>atmega168::ac::didr1::AIN1D_R</a></li><li><a href='atmega168/ac/didr1/struct.AIN1D_W.html'>atmega168::ac::didr1::AIN1D_W</a></li><li><a href='atmega168/ac/didr1/struct.DIDR1_SPEC.html'>atmega168::ac::didr1::DIDR1_SPEC</a></li><li><a href='atmega168/ac/didr1/struct.R.html'>atmega168::ac::didr1::R</a></li><li><a href='atmega168/ac/didr1/struct.W.html'>atmega168::ac::didr1::W</a></li><li><a href='atmega168/adc/struct.RegisterBlock.html'>atmega168::adc::RegisterBlock</a></li><li><a href='atmega168/adc/adc/struct.ADC_SPEC.html'>atmega168::adc::adc::ADC_SPEC</a></li><li><a href='atmega168/adc/adc/struct.R.html'>atmega168::adc::adc::R</a></li><li><a href='atmega168/adc/adc/struct.W.html'>atmega168::adc::adc::W</a></li><li><a href='atmega168/adc/adcsra/struct.ADATE_R.html'>atmega168::adc::adcsra::ADATE_R</a></li><li><a href='atmega168/adc/adcsra/struct.ADATE_W.html'>atmega168::adc::adcsra::ADATE_W</a></li><li><a href='atmega168/adc/adcsra/struct.ADCSRA_SPEC.html'>atmega168::adc::adcsra::ADCSRA_SPEC</a></li><li><a href='atmega168/adc/adcsra/struct.ADEN_R.html'>atmega168::adc::adcsra::ADEN_R</a></li><li><a href='atmega168/adc/adcsra/struct.ADEN_W.html'>atmega168::adc::adcsra::ADEN_W</a></li><li><a href='atmega168/adc/adcsra/struct.ADIE_R.html'>atmega168::adc::adcsra::ADIE_R</a></li><li><a href='atmega168/adc/adcsra/struct.ADIE_W.html'>atmega168::adc::adcsra::ADIE_W</a></li><li><a href='atmega168/adc/adcsra/struct.ADIF_R.html'>atmega168::adc::adcsra::ADIF_R</a></li><li><a href='atmega168/adc/adcsra/struct.ADIF_W.html'>atmega168::adc::adcsra::ADIF_W</a></li><li><a href='atmega168/adc/adcsra/struct.ADPS_R.html'>atmega168::adc::adcsra::ADPS_R</a></li><li><a href='atmega168/adc/adcsra/struct.ADPS_W.html'>atmega168::adc::adcsra::ADPS_W</a></li><li><a href='atmega168/adc/adcsra/struct.ADSC_R.html'>atmega168::adc::adcsra::ADSC_R</a></li><li><a href='atmega168/adc/adcsra/struct.ADSC_W.html'>atmega168::adc::adcsra::ADSC_W</a></li><li><a href='atmega168/adc/adcsra/struct.R.html'>atmega168::adc::adcsra::R</a></li><li><a href='atmega168/adc/adcsra/struct.W.html'>atmega168::adc::adcsra::W</a></li><li><a href='atmega168/adc/adcsrb/struct.ACME_R.html'>atmega168::adc::adcsrb::ACME_R</a></li><li><a href='atmega168/adc/adcsrb/struct.ACME_W.html'>atmega168::adc::adcsrb::ACME_W</a></li><li><a href='atmega168/adc/adcsrb/struct.ADCSRB_SPEC.html'>atmega168::adc::adcsrb::ADCSRB_SPEC</a></li><li><a href='atmega168/adc/adcsrb/struct.ADTS_R.html'>atmega168::adc::adcsrb::ADTS_R</a></li><li><a href='atmega168/adc/adcsrb/struct.ADTS_W.html'>atmega168::adc::adcsrb::ADTS_W</a></li><li><a href='atmega168/adc/adcsrb/struct.R.html'>atmega168::adc::adcsrb::R</a></li><li><a href='atmega168/adc/adcsrb/struct.W.html'>atmega168::adc::adcsrb::W</a></li><li><a href='atmega168/adc/admux/struct.ADLAR_R.html'>atmega168::adc::admux::ADLAR_R</a></li><li><a href='atmega168/adc/admux/struct.ADLAR_W.html'>atmega168::adc::admux::ADLAR_W</a></li><li><a href='atmega168/adc/admux/struct.ADMUX_SPEC.html'>atmega168::adc::admux::ADMUX_SPEC</a></li><li><a href='atmega168/adc/admux/struct.MUX_R.html'>atmega168::adc::admux::MUX_R</a></li><li><a href='atmega168/adc/admux/struct.MUX_W.html'>atmega168::adc::admux::MUX_W</a></li><li><a href='atmega168/adc/admux/struct.R.html'>atmega168::adc::admux::R</a></li><li><a href='atmega168/adc/admux/struct.REFS_R.html'>atmega168::adc::admux::REFS_R</a></li><li><a href='atmega168/adc/admux/struct.REFS_W.html'>atmega168::adc::admux::REFS_W</a></li><li><a href='atmega168/adc/admux/struct.W.html'>atmega168::adc::admux::W</a></li><li><a href='atmega168/adc/didr0/struct.ADC0D_R.html'>atmega168::adc::didr0::ADC0D_R</a></li><li><a href='atmega168/adc/didr0/struct.ADC0D_W.html'>atmega168::adc::didr0::ADC0D_W</a></li><li><a href='atmega168/adc/didr0/struct.ADC1D_R.html'>atmega168::adc::didr0::ADC1D_R</a></li><li><a href='atmega168/adc/didr0/struct.ADC1D_W.html'>atmega168::adc::didr0::ADC1D_W</a></li><li><a href='atmega168/adc/didr0/struct.ADC2D_R.html'>atmega168::adc::didr0::ADC2D_R</a></li><li><a href='atmega168/adc/didr0/struct.ADC2D_W.html'>atmega168::adc::didr0::ADC2D_W</a></li><li><a href='atmega168/adc/didr0/struct.ADC3D_R.html'>atmega168::adc::didr0::ADC3D_R</a></li><li><a href='atmega168/adc/didr0/struct.ADC3D_W.html'>atmega168::adc::didr0::ADC3D_W</a></li><li><a href='atmega168/adc/didr0/struct.ADC4D_R.html'>atmega168::adc::didr0::ADC4D_R</a></li><li><a href='atmega168/adc/didr0/struct.ADC4D_W.html'>atmega168::adc::didr0::ADC4D_W</a></li><li><a href='atmega168/adc/didr0/struct.ADC5D_R.html'>atmega168::adc::didr0::ADC5D_R</a></li><li><a href='atmega168/adc/didr0/struct.ADC5D_W.html'>atmega168::adc::didr0::ADC5D_W</a></li><li><a href='atmega168/adc/didr0/struct.DIDR0_SPEC.html'>atmega168::adc::didr0::DIDR0_SPEC</a></li><li><a href='atmega168/adc/didr0/struct.R.html'>atmega168::adc::didr0::R</a></li><li><a href='atmega168/adc/didr0/struct.W.html'>atmega168::adc::didr0::W</a></li><li><a href='atmega168/cpu/struct.RegisterBlock.html'>atmega168::cpu::RegisterBlock</a></li><li><a href='atmega168/cpu/clkpr/struct.CLKPCE_R.html'>atmega168::cpu::clkpr::CLKPCE_R</a></li><li><a href='atmega168/cpu/clkpr/struct.CLKPR_SPEC.html'>atmega168::cpu::clkpr::CLKPR_SPEC</a></li><li><a href='atmega168/cpu/clkpr/struct.CLKPS_R.html'>atmega168::cpu::clkpr::CLKPS_R</a></li><li><a href='atmega168/cpu/clkpr/struct.R.html'>atmega168::cpu::clkpr::R</a></li><li><a href='atmega168/cpu/gpior0/struct.GPIOR0_SPEC.html'>atmega168::cpu::gpior0::GPIOR0_SPEC</a></li><li><a href='atmega168/cpu/gpior0/struct.R.html'>atmega168::cpu::gpior0::R</a></li><li><a href='atmega168/cpu/gpior0/struct.W.html'>atmega168::cpu::gpior0::W</a></li><li><a href='atmega168/cpu/gpior1/struct.GPIOR1_SPEC.html'>atmega168::cpu::gpior1::GPIOR1_SPEC</a></li><li><a href='atmega168/cpu/gpior1/struct.R.html'>atmega168::cpu::gpior1::R</a></li><li><a href='atmega168/cpu/gpior1/struct.W.html'>atmega168::cpu::gpior1::W</a></li><li><a href='atmega168/cpu/gpior2/struct.GPIOR2_SPEC.html'>atmega168::cpu::gpior2::GPIOR2_SPEC</a></li><li><a href='atmega168/cpu/gpior2/struct.R.html'>atmega168::cpu::gpior2::R</a></li><li><a href='atmega168/cpu/gpior2/struct.W.html'>atmega168::cpu::gpior2::W</a></li><li><a href='atmega168/cpu/mcucr/struct.IVCE_R.html'>atmega168::cpu::mcucr::IVCE_R</a></li><li><a href='atmega168/cpu/mcucr/struct.IVCE_W.html'>atmega168::cpu::mcucr::IVCE_W</a></li><li><a href='atmega168/cpu/mcucr/struct.IVSEL_R.html'>atmega168::cpu::mcucr::IVSEL_R</a></li><li><a href='atmega168/cpu/mcucr/struct.IVSEL_W.html'>atmega168::cpu::mcucr::IVSEL_W</a></li><li><a href='atmega168/cpu/mcucr/struct.MCUCR_SPEC.html'>atmega168::cpu::mcucr::MCUCR_SPEC</a></li><li><a href='atmega168/cpu/mcucr/struct.PUD_R.html'>atmega168::cpu::mcucr::PUD_R</a></li><li><a href='atmega168/cpu/mcucr/struct.PUD_W.html'>atmega168::cpu::mcucr::PUD_W</a></li><li><a href='atmega168/cpu/mcucr/struct.R.html'>atmega168::cpu::mcucr::R</a></li><li><a href='atmega168/cpu/mcucr/struct.W.html'>atmega168::cpu::mcucr::W</a></li><li><a href='atmega168/cpu/mcusr/struct.BORF_R.html'>atmega168::cpu::mcusr::BORF_R</a></li><li><a href='atmega168/cpu/mcusr/struct.BORF_W.html'>atmega168::cpu::mcusr::BORF_W</a></li><li><a href='atmega168/cpu/mcusr/struct.EXTRF_R.html'>atmega168::cpu::mcusr::EXTRF_R</a></li><li><a href='atmega168/cpu/mcusr/struct.EXTRF_W.html'>atmega168::cpu::mcusr::EXTRF_W</a></li><li><a href='atmega168/cpu/mcusr/struct.MCUSR_SPEC.html'>atmega168::cpu::mcusr::MCUSR_SPEC</a></li><li><a href='atmega168/cpu/mcusr/struct.PORF_R.html'>atmega168::cpu::mcusr::PORF_R</a></li><li><a href='atmega168/cpu/mcusr/struct.PORF_W.html'>atmega168::cpu::mcusr::PORF_W</a></li><li><a href='atmega168/cpu/mcusr/struct.R.html'>atmega168::cpu::mcusr::R</a></li><li><a href='atmega168/cpu/mcusr/struct.W.html'>atmega168::cpu::mcusr::W</a></li><li><a href='atmega168/cpu/mcusr/struct.WDRF_R.html'>atmega168::cpu::mcusr::WDRF_R</a></li><li><a href='atmega168/cpu/mcusr/struct.WDRF_W.html'>atmega168::cpu::mcusr::WDRF_W</a></li><li><a href='atmega168/cpu/osccal/struct.OSCCAL_R.html'>atmega168::cpu::osccal::OSCCAL_R</a></li><li><a href='atmega168/cpu/osccal/struct.OSCCAL_SPEC.html'>atmega168::cpu::osccal::OSCCAL_SPEC</a></li><li><a href='atmega168/cpu/osccal/struct.R.html'>atmega168::cpu::osccal::R</a></li><li><a href='atmega168/cpu/prr/struct.PRADC_R.html'>atmega168::cpu::prr::PRADC_R</a></li><li><a href='atmega168/cpu/prr/struct.PRR_SPEC.html'>atmega168::cpu::prr::PRR_SPEC</a></li><li><a href='atmega168/cpu/prr/struct.PRSPI_R.html'>atmega168::cpu::prr::PRSPI_R</a></li><li><a href='atmega168/cpu/prr/struct.PRTIM0_R.html'>atmega168::cpu::prr::PRTIM0_R</a></li><li><a href='atmega168/cpu/prr/struct.PRTIM1_R.html'>atmega168::cpu::prr::PRTIM1_R</a></li><li><a href='atmega168/cpu/prr/struct.PRTIM2_R.html'>atmega168::cpu::prr::PRTIM2_R</a></li><li><a href='atmega168/cpu/prr/struct.PRTWI_R.html'>atmega168::cpu::prr::PRTWI_R</a></li><li><a href='atmega168/cpu/prr/struct.PRUSART0_R.html'>atmega168::cpu::prr::PRUSART0_R</a></li><li><a href='atmega168/cpu/prr/struct.R.html'>atmega168::cpu::prr::R</a></li><li><a href='atmega168/cpu/smcr/struct.R.html'>atmega168::cpu::smcr::R</a></li><li><a href='atmega168/cpu/smcr/struct.SE_R.html'>atmega168::cpu::smcr::SE_R</a></li><li><a href='atmega168/cpu/smcr/struct.SE_W.html'>atmega168::cpu::smcr::SE_W</a></li><li><a href='atmega168/cpu/smcr/struct.SMCR_SPEC.html'>atmega168::cpu::smcr::SMCR_SPEC</a></li><li><a href='atmega168/cpu/smcr/struct.SM_R.html'>atmega168::cpu::smcr::SM_R</a></li><li><a href='atmega168/cpu/smcr/struct.SM_W.html'>atmega168::cpu::smcr::SM_W</a></li><li><a href='atmega168/cpu/smcr/struct.W.html'>atmega168::cpu::smcr::W</a></li><li><a href='atmega168/cpu/spmcsr/struct.BLBSET_R.html'>atmega168::cpu::spmcsr::BLBSET_R</a></li><li><a href='atmega168/cpu/spmcsr/struct.BLBSET_W.html'>atmega168::cpu::spmcsr::BLBSET_W</a></li><li><a href='atmega168/cpu/spmcsr/struct.PGERS_R.html'>atmega168::cpu::spmcsr::PGERS_R</a></li><li><a href='atmega168/cpu/spmcsr/struct.PGERS_W.html'>atmega168::cpu::spmcsr::PGERS_W</a></li><li><a href='atmega168/cpu/spmcsr/struct.PGWRT_R.html'>atmega168::cpu::spmcsr::PGWRT_R</a></li><li><a href='atmega168/cpu/spmcsr/struct.PGWRT_W.html'>atmega168::cpu::spmcsr::PGWRT_W</a></li><li><a href='atmega168/cpu/spmcsr/struct.R.html'>atmega168::cpu::spmcsr::R</a></li><li><a href='atmega168/cpu/spmcsr/struct.RWWSB_R.html'>atmega168::cpu::spmcsr::RWWSB_R</a></li><li><a href='atmega168/cpu/spmcsr/struct.RWWSB_W.html'>atmega168::cpu::spmcsr::RWWSB_W</a></li><li><a href='atmega168/cpu/spmcsr/struct.RWWSRE_R.html'>atmega168::cpu::spmcsr::RWWSRE_R</a></li><li><a href='atmega168/cpu/spmcsr/struct.RWWSRE_W.html'>atmega168::cpu::spmcsr::RWWSRE_W</a></li><li><a href='atmega168/cpu/spmcsr/struct.SELFPRGEN_R.html'>atmega168::cpu::spmcsr::SELFPRGEN_R</a></li><li><a href='atmega168/cpu/spmcsr/struct.SELFPRGEN_W.html'>atmega168::cpu::spmcsr::SELFPRGEN_W</a></li><li><a href='atmega168/cpu/spmcsr/struct.SPMCSR_SPEC.html'>atmega168::cpu::spmcsr::SPMCSR_SPEC</a></li><li><a href='atmega168/cpu/spmcsr/struct.SPMIE_R.html'>atmega168::cpu::spmcsr::SPMIE_R</a></li><li><a href='atmega168/cpu/spmcsr/struct.SPMIE_W.html'>atmega168::cpu::spmcsr::SPMIE_W</a></li><li><a href='atmega168/cpu/spmcsr/struct.W.html'>atmega168::cpu::spmcsr::W</a></li><li><a href='atmega168/eeprom/struct.RegisterBlock.html'>atmega168::eeprom::RegisterBlock</a></li><li><a href='atmega168/eeprom/eear/struct.EEAR_SPEC.html'>atmega168::eeprom::eear::EEAR_SPEC</a></li><li><a href='atmega168/eeprom/eear/struct.R.html'>atmega168::eeprom::eear::R</a></li><li><a href='atmega168/eeprom/eear/struct.W.html'>atmega168::eeprom::eear::W</a></li><li><a href='atmega168/eeprom/eecr/struct.EECR_SPEC.html'>atmega168::eeprom::eecr::EECR_SPEC</a></li><li><a href='atmega168/eeprom/eecr/struct.EEMPE_R.html'>atmega168::eeprom::eecr::EEMPE_R</a></li><li><a href='atmega168/eeprom/eecr/struct.EEMPE_W.html'>atmega168::eeprom::eecr::EEMPE_W</a></li><li><a href='atmega168/eeprom/eecr/struct.EEPE_R.html'>atmega168::eeprom::eecr::EEPE_R</a></li><li><a href='atmega168/eeprom/eecr/struct.EEPE_W.html'>atmega168::eeprom::eecr::EEPE_W</a></li><li><a href='atmega168/eeprom/eecr/struct.EEPM_R.html'>atmega168::eeprom::eecr::EEPM_R</a></li><li><a href='atmega168/eeprom/eecr/struct.EEPM_W.html'>atmega168::eeprom::eecr::EEPM_W</a></li><li><a href='atmega168/eeprom/eecr/struct.EERE_R.html'>atmega168::eeprom::eecr::EERE_R</a></li><li><a href='atmega168/eeprom/eecr/struct.EERE_W.html'>atmega168::eeprom::eecr::EERE_W</a></li><li><a href='atmega168/eeprom/eecr/struct.EERIE_R.html'>atmega168::eeprom::eecr::EERIE_R</a></li><li><a href='atmega168/eeprom/eecr/struct.EERIE_W.html'>atmega168::eeprom::eecr::EERIE_W</a></li><li><a href='atmega168/eeprom/eecr/struct.R.html'>atmega168::eeprom::eecr::R</a></li><li><a href='atmega168/eeprom/eecr/struct.W.html'>atmega168::eeprom::eecr::W</a></li><li><a href='atmega168/eeprom/eedr/struct.EEDR_SPEC.html'>atmega168::eeprom::eedr::EEDR_SPEC</a></li><li><a href='atmega168/eeprom/eedr/struct.R.html'>atmega168::eeprom::eedr::R</a></li><li><a href='atmega168/eeprom/eedr/struct.W.html'>atmega168::eeprom::eedr::W</a></li><li><a href='atmega168/exint/struct.RegisterBlock.html'>atmega168::exint::RegisterBlock</a></li><li><a href='atmega168/exint/eicra/struct.EICRA_SPEC.html'>atmega168::exint::eicra::EICRA_SPEC</a></li><li><a href='atmega168/exint/eicra/struct.ISC0_R.html'>atmega168::exint::eicra::ISC0_R</a></li><li><a href='atmega168/exint/eicra/struct.ISC0_W.html'>atmega168::exint::eicra::ISC0_W</a></li><li><a href='atmega168/exint/eicra/struct.ISC1_R.html'>atmega168::exint::eicra::ISC1_R</a></li><li><a href='atmega168/exint/eicra/struct.ISC1_W.html'>atmega168::exint::eicra::ISC1_W</a></li><li><a href='atmega168/exint/eicra/struct.R.html'>atmega168::exint::eicra::R</a></li><li><a href='atmega168/exint/eicra/struct.W.html'>atmega168::exint::eicra::W</a></li><li><a href='atmega168/exint/eifr/struct.EIFR_SPEC.html'>atmega168::exint::eifr::EIFR_SPEC</a></li><li><a href='atmega168/exint/eifr/struct.INTF_R.html'>atmega168::exint::eifr::INTF_R</a></li><li><a href='atmega168/exint/eifr/struct.R.html'>atmega168::exint::eifr::R</a></li><li><a href='atmega168/exint/eimsk/struct.EIMSK_SPEC.html'>atmega168::exint::eimsk::EIMSK_SPEC</a></li><li><a href='atmega168/exint/eimsk/struct.INT_R.html'>atmega168::exint::eimsk::INT_R</a></li><li><a href='atmega168/exint/eimsk/struct.INT_W.html'>atmega168::exint::eimsk::INT_W</a></li><li><a href='atmega168/exint/eimsk/struct.R.html'>atmega168::exint::eimsk::R</a></li><li><a href='atmega168/exint/eimsk/struct.W.html'>atmega168::exint::eimsk::W</a></li><li><a href='atmega168/exint/pcicr/struct.PCICR_SPEC.html'>atmega168::exint::pcicr::PCICR_SPEC</a></li><li><a href='atmega168/exint/pcicr/struct.PCIE_R.html'>atmega168::exint::pcicr::PCIE_R</a></li><li><a href='atmega168/exint/pcicr/struct.PCIE_W.html'>atmega168::exint::pcicr::PCIE_W</a></li><li><a href='atmega168/exint/pcicr/struct.R.html'>atmega168::exint::pcicr::R</a></li><li><a href='atmega168/exint/pcicr/struct.W.html'>atmega168::exint::pcicr::W</a></li><li><a href='atmega168/exint/pcifr/struct.PCIFR_SPEC.html'>atmega168::exint::pcifr::PCIFR_SPEC</a></li><li><a href='atmega168/exint/pcifr/struct.PCIF_R.html'>atmega168::exint::pcifr::PCIF_R</a></li><li><a href='atmega168/exint/pcifr/struct.R.html'>atmega168::exint::pcifr::R</a></li><li><a href='atmega168/exint/pcmsk0/struct.PCINT_R.html'>atmega168::exint::pcmsk0::PCINT_R</a></li><li><a href='atmega168/exint/pcmsk0/struct.PCINT_W.html'>atmega168::exint::pcmsk0::PCINT_W</a></li><li><a href='atmega168/exint/pcmsk0/struct.PCMSK0_SPEC.html'>atmega168::exint::pcmsk0::PCMSK0_SPEC</a></li><li><a href='atmega168/exint/pcmsk0/struct.R.html'>atmega168::exint::pcmsk0::R</a></li><li><a href='atmega168/exint/pcmsk0/struct.W.html'>atmega168::exint::pcmsk0::W</a></li><li><a href='atmega168/exint/pcmsk1/struct.PCINT_R.html'>atmega168::exint::pcmsk1::PCINT_R</a></li><li><a href='atmega168/exint/pcmsk1/struct.PCINT_W.html'>atmega168::exint::pcmsk1::PCINT_W</a></li><li><a href='atmega168/exint/pcmsk1/struct.PCMSK1_SPEC.html'>atmega168::exint::pcmsk1::PCMSK1_SPEC</a></li><li><a href='atmega168/exint/pcmsk1/struct.R.html'>atmega168::exint::pcmsk1::R</a></li><li><a href='atmega168/exint/pcmsk1/struct.W.html'>atmega168::exint::pcmsk1::W</a></li><li><a href='atmega168/exint/pcmsk2/struct.PCINT_R.html'>atmega168::exint::pcmsk2::PCINT_R</a></li><li><a href='atmega168/exint/pcmsk2/struct.PCINT_W.html'>atmega168::exint::pcmsk2::PCINT_W</a></li><li><a href='atmega168/exint/pcmsk2/struct.PCMSK2_SPEC.html'>atmega168::exint::pcmsk2::PCMSK2_SPEC</a></li><li><a href='atmega168/exint/pcmsk2/struct.R.html'>atmega168::exint::pcmsk2::R</a></li><li><a href='atmega168/exint/pcmsk2/struct.W.html'>atmega168::exint::pcmsk2::W</a></li><li><a href='atmega168/fuse/struct.RegisterBlock.html'>atmega168::fuse::RegisterBlock</a></li><li><a href='atmega168/fuse/extended/struct.BOOTRST_R.html'>atmega168::fuse::extended::BOOTRST_R</a></li><li><a href='atmega168/fuse/extended/struct.BOOTRST_W.html'>atmega168::fuse::extended::BOOTRST_W</a></li><li><a href='atmega168/fuse/extended/struct.BOOTSZ_R.html'>atmega168::fuse::extended::BOOTSZ_R</a></li><li><a href='atmega168/fuse/extended/struct.BOOTSZ_W.html'>atmega168::fuse::extended::BOOTSZ_W</a></li><li><a href='atmega168/fuse/extended/struct.EXTENDED_SPEC.html'>atmega168::fuse::extended::EXTENDED_SPEC</a></li><li><a href='atmega168/fuse/extended/struct.R.html'>atmega168::fuse::extended::R</a></li><li><a href='atmega168/fuse/extended/struct.W.html'>atmega168::fuse::extended::W</a></li><li><a href='atmega168/fuse/high/struct.BODLEVEL_R.html'>atmega168::fuse::high::BODLEVEL_R</a></li><li><a href='atmega168/fuse/high/struct.BODLEVEL_W.html'>atmega168::fuse::high::BODLEVEL_W</a></li><li><a href='atmega168/fuse/high/struct.DWEN_R.html'>atmega168::fuse::high::DWEN_R</a></li><li><a href='atmega168/fuse/high/struct.DWEN_W.html'>atmega168::fuse::high::DWEN_W</a></li><li><a href='atmega168/fuse/high/struct.EESAVE_R.html'>atmega168::fuse::high::EESAVE_R</a></li><li><a href='atmega168/fuse/high/struct.EESAVE_W.html'>atmega168::fuse::high::EESAVE_W</a></li><li><a href='atmega168/fuse/high/struct.HIGH_SPEC.html'>atmega168::fuse::high::HIGH_SPEC</a></li><li><a href='atmega168/fuse/high/struct.R.html'>atmega168::fuse::high::R</a></li><li><a href='atmega168/fuse/high/struct.RSTDISBL_R.html'>atmega168::fuse::high::RSTDISBL_R</a></li><li><a href='atmega168/fuse/high/struct.RSTDISBL_W.html'>atmega168::fuse::high::RSTDISBL_W</a></li><li><a href='atmega168/fuse/high/struct.SPIEN_R.html'>atmega168::fuse::high::SPIEN_R</a></li><li><a href='atmega168/fuse/high/struct.SPIEN_W.html'>atmega168::fuse::high::SPIEN_W</a></li><li><a href='atmega168/fuse/high/struct.W.html'>atmega168::fuse::high::W</a></li><li><a href='atmega168/fuse/high/struct.WDTON_R.html'>atmega168::fuse::high::WDTON_R</a></li><li><a href='atmega168/fuse/high/struct.WDTON_W.html'>atmega168::fuse::high::WDTON_W</a></li><li><a href='atmega168/fuse/low/struct.CKDIV8_R.html'>atmega168::fuse::low::CKDIV8_R</a></li><li><a href='atmega168/fuse/low/struct.CKDIV8_W.html'>atmega168::fuse::low::CKDIV8_W</a></li><li><a href='atmega168/fuse/low/struct.CKOUT_R.html'>atmega168::fuse::low::CKOUT_R</a></li><li><a href='atmega168/fuse/low/struct.CKOUT_W.html'>atmega168::fuse::low::CKOUT_W</a></li><li><a href='atmega168/fuse/low/struct.LOW_SPEC.html'>atmega168::fuse::low::LOW_SPEC</a></li><li><a href='atmega168/fuse/low/struct.R.html'>atmega168::fuse::low::R</a></li><li><a href='atmega168/fuse/low/struct.SUT_CKSEL_R.html'>atmega168::fuse::low::SUT_CKSEL_R</a></li><li><a href='atmega168/fuse/low/struct.SUT_CKSEL_W.html'>atmega168::fuse::low::SUT_CKSEL_W</a></li><li><a href='atmega168/fuse/low/struct.W.html'>atmega168::fuse::low::W</a></li><li><a href='atmega168/lockbit/struct.RegisterBlock.html'>atmega168::lockbit::RegisterBlock</a></li><li><a href='atmega168/lockbit/lockbit/struct.BLB0_R.html'>atmega168::lockbit::lockbit::BLB0_R</a></li><li><a href='atmega168/lockbit/lockbit/struct.BLB0_W.html'>atmega168::lockbit::lockbit::BLB0_W</a></li><li><a href='atmega168/lockbit/lockbit/struct.BLB1_R.html'>atmega168::lockbit::lockbit::BLB1_R</a></li><li><a href='atmega168/lockbit/lockbit/struct.BLB1_W.html'>atmega168::lockbit::lockbit::BLB1_W</a></li><li><a href='atmega168/lockbit/lockbit/struct.LB_R.html'>atmega168::lockbit::lockbit::LB_R</a></li><li><a href='atmega168/lockbit/lockbit/struct.LB_W.html'>atmega168::lockbit::lockbit::LB_W</a></li><li><a href='atmega168/lockbit/lockbit/struct.LOCKBIT_SPEC.html'>atmega168::lockbit::lockbit::LOCKBIT_SPEC</a></li><li><a href='atmega168/lockbit/lockbit/struct.R.html'>atmega168::lockbit::lockbit::R</a></li><li><a href='atmega168/lockbit/lockbit/struct.W.html'>atmega168::lockbit::lockbit::W</a></li><li><a href='atmega168/portb/struct.RegisterBlock.html'>atmega168::portb::RegisterBlock</a></li><li><a href='atmega168/portb/ddrb/struct.DDRB_SPEC.html'>atmega168::portb::ddrb::DDRB_SPEC</a></li><li><a href='atmega168/portb/ddrb/struct.PB0_R.html'>atmega168::portb::ddrb::PB0_R</a></li><li><a href='atmega168/portb/ddrb/struct.PB0_W.html'>atmega168::portb::ddrb::PB0_W</a></li><li><a href='atmega168/portb/ddrb/struct.PB1_R.html'>atmega168::portb::ddrb::PB1_R</a></li><li><a href='atmega168/portb/ddrb/struct.PB1_W.html'>atmega168::portb::ddrb::PB1_W</a></li><li><a href='atmega168/portb/ddrb/struct.PB2_R.html'>atmega168::portb::ddrb::PB2_R</a></li><li><a href='atmega168/portb/ddrb/struct.PB2_W.html'>atmega168::portb::ddrb::PB2_W</a></li><li><a href='atmega168/portb/ddrb/struct.PB3_R.html'>atmega168::portb::ddrb::PB3_R</a></li><li><a href='atmega168/portb/ddrb/struct.PB3_W.html'>atmega168::portb::ddrb::PB3_W</a></li><li><a href='atmega168/portb/ddrb/struct.PB4_R.html'>atmega168::portb::ddrb::PB4_R</a></li><li><a href='atmega168/portb/ddrb/struct.PB4_W.html'>atmega168::portb::ddrb::PB4_W</a></li><li><a href='atmega168/portb/ddrb/struct.PB5_R.html'>atmega168::portb::ddrb::PB5_R</a></li><li><a href='atmega168/portb/ddrb/struct.PB5_W.html'>atmega168::portb::ddrb::PB5_W</a></li><li><a href='atmega168/portb/ddrb/struct.PB6_R.html'>atmega168::portb::ddrb::PB6_R</a></li><li><a href='atmega168/portb/ddrb/struct.PB6_W.html'>atmega168::portb::ddrb::PB6_W</a></li><li><a href='atmega168/portb/ddrb/struct.PB7_R.html'>atmega168::portb::ddrb::PB7_R</a></li><li><a href='atmega168/portb/ddrb/struct.PB7_W.html'>atmega168::portb::ddrb::PB7_W</a></li><li><a href='atmega168/portb/ddrb/struct.R.html'>atmega168::portb::ddrb::R</a></li><li><a href='atmega168/portb/ddrb/struct.W.html'>atmega168::portb::ddrb::W</a></li><li><a href='atmega168/portb/pinb/struct.PB0_R.html'>atmega168::portb::pinb::PB0_R</a></li><li><a href='atmega168/portb/pinb/struct.PB0_W.html'>atmega168::portb::pinb::PB0_W</a></li><li><a href='atmega168/portb/pinb/struct.PB1_R.html'>atmega168::portb::pinb::PB1_R</a></li><li><a href='atmega168/portb/pinb/struct.PB1_W.html'>atmega168::portb::pinb::PB1_W</a></li><li><a href='atmega168/portb/pinb/struct.PB2_R.html'>atmega168::portb::pinb::PB2_R</a></li><li><a href='atmega168/portb/pinb/struct.PB2_W.html'>atmega168::portb::pinb::PB2_W</a></li><li><a href='atmega168/portb/pinb/struct.PB3_R.html'>atmega168::portb::pinb::PB3_R</a></li><li><a href='atmega168/portb/pinb/struct.PB3_W.html'>atmega168::portb::pinb::PB3_W</a></li><li><a href='atmega168/portb/pinb/struct.PB4_R.html'>atmega168::portb::pinb::PB4_R</a></li><li><a href='atmega168/portb/pinb/struct.PB4_W.html'>atmega168::portb::pinb::PB4_W</a></li><li><a href='atmega168/portb/pinb/struct.PB5_R.html'>atmega168::portb::pinb::PB5_R</a></li><li><a href='atmega168/portb/pinb/struct.PB5_W.html'>atmega168::portb::pinb::PB5_W</a></li><li><a href='atmega168/portb/pinb/struct.PB6_R.html'>atmega168::portb::pinb::PB6_R</a></li><li><a href='atmega168/portb/pinb/struct.PB6_W.html'>atmega168::portb::pinb::PB6_W</a></li><li><a href='atmega168/portb/pinb/struct.PB7_R.html'>atmega168::portb::pinb::PB7_R</a></li><li><a href='atmega168/portb/pinb/struct.PB7_W.html'>atmega168::portb::pinb::PB7_W</a></li><li><a href='atmega168/portb/pinb/struct.PINB_SPEC.html'>atmega168::portb::pinb::PINB_SPEC</a></li><li><a href='atmega168/portb/pinb/struct.R.html'>atmega168::portb::pinb::R</a></li><li><a href='atmega168/portb/pinb/struct.W.html'>atmega168::portb::pinb::W</a></li><li><a href='atmega168/portb/portb/struct.PB0_R.html'>atmega168::portb::portb::PB0_R</a></li><li><a href='atmega168/portb/portb/struct.PB0_W.html'>atmega168::portb::portb::PB0_W</a></li><li><a href='atmega168/portb/portb/struct.PB1_R.html'>atmega168::portb::portb::PB1_R</a></li><li><a href='atmega168/portb/portb/struct.PB1_W.html'>atmega168::portb::portb::PB1_W</a></li><li><a href='atmega168/portb/portb/struct.PB2_R.html'>atmega168::portb::portb::PB2_R</a></li><li><a href='atmega168/portb/portb/struct.PB2_W.html'>atmega168::portb::portb::PB2_W</a></li><li><a href='atmega168/portb/portb/struct.PB3_R.html'>atmega168::portb::portb::PB3_R</a></li><li><a href='atmega168/portb/portb/struct.PB3_W.html'>atmega168::portb::portb::PB3_W</a></li><li><a href='atmega168/portb/portb/struct.PB4_R.html'>atmega168::portb::portb::PB4_R</a></li><li><a href='atmega168/portb/portb/struct.PB4_W.html'>atmega168::portb::portb::PB4_W</a></li><li><a href='atmega168/portb/portb/struct.PB5_R.html'>atmega168::portb::portb::PB5_R</a></li><li><a href='atmega168/portb/portb/struct.PB5_W.html'>atmega168::portb::portb::PB5_W</a></li><li><a href='atmega168/portb/portb/struct.PB6_R.html'>atmega168::portb::portb::PB6_R</a></li><li><a href='atmega168/portb/portb/struct.PB6_W.html'>atmega168::portb::portb::PB6_W</a></li><li><a href='atmega168/portb/portb/struct.PB7_R.html'>atmega168::portb::portb::PB7_R</a></li><li><a href='atmega168/portb/portb/struct.PB7_W.html'>atmega168::portb::portb::PB7_W</a></li><li><a href='atmega168/portb/portb/struct.PORTB_SPEC.html'>atmega168::portb::portb::PORTB_SPEC</a></li><li><a href='atmega168/portb/portb/struct.R.html'>atmega168::portb::portb::R</a></li><li><a href='atmega168/portb/portb/struct.W.html'>atmega168::portb::portb::W</a></li><li><a href='atmega168/portc/struct.RegisterBlock.html'>atmega168::portc::RegisterBlock</a></li><li><a href='atmega168/portc/ddrc/struct.DDRC_SPEC.html'>atmega168::portc::ddrc::DDRC_SPEC</a></li><li><a href='atmega168/portc/ddrc/struct.PC0_R.html'>atmega168::portc::ddrc::PC0_R</a></li><li><a href='atmega168/portc/ddrc/struct.PC0_W.html'>atmega168::portc::ddrc::PC0_W</a></li><li><a href='atmega168/portc/ddrc/struct.PC1_R.html'>atmega168::portc::ddrc::PC1_R</a></li><li><a href='atmega168/portc/ddrc/struct.PC1_W.html'>atmega168::portc::ddrc::PC1_W</a></li><li><a href='atmega168/portc/ddrc/struct.PC2_R.html'>atmega168::portc::ddrc::PC2_R</a></li><li><a href='atmega168/portc/ddrc/struct.PC2_W.html'>atmega168::portc::ddrc::PC2_W</a></li><li><a href='atmega168/portc/ddrc/struct.PC3_R.html'>atmega168::portc::ddrc::PC3_R</a></li><li><a href='atmega168/portc/ddrc/struct.PC3_W.html'>atmega168::portc::ddrc::PC3_W</a></li><li><a href='atmega168/portc/ddrc/struct.PC4_R.html'>atmega168::portc::ddrc::PC4_R</a></li><li><a href='atmega168/portc/ddrc/struct.PC4_W.html'>atmega168::portc::ddrc::PC4_W</a></li><li><a href='atmega168/portc/ddrc/struct.PC5_R.html'>atmega168::portc::ddrc::PC5_R</a></li><li><a href='atmega168/portc/ddrc/struct.PC5_W.html'>atmega168::portc::ddrc::PC5_W</a></li><li><a href='atmega168/portc/ddrc/struct.PC6_R.html'>atmega168::portc::ddrc::PC6_R</a></li><li><a href='atmega168/portc/ddrc/struct.PC6_W.html'>atmega168::portc::ddrc::PC6_W</a></li><li><a href='atmega168/portc/ddrc/struct.R.html'>atmega168::portc::ddrc::R</a></li><li><a href='atmega168/portc/ddrc/struct.W.html'>atmega168::portc::ddrc::W</a></li><li><a href='atmega168/portc/pinc/struct.PC0_R.html'>atmega168::portc::pinc::PC0_R</a></li><li><a href='atmega168/portc/pinc/struct.PC0_W.html'>atmega168::portc::pinc::PC0_W</a></li><li><a href='atmega168/portc/pinc/struct.PC1_R.html'>atmega168::portc::pinc::PC1_R</a></li><li><a href='atmega168/portc/pinc/struct.PC1_W.html'>atmega168::portc::pinc::PC1_W</a></li><li><a href='atmega168/portc/pinc/struct.PC2_R.html'>atmega168::portc::pinc::PC2_R</a></li><li><a href='atmega168/portc/pinc/struct.PC2_W.html'>atmega168::portc::pinc::PC2_W</a></li><li><a href='atmega168/portc/pinc/struct.PC3_R.html'>atmega168::portc::pinc::PC3_R</a></li><li><a href='atmega168/portc/pinc/struct.PC3_W.html'>atmega168::portc::pinc::PC3_W</a></li><li><a href='atmega168/portc/pinc/struct.PC4_R.html'>atmega168::portc::pinc::PC4_R</a></li><li><a href='atmega168/portc/pinc/struct.PC4_W.html'>atmega168::portc::pinc::PC4_W</a></li><li><a href='atmega168/portc/pinc/struct.PC5_R.html'>atmega168::portc::pinc::PC5_R</a></li><li><a href='atmega168/portc/pinc/struct.PC5_W.html'>atmega168::portc::pinc::PC5_W</a></li><li><a href='atmega168/portc/pinc/struct.PC6_R.html'>atmega168::portc::pinc::PC6_R</a></li><li><a href='atmega168/portc/pinc/struct.PC6_W.html'>atmega168::portc::pinc::PC6_W</a></li><li><a href='atmega168/portc/pinc/struct.PINC_SPEC.html'>atmega168::portc::pinc::PINC_SPEC</a></li><li><a href='atmega168/portc/pinc/struct.R.html'>atmega168::portc::pinc::R</a></li><li><a href='atmega168/portc/pinc/struct.W.html'>atmega168::portc::pinc::W</a></li><li><a href='atmega168/portc/portc/struct.PC0_R.html'>atmega168::portc::portc::PC0_R</a></li><li><a href='atmega168/portc/portc/struct.PC0_W.html'>atmega168::portc::portc::PC0_W</a></li><li><a href='atmega168/portc/portc/struct.PC1_R.html'>atmega168::portc::portc::PC1_R</a></li><li><a href='atmega168/portc/portc/struct.PC1_W.html'>atmega168::portc::portc::PC1_W</a></li><li><a href='atmega168/portc/portc/struct.PC2_R.html'>atmega168::portc::portc::PC2_R</a></li><li><a href='atmega168/portc/portc/struct.PC2_W.html'>atmega168::portc::portc::PC2_W</a></li><li><a href='atmega168/portc/portc/struct.PC3_R.html'>atmega168::portc::portc::PC3_R</a></li><li><a href='atmega168/portc/portc/struct.PC3_W.html'>atmega168::portc::portc::PC3_W</a></li><li><a href='atmega168/portc/portc/struct.PC4_R.html'>atmega168::portc::portc::PC4_R</a></li><li><a href='atmega168/portc/portc/struct.PC4_W.html'>atmega168::portc::portc::PC4_W</a></li><li><a href='atmega168/portc/portc/struct.PC5_R.html'>atmega168::portc::portc::PC5_R</a></li><li><a href='atmega168/portc/portc/struct.PC5_W.html'>atmega168::portc::portc::PC5_W</a></li><li><a href='atmega168/portc/portc/struct.PC6_R.html'>atmega168::portc::portc::PC6_R</a></li><li><a href='atmega168/portc/portc/struct.PC6_W.html'>atmega168::portc::portc::PC6_W</a></li><li><a href='atmega168/portc/portc/struct.PORTC_SPEC.html'>atmega168::portc::portc::PORTC_SPEC</a></li><li><a href='atmega168/portc/portc/struct.R.html'>atmega168::portc::portc::R</a></li><li><a href='atmega168/portc/portc/struct.W.html'>atmega168::portc::portc::W</a></li><li><a href='atmega168/portd/struct.RegisterBlock.html'>atmega168::portd::RegisterBlock</a></li><li><a href='atmega168/portd/ddrd/struct.DDRD_SPEC.html'>atmega168::portd::ddrd::DDRD_SPEC</a></li><li><a href='atmega168/portd/ddrd/struct.PD0_R.html'>atmega168::portd::ddrd::PD0_R</a></li><li><a href='atmega168/portd/ddrd/struct.PD0_W.html'>atmega168::portd::ddrd::PD0_W</a></li><li><a href='atmega168/portd/ddrd/struct.PD1_R.html'>atmega168::portd::ddrd::PD1_R</a></li><li><a href='atmega168/portd/ddrd/struct.PD1_W.html'>atmega168::portd::ddrd::PD1_W</a></li><li><a href='atmega168/portd/ddrd/struct.PD2_R.html'>atmega168::portd::ddrd::PD2_R</a></li><li><a href='atmega168/portd/ddrd/struct.PD2_W.html'>atmega168::portd::ddrd::PD2_W</a></li><li><a href='atmega168/portd/ddrd/struct.PD3_R.html'>atmega168::portd::ddrd::PD3_R</a></li><li><a href='atmega168/portd/ddrd/struct.PD3_W.html'>atmega168::portd::ddrd::PD3_W</a></li><li><a href='atmega168/portd/ddrd/struct.PD4_R.html'>atmega168::portd::ddrd::PD4_R</a></li><li><a href='atmega168/portd/ddrd/struct.PD4_W.html'>atmega168::portd::ddrd::PD4_W</a></li><li><a href='atmega168/portd/ddrd/struct.PD5_R.html'>atmega168::portd::ddrd::PD5_R</a></li><li><a href='atmega168/portd/ddrd/struct.PD5_W.html'>atmega168::portd::ddrd::PD5_W</a></li><li><a href='atmega168/portd/ddrd/struct.PD6_R.html'>atmega168::portd::ddrd::PD6_R</a></li><li><a href='atmega168/portd/ddrd/struct.PD6_W.html'>atmega168::portd::ddrd::PD6_W</a></li><li><a href='atmega168/portd/ddrd/struct.PD7_R.html'>atmega168::portd::ddrd::PD7_R</a></li><li><a href='atmega168/portd/ddrd/struct.PD7_W.html'>atmega168::portd::ddrd::PD7_W</a></li><li><a href='atmega168/portd/ddrd/struct.R.html'>atmega168::portd::ddrd::R</a></li><li><a href='atmega168/portd/ddrd/struct.W.html'>atmega168::portd::ddrd::W</a></li><li><a href='atmega168/portd/pind/struct.PD0_R.html'>atmega168::portd::pind::PD0_R</a></li><li><a href='atmega168/portd/pind/struct.PD0_W.html'>atmega168::portd::pind::PD0_W</a></li><li><a href='atmega168/portd/pind/struct.PD1_R.html'>atmega168::portd::pind::PD1_R</a></li><li><a href='atmega168/portd/pind/struct.PD1_W.html'>atmega168::portd::pind::PD1_W</a></li><li><a href='atmega168/portd/pind/struct.PD2_R.html'>atmega168::portd::pind::PD2_R</a></li><li><a href='atmega168/portd/pind/struct.PD2_W.html'>atmega168::portd::pind::PD2_W</a></li><li><a href='atmega168/portd/pind/struct.PD3_R.html'>atmega168::portd::pind::PD3_R</a></li><li><a href='atmega168/portd/pind/struct.PD3_W.html'>atmega168::portd::pind::PD3_W</a></li><li><a href='atmega168/portd/pind/struct.PD4_R.html'>atmega168::portd::pind::PD4_R</a></li><li><a href='atmega168/portd/pind/struct.PD4_W.html'>atmega168::portd::pind::PD4_W</a></li><li><a href='atmega168/portd/pind/struct.PD5_R.html'>atmega168::portd::pind::PD5_R</a></li><li><a href='atmega168/portd/pind/struct.PD5_W.html'>atmega168::portd::pind::PD5_W</a></li><li><a href='atmega168/portd/pind/struct.PD6_R.html'>atmega168::portd::pind::PD6_R</a></li><li><a href='atmega168/portd/pind/struct.PD6_W.html'>atmega168::portd::pind::PD6_W</a></li><li><a href='atmega168/portd/pind/struct.PD7_R.html'>atmega168::portd::pind::PD7_R</a></li><li><a href='atmega168/portd/pind/struct.PD7_W.html'>atmega168::portd::pind::PD7_W</a></li><li><a href='atmega168/portd/pind/struct.PIND_SPEC.html'>atmega168::portd::pind::PIND_SPEC</a></li><li><a href='atmega168/portd/pind/struct.R.html'>atmega168::portd::pind::R</a></li><li><a href='atmega168/portd/pind/struct.W.html'>atmega168::portd::pind::W</a></li><li><a href='atmega168/portd/portd/struct.PD0_R.html'>atmega168::portd::portd::PD0_R</a></li><li><a href='atmega168/portd/portd/struct.PD0_W.html'>atmega168::portd::portd::PD0_W</a></li><li><a href='atmega168/portd/portd/struct.PD1_R.html'>atmega168::portd::portd::PD1_R</a></li><li><a href='atmega168/portd/portd/struct.PD1_W.html'>atmega168::portd::portd::PD1_W</a></li><li><a href='atmega168/portd/portd/struct.PD2_R.html'>atmega168::portd::portd::PD2_R</a></li><li><a href='atmega168/portd/portd/struct.PD2_W.html'>atmega168::portd::portd::PD2_W</a></li><li><a href='atmega168/portd/portd/struct.PD3_R.html'>atmega168::portd::portd::PD3_R</a></li><li><a href='atmega168/portd/portd/struct.PD3_W.html'>atmega168::portd::portd::PD3_W</a></li><li><a href='atmega168/portd/portd/struct.PD4_R.html'>atmega168::portd::portd::PD4_R</a></li><li><a href='atmega168/portd/portd/struct.PD4_W.html'>atmega168::portd::portd::PD4_W</a></li><li><a href='atmega168/portd/portd/struct.PD5_R.html'>atmega168::portd::portd::PD5_R</a></li><li><a href='atmega168/portd/portd/struct.PD5_W.html'>atmega168::portd::portd::PD5_W</a></li><li><a href='atmega168/portd/portd/struct.PD6_R.html'>atmega168::portd::portd::PD6_R</a></li><li><a href='atmega168/portd/portd/struct.PD6_W.html'>atmega168::portd::portd::PD6_W</a></li><li><a href='atmega168/portd/portd/struct.PD7_R.html'>atmega168::portd::portd::PD7_R</a></li><li><a href='atmega168/portd/portd/struct.PD7_W.html'>atmega168::portd::portd::PD7_W</a></li><li><a href='atmega168/portd/portd/struct.PORTD_SPEC.html'>atmega168::portd::portd::PORTD_SPEC</a></li><li><a href='atmega168/portd/portd/struct.R.html'>atmega168::portd::portd::R</a></li><li><a href='atmega168/portd/portd/struct.W.html'>atmega168::portd::portd::W</a></li><li><a href='atmega168/spi/struct.RegisterBlock.html'>atmega168::spi::RegisterBlock</a></li><li><a href='atmega168/spi/spcr/struct.CPHA_R.html'>atmega168::spi::spcr::CPHA_R</a></li><li><a href='atmega168/spi/spcr/struct.CPHA_W.html'>atmega168::spi::spcr::CPHA_W</a></li><li><a href='atmega168/spi/spcr/struct.CPOL_R.html'>atmega168::spi::spcr::CPOL_R</a></li><li><a href='atmega168/spi/spcr/struct.CPOL_W.html'>atmega168::spi::spcr::CPOL_W</a></li><li><a href='atmega168/spi/spcr/struct.DORD_R.html'>atmega168::spi::spcr::DORD_R</a></li><li><a href='atmega168/spi/spcr/struct.DORD_W.html'>atmega168::spi::spcr::DORD_W</a></li><li><a href='atmega168/spi/spcr/struct.MSTR_R.html'>atmega168::spi::spcr::MSTR_R</a></li><li><a href='atmega168/spi/spcr/struct.MSTR_W.html'>atmega168::spi::spcr::MSTR_W</a></li><li><a href='atmega168/spi/spcr/struct.R.html'>atmega168::spi::spcr::R</a></li><li><a href='atmega168/spi/spcr/struct.SPCR_SPEC.html'>atmega168::spi::spcr::SPCR_SPEC</a></li><li><a href='atmega168/spi/spcr/struct.SPE_R.html'>atmega168::spi::spcr::SPE_R</a></li><li><a href='atmega168/spi/spcr/struct.SPE_W.html'>atmega168::spi::spcr::SPE_W</a></li><li><a href='atmega168/spi/spcr/struct.SPIE_R.html'>atmega168::spi::spcr::SPIE_R</a></li><li><a href='atmega168/spi/spcr/struct.SPIE_W.html'>atmega168::spi::spcr::SPIE_W</a></li><li><a href='atmega168/spi/spcr/struct.SPR_R.html'>atmega168::spi::spcr::SPR_R</a></li><li><a href='atmega168/spi/spcr/struct.SPR_W.html'>atmega168::spi::spcr::SPR_W</a></li><li><a href='atmega168/spi/spcr/struct.W.html'>atmega168::spi::spcr::W</a></li><li><a href='atmega168/spi/spdr/struct.R.html'>atmega168::spi::spdr::R</a></li><li><a href='atmega168/spi/spdr/struct.SPDR_SPEC.html'>atmega168::spi::spdr::SPDR_SPEC</a></li><li><a href='atmega168/spi/spdr/struct.W.html'>atmega168::spi::spdr::W</a></li><li><a href='atmega168/spi/spsr/struct.R.html'>atmega168::spi::spsr::R</a></li><li><a href='atmega168/spi/spsr/struct.SPI2X_R.html'>atmega168::spi::spsr::SPI2X_R</a></li><li><a href='atmega168/spi/spsr/struct.SPI2X_W.html'>atmega168::spi::spsr::SPI2X_W</a></li><li><a href='atmega168/spi/spsr/struct.SPIF_R.html'>atmega168::spi::spsr::SPIF_R</a></li><li><a href='atmega168/spi/spsr/struct.SPSR_SPEC.html'>atmega168::spi::spsr::SPSR_SPEC</a></li><li><a href='atmega168/spi/spsr/struct.W.html'>atmega168::spi::spsr::W</a></li><li><a href='atmega168/spi/spsr/struct.WCOL_R.html'>atmega168::spi::spsr::WCOL_R</a></li><li><a href='atmega168/tc0/struct.RegisterBlock.html'>atmega168::tc0::RegisterBlock</a></li><li><a href='atmega168/tc0/gtccr/struct.GTCCR_SPEC.html'>atmega168::tc0::gtccr::GTCCR_SPEC</a></li><li><a href='atmega168/tc0/gtccr/struct.PSRSYNC_R.html'>atmega168::tc0::gtccr::PSRSYNC_R</a></li><li><a href='atmega168/tc0/gtccr/struct.PSRSYNC_W.html'>atmega168::tc0::gtccr::PSRSYNC_W</a></li><li><a href='atmega168/tc0/gtccr/struct.R.html'>atmega168::tc0::gtccr::R</a></li><li><a href='atmega168/tc0/gtccr/struct.TSM_R.html'>atmega168::tc0::gtccr::TSM_R</a></li><li><a href='atmega168/tc0/gtccr/struct.TSM_W.html'>atmega168::tc0::gtccr::TSM_W</a></li><li><a href='atmega168/tc0/gtccr/struct.W.html'>atmega168::tc0::gtccr::W</a></li><li><a href='atmega168/tc0/ocr0a/struct.OCR0A_SPEC.html'>atmega168::tc0::ocr0a::OCR0A_SPEC</a></li><li><a href='atmega168/tc0/ocr0a/struct.R.html'>atmega168::tc0::ocr0a::R</a></li><li><a href='atmega168/tc0/ocr0a/struct.W.html'>atmega168::tc0::ocr0a::W</a></li><li><a href='atmega168/tc0/ocr0b/struct.OCR0B_SPEC.html'>atmega168::tc0::ocr0b::OCR0B_SPEC</a></li><li><a href='atmega168/tc0/ocr0b/struct.R.html'>atmega168::tc0::ocr0b::R</a></li><li><a href='atmega168/tc0/ocr0b/struct.W.html'>atmega168::tc0::ocr0b::W</a></li><li><a href='atmega168/tc0/tccr0a/struct.COM0A_R.html'>atmega168::tc0::tccr0a::COM0A_R</a></li><li><a href='atmega168/tc0/tccr0a/struct.COM0A_W.html'>atmega168::tc0::tccr0a::COM0A_W</a></li><li><a href='atmega168/tc0/tccr0a/struct.COM0B_R.html'>atmega168::tc0::tccr0a::COM0B_R</a></li><li><a href='atmega168/tc0/tccr0a/struct.COM0B_W.html'>atmega168::tc0::tccr0a::COM0B_W</a></li><li><a href='atmega168/tc0/tccr0a/struct.R.html'>atmega168::tc0::tccr0a::R</a></li><li><a href='atmega168/tc0/tccr0a/struct.TCCR0A_SPEC.html'>atmega168::tc0::tccr0a::TCCR0A_SPEC</a></li><li><a href='atmega168/tc0/tccr0a/struct.W.html'>atmega168::tc0::tccr0a::W</a></li><li><a href='atmega168/tc0/tccr0a/struct.WGM0_R.html'>atmega168::tc0::tccr0a::WGM0_R</a></li><li><a href='atmega168/tc0/tccr0a/struct.WGM0_W.html'>atmega168::tc0::tccr0a::WGM0_W</a></li><li><a href='atmega168/tc0/tccr0b/struct.CS0_R.html'>atmega168::tc0::tccr0b::CS0_R</a></li><li><a href='atmega168/tc0/tccr0b/struct.CS0_W.html'>atmega168::tc0::tccr0b::CS0_W</a></li><li><a href='atmega168/tc0/tccr0b/struct.FOC0A_W.html'>atmega168::tc0::tccr0b::FOC0A_W</a></li><li><a href='atmega168/tc0/tccr0b/struct.FOC0B_W.html'>atmega168::tc0::tccr0b::FOC0B_W</a></li><li><a href='atmega168/tc0/tccr0b/struct.R.html'>atmega168::tc0::tccr0b::R</a></li><li><a href='atmega168/tc0/tccr0b/struct.TCCR0B_SPEC.html'>atmega168::tc0::tccr0b::TCCR0B_SPEC</a></li><li><a href='atmega168/tc0/tccr0b/struct.W.html'>atmega168::tc0::tccr0b::W</a></li><li><a href='atmega168/tc0/tccr0b/struct.WGM02_R.html'>atmega168::tc0::tccr0b::WGM02_R</a></li><li><a href='atmega168/tc0/tccr0b/struct.WGM02_W.html'>atmega168::tc0::tccr0b::WGM02_W</a></li><li><a href='atmega168/tc0/tcnt0/struct.R.html'>atmega168::tc0::tcnt0::R</a></li><li><a href='atmega168/tc0/tcnt0/struct.TCNT0_SPEC.html'>atmega168::tc0::tcnt0::TCNT0_SPEC</a></li><li><a href='atmega168/tc0/tcnt0/struct.W.html'>atmega168::tc0::tcnt0::W</a></li><li><a href='atmega168/tc0/tifr0/struct.OCF0A_R.html'>atmega168::tc0::tifr0::OCF0A_R</a></li><li><a href='atmega168/tc0/tifr0/struct.OCF0B_R.html'>atmega168::tc0::tifr0::OCF0B_R</a></li><li><a href='atmega168/tc0/tifr0/struct.R.html'>atmega168::tc0::tifr0::R</a></li><li><a href='atmega168/tc0/tifr0/struct.TIFR0_SPEC.html'>atmega168::tc0::tifr0::TIFR0_SPEC</a></li><li><a href='atmega168/tc0/tifr0/struct.TOV0_R.html'>atmega168::tc0::tifr0::TOV0_R</a></li><li><a href='atmega168/tc0/timsk0/struct.OCIE0A_R.html'>atmega168::tc0::timsk0::OCIE0A_R</a></li><li><a href='atmega168/tc0/timsk0/struct.OCIE0A_W.html'>atmega168::tc0::timsk0::OCIE0A_W</a></li><li><a href='atmega168/tc0/timsk0/struct.OCIE0B_R.html'>atmega168::tc0::timsk0::OCIE0B_R</a></li><li><a href='atmega168/tc0/timsk0/struct.OCIE0B_W.html'>atmega168::tc0::timsk0::OCIE0B_W</a></li><li><a href='atmega168/tc0/timsk0/struct.R.html'>atmega168::tc0::timsk0::R</a></li><li><a href='atmega168/tc0/timsk0/struct.TIMSK0_SPEC.html'>atmega168::tc0::timsk0::TIMSK0_SPEC</a></li><li><a href='atmega168/tc0/timsk0/struct.TOIE0_R.html'>atmega168::tc0::timsk0::TOIE0_R</a></li><li><a href='atmega168/tc0/timsk0/struct.TOIE0_W.html'>atmega168::tc0::timsk0::TOIE0_W</a></li><li><a href='atmega168/tc0/timsk0/struct.W.html'>atmega168::tc0::timsk0::W</a></li><li><a href='atmega168/tc1/struct.RegisterBlock.html'>atmega168::tc1::RegisterBlock</a></li><li><a href='atmega168/tc1/gtccr/struct.GTCCR_SPEC.html'>atmega168::tc1::gtccr::GTCCR_SPEC</a></li><li><a href='atmega168/tc1/gtccr/struct.PSRSYNC_R.html'>atmega168::tc1::gtccr::PSRSYNC_R</a></li><li><a href='atmega168/tc1/gtccr/struct.PSRSYNC_W.html'>atmega168::tc1::gtccr::PSRSYNC_W</a></li><li><a href='atmega168/tc1/gtccr/struct.R.html'>atmega168::tc1::gtccr::R</a></li><li><a href='atmega168/tc1/gtccr/struct.TSM_R.html'>atmega168::tc1::gtccr::TSM_R</a></li><li><a href='atmega168/tc1/gtccr/struct.TSM_W.html'>atmega168::tc1::gtccr::TSM_W</a></li><li><a href='atmega168/tc1/gtccr/struct.W.html'>atmega168::tc1::gtccr::W</a></li><li><a href='atmega168/tc1/icr1/struct.ICR1_SPEC.html'>atmega168::tc1::icr1::ICR1_SPEC</a></li><li><a href='atmega168/tc1/icr1/struct.R.html'>atmega168::tc1::icr1::R</a></li><li><a href='atmega168/tc1/icr1/struct.W.html'>atmega168::tc1::icr1::W</a></li><li><a href='atmega168/tc1/ocr1a/struct.OCR1A_SPEC.html'>atmega168::tc1::ocr1a::OCR1A_SPEC</a></li><li><a href='atmega168/tc1/ocr1a/struct.R.html'>atmega168::tc1::ocr1a::R</a></li><li><a href='atmega168/tc1/ocr1a/struct.W.html'>atmega168::tc1::ocr1a::W</a></li><li><a href='atmega168/tc1/ocr1b/struct.OCR1B_SPEC.html'>atmega168::tc1::ocr1b::OCR1B_SPEC</a></li><li><a href='atmega168/tc1/ocr1b/struct.R.html'>atmega168::tc1::ocr1b::R</a></li><li><a href='atmega168/tc1/ocr1b/struct.W.html'>atmega168::tc1::ocr1b::W</a></li><li><a href='atmega168/tc1/tccr1a/struct.COM1A_R.html'>atmega168::tc1::tccr1a::COM1A_R</a></li><li><a href='atmega168/tc1/tccr1a/struct.COM1A_W.html'>atmega168::tc1::tccr1a::COM1A_W</a></li><li><a href='atmega168/tc1/tccr1a/struct.COM1B_R.html'>atmega168::tc1::tccr1a::COM1B_R</a></li><li><a href='atmega168/tc1/tccr1a/struct.COM1B_W.html'>atmega168::tc1::tccr1a::COM1B_W</a></li><li><a href='atmega168/tc1/tccr1a/struct.R.html'>atmega168::tc1::tccr1a::R</a></li><li><a href='atmega168/tc1/tccr1a/struct.TCCR1A_SPEC.html'>atmega168::tc1::tccr1a::TCCR1A_SPEC</a></li><li><a href='atmega168/tc1/tccr1a/struct.W.html'>atmega168::tc1::tccr1a::W</a></li><li><a href='atmega168/tc1/tccr1a/struct.WGM1_R.html'>atmega168::tc1::tccr1a::WGM1_R</a></li><li><a href='atmega168/tc1/tccr1a/struct.WGM1_W.html'>atmega168::tc1::tccr1a::WGM1_W</a></li><li><a href='atmega168/tc1/tccr1b/struct.CS1_R.html'>atmega168::tc1::tccr1b::CS1_R</a></li><li><a href='atmega168/tc1/tccr1b/struct.CS1_W.html'>atmega168::tc1::tccr1b::CS1_W</a></li><li><a href='atmega168/tc1/tccr1b/struct.ICES1_R.html'>atmega168::tc1::tccr1b::ICES1_R</a></li><li><a href='atmega168/tc1/tccr1b/struct.ICES1_W.html'>atmega168::tc1::tccr1b::ICES1_W</a></li><li><a href='atmega168/tc1/tccr1b/struct.ICNC1_R.html'>atmega168::tc1::tccr1b::ICNC1_R</a></li><li><a href='atmega168/tc1/tccr1b/struct.ICNC1_W.html'>atmega168::tc1::tccr1b::ICNC1_W</a></li><li><a href='atmega168/tc1/tccr1b/struct.R.html'>atmega168::tc1::tccr1b::R</a></li><li><a href='atmega168/tc1/tccr1b/struct.TCCR1B_SPEC.html'>atmega168::tc1::tccr1b::TCCR1B_SPEC</a></li><li><a href='atmega168/tc1/tccr1b/struct.W.html'>atmega168::tc1::tccr1b::W</a></li><li><a href='atmega168/tc1/tccr1b/struct.WGM1_R.html'>atmega168::tc1::tccr1b::WGM1_R</a></li><li><a href='atmega168/tc1/tccr1b/struct.WGM1_W.html'>atmega168::tc1::tccr1b::WGM1_W</a></li><li><a href='atmega168/tc1/tccr1c/struct.FOC1A_W.html'>atmega168::tc1::tccr1c::FOC1A_W</a></li><li><a href='atmega168/tc1/tccr1c/struct.FOC1B_W.html'>atmega168::tc1::tccr1c::FOC1B_W</a></li><li><a href='atmega168/tc1/tccr1c/struct.TCCR1C_SPEC.html'>atmega168::tc1::tccr1c::TCCR1C_SPEC</a></li><li><a href='atmega168/tc1/tccr1c/struct.W.html'>atmega168::tc1::tccr1c::W</a></li><li><a href='atmega168/tc1/tcnt1/struct.R.html'>atmega168::tc1::tcnt1::R</a></li><li><a href='atmega168/tc1/tcnt1/struct.TCNT1_SPEC.html'>atmega168::tc1::tcnt1::TCNT1_SPEC</a></li><li><a href='atmega168/tc1/tcnt1/struct.W.html'>atmega168::tc1::tcnt1::W</a></li><li><a href='atmega168/tc1/tifr1/struct.ICF1_R.html'>atmega168::tc1::tifr1::ICF1_R</a></li><li><a href='atmega168/tc1/tifr1/struct.OCF1A_R.html'>atmega168::tc1::tifr1::OCF1A_R</a></li><li><a href='atmega168/tc1/tifr1/struct.OCF1B_R.html'>atmega168::tc1::tifr1::OCF1B_R</a></li><li><a href='atmega168/tc1/tifr1/struct.R.html'>atmega168::tc1::tifr1::R</a></li><li><a href='atmega168/tc1/tifr1/struct.TIFR1_SPEC.html'>atmega168::tc1::tifr1::TIFR1_SPEC</a></li><li><a href='atmega168/tc1/tifr1/struct.TOV1_R.html'>atmega168::tc1::tifr1::TOV1_R</a></li><li><a href='atmega168/tc1/timsk1/struct.ICIE1_R.html'>atmega168::tc1::timsk1::ICIE1_R</a></li><li><a href='atmega168/tc1/timsk1/struct.ICIE1_W.html'>atmega168::tc1::timsk1::ICIE1_W</a></li><li><a href='atmega168/tc1/timsk1/struct.OCIE1A_R.html'>atmega168::tc1::timsk1::OCIE1A_R</a></li><li><a href='atmega168/tc1/timsk1/struct.OCIE1A_W.html'>atmega168::tc1::timsk1::OCIE1A_W</a></li><li><a href='atmega168/tc1/timsk1/struct.OCIE1B_R.html'>atmega168::tc1::timsk1::OCIE1B_R</a></li><li><a href='atmega168/tc1/timsk1/struct.OCIE1B_W.html'>atmega168::tc1::timsk1::OCIE1B_W</a></li><li><a href='atmega168/tc1/timsk1/struct.R.html'>atmega168::tc1::timsk1::R</a></li><li><a href='atmega168/tc1/timsk1/struct.TIMSK1_SPEC.html'>atmega168::tc1::timsk1::TIMSK1_SPEC</a></li><li><a href='atmega168/tc1/timsk1/struct.TOIE1_R.html'>atmega168::tc1::timsk1::TOIE1_R</a></li><li><a href='atmega168/tc1/timsk1/struct.TOIE1_W.html'>atmega168::tc1::timsk1::TOIE1_W</a></li><li><a href='atmega168/tc1/timsk1/struct.W.html'>atmega168::tc1::timsk1::W</a></li><li><a href='atmega168/tc2/struct.RegisterBlock.html'>atmega168::tc2::RegisterBlock</a></li><li><a href='atmega168/tc2/assr/struct.AS2_R.html'>atmega168::tc2::assr::AS2_R</a></li><li><a href='atmega168/tc2/assr/struct.AS2_W.html'>atmega168::tc2::assr::AS2_W</a></li><li><a href='atmega168/tc2/assr/struct.ASSR_SPEC.html'>atmega168::tc2::assr::ASSR_SPEC</a></li><li><a href='atmega168/tc2/assr/struct.EXCLK_R.html'>atmega168::tc2::assr::EXCLK_R</a></li><li><a href='atmega168/tc2/assr/struct.EXCLK_W.html'>atmega168::tc2::assr::EXCLK_W</a></li><li><a href='atmega168/tc2/assr/struct.OCR2AUB_R.html'>atmega168::tc2::assr::OCR2AUB_R</a></li><li><a href='atmega168/tc2/assr/struct.OCR2AUB_W.html'>atmega168::tc2::assr::OCR2AUB_W</a></li><li><a href='atmega168/tc2/assr/struct.OCR2BUB_R.html'>atmega168::tc2::assr::OCR2BUB_R</a></li><li><a href='atmega168/tc2/assr/struct.OCR2BUB_W.html'>atmega168::tc2::assr::OCR2BUB_W</a></li><li><a href='atmega168/tc2/assr/struct.R.html'>atmega168::tc2::assr::R</a></li><li><a href='atmega168/tc2/assr/struct.TCN2UB_R.html'>atmega168::tc2::assr::TCN2UB_R</a></li><li><a href='atmega168/tc2/assr/struct.TCN2UB_W.html'>atmega168::tc2::assr::TCN2UB_W</a></li><li><a href='atmega168/tc2/assr/struct.TCR2AUB_R.html'>atmega168::tc2::assr::TCR2AUB_R</a></li><li><a href='atmega168/tc2/assr/struct.TCR2AUB_W.html'>atmega168::tc2::assr::TCR2AUB_W</a></li><li><a href='atmega168/tc2/assr/struct.TCR2BUB_R.html'>atmega168::tc2::assr::TCR2BUB_R</a></li><li><a href='atmega168/tc2/assr/struct.TCR2BUB_W.html'>atmega168::tc2::assr::TCR2BUB_W</a></li><li><a href='atmega168/tc2/assr/struct.W.html'>atmega168::tc2::assr::W</a></li><li><a href='atmega168/tc2/gtccr/struct.GTCCR_SPEC.html'>atmega168::tc2::gtccr::GTCCR_SPEC</a></li><li><a href='atmega168/tc2/gtccr/struct.PSRASY_R.html'>atmega168::tc2::gtccr::PSRASY_R</a></li><li><a href='atmega168/tc2/gtccr/struct.PSRASY_W.html'>atmega168::tc2::gtccr::PSRASY_W</a></li><li><a href='atmega168/tc2/gtccr/struct.R.html'>atmega168::tc2::gtccr::R</a></li><li><a href='atmega168/tc2/gtccr/struct.TSM_R.html'>atmega168::tc2::gtccr::TSM_R</a></li><li><a href='atmega168/tc2/gtccr/struct.TSM_W.html'>atmega168::tc2::gtccr::TSM_W</a></li><li><a href='atmega168/tc2/gtccr/struct.W.html'>atmega168::tc2::gtccr::W</a></li><li><a href='atmega168/tc2/ocr2a/struct.OCR2A_SPEC.html'>atmega168::tc2::ocr2a::OCR2A_SPEC</a></li><li><a href='atmega168/tc2/ocr2a/struct.R.html'>atmega168::tc2::ocr2a::R</a></li><li><a href='atmega168/tc2/ocr2a/struct.W.html'>atmega168::tc2::ocr2a::W</a></li><li><a href='atmega168/tc2/ocr2b/struct.OCR2B_SPEC.html'>atmega168::tc2::ocr2b::OCR2B_SPEC</a></li><li><a href='atmega168/tc2/ocr2b/struct.R.html'>atmega168::tc2::ocr2b::R</a></li><li><a href='atmega168/tc2/ocr2b/struct.W.html'>atmega168::tc2::ocr2b::W</a></li><li><a href='atmega168/tc2/tccr2a/struct.COM2A_R.html'>atmega168::tc2::tccr2a::COM2A_R</a></li><li><a href='atmega168/tc2/tccr2a/struct.COM2A_W.html'>atmega168::tc2::tccr2a::COM2A_W</a></li><li><a href='atmega168/tc2/tccr2a/struct.COM2B_R.html'>atmega168::tc2::tccr2a::COM2B_R</a></li><li><a href='atmega168/tc2/tccr2a/struct.COM2B_W.html'>atmega168::tc2::tccr2a::COM2B_W</a></li><li><a href='atmega168/tc2/tccr2a/struct.R.html'>atmega168::tc2::tccr2a::R</a></li><li><a href='atmega168/tc2/tccr2a/struct.TCCR2A_SPEC.html'>atmega168::tc2::tccr2a::TCCR2A_SPEC</a></li><li><a href='atmega168/tc2/tccr2a/struct.W.html'>atmega168::tc2::tccr2a::W</a></li><li><a href='atmega168/tc2/tccr2a/struct.WGM2_R.html'>atmega168::tc2::tccr2a::WGM2_R</a></li><li><a href='atmega168/tc2/tccr2a/struct.WGM2_W.html'>atmega168::tc2::tccr2a::WGM2_W</a></li><li><a href='atmega168/tc2/tccr2b/struct.CS2_R.html'>atmega168::tc2::tccr2b::CS2_R</a></li><li><a href='atmega168/tc2/tccr2b/struct.CS2_W.html'>atmega168::tc2::tccr2b::CS2_W</a></li><li><a href='atmega168/tc2/tccr2b/struct.FOC2A_W.html'>atmega168::tc2::tccr2b::FOC2A_W</a></li><li><a href='atmega168/tc2/tccr2b/struct.FOC2B_W.html'>atmega168::tc2::tccr2b::FOC2B_W</a></li><li><a href='atmega168/tc2/tccr2b/struct.R.html'>atmega168::tc2::tccr2b::R</a></li><li><a href='atmega168/tc2/tccr2b/struct.TCCR2B_SPEC.html'>atmega168::tc2::tccr2b::TCCR2B_SPEC</a></li><li><a href='atmega168/tc2/tccr2b/struct.W.html'>atmega168::tc2::tccr2b::W</a></li><li><a href='atmega168/tc2/tccr2b/struct.WGM22_R.html'>atmega168::tc2::tccr2b::WGM22_R</a></li><li><a href='atmega168/tc2/tccr2b/struct.WGM22_W.html'>atmega168::tc2::tccr2b::WGM22_W</a></li><li><a href='atmega168/tc2/tcnt2/struct.R.html'>atmega168::tc2::tcnt2::R</a></li><li><a href='atmega168/tc2/tcnt2/struct.TCNT2_SPEC.html'>atmega168::tc2::tcnt2::TCNT2_SPEC</a></li><li><a href='atmega168/tc2/tcnt2/struct.W.html'>atmega168::tc2::tcnt2::W</a></li><li><a href='atmega168/tc2/tifr2/struct.OCF2A_R.html'>atmega168::tc2::tifr2::OCF2A_R</a></li><li><a href='atmega168/tc2/tifr2/struct.OCF2B_R.html'>atmega168::tc2::tifr2::OCF2B_R</a></li><li><a href='atmega168/tc2/tifr2/struct.R.html'>atmega168::tc2::tifr2::R</a></li><li><a href='atmega168/tc2/tifr2/struct.TIFR2_SPEC.html'>atmega168::tc2::tifr2::TIFR2_SPEC</a></li><li><a href='atmega168/tc2/tifr2/struct.TOV2_R.html'>atmega168::tc2::tifr2::TOV2_R</a></li><li><a href='atmega168/tc2/timsk2/struct.OCIE2A_R.html'>atmega168::tc2::timsk2::OCIE2A_R</a></li><li><a href='atmega168/tc2/timsk2/struct.OCIE2A_W.html'>atmega168::tc2::timsk2::OCIE2A_W</a></li><li><a href='atmega168/tc2/timsk2/struct.OCIE2B_R.html'>atmega168::tc2::timsk2::OCIE2B_R</a></li><li><a href='atmega168/tc2/timsk2/struct.OCIE2B_W.html'>atmega168::tc2::timsk2::OCIE2B_W</a></li><li><a href='atmega168/tc2/timsk2/struct.R.html'>atmega168::tc2::timsk2::R</a></li><li><a href='atmega168/tc2/timsk2/struct.TIMSK2_SPEC.html'>atmega168::tc2::timsk2::TIMSK2_SPEC</a></li><li><a href='atmega168/tc2/timsk2/struct.TOIE2_R.html'>atmega168::tc2::timsk2::TOIE2_R</a></li><li><a href='atmega168/tc2/timsk2/struct.TOIE2_W.html'>atmega168::tc2::timsk2::TOIE2_W</a></li><li><a href='atmega168/tc2/timsk2/struct.W.html'>atmega168::tc2::timsk2::W</a></li><li><a href='atmega168/twi/struct.RegisterBlock.html'>atmega168::twi::RegisterBlock</a></li><li><a href='atmega168/twi/twamr/struct.R.html'>atmega168::twi::twamr::R</a></li><li><a href='atmega168/twi/twamr/struct.TWAMR_SPEC.html'>atmega168::twi::twamr::TWAMR_SPEC</a></li><li><a href='atmega168/twi/twamr/struct.TWAM_R.html'>atmega168::twi::twamr::TWAM_R</a></li><li><a href='atmega168/twi/twamr/struct.TWAM_W.html'>atmega168::twi::twamr::TWAM_W</a></li><li><a href='atmega168/twi/twamr/struct.W.html'>atmega168::twi::twamr::W</a></li><li><a href='atmega168/twi/twar/struct.R.html'>atmega168::twi::twar::R</a></li><li><a href='atmega168/twi/twar/struct.TWAR_SPEC.html'>atmega168::twi::twar::TWAR_SPEC</a></li><li><a href='atmega168/twi/twar/struct.TWA_R.html'>atmega168::twi::twar::TWA_R</a></li><li><a href='atmega168/twi/twar/struct.TWA_W.html'>atmega168::twi::twar::TWA_W</a></li><li><a href='atmega168/twi/twar/struct.TWGCE_R.html'>atmega168::twi::twar::TWGCE_R</a></li><li><a href='atmega168/twi/twar/struct.TWGCE_W.html'>atmega168::twi::twar::TWGCE_W</a></li><li><a href='atmega168/twi/twar/struct.W.html'>atmega168::twi::twar::W</a></li><li><a href='atmega168/twi/twbr/struct.R.html'>atmega168::twi::twbr::R</a></li><li><a href='atmega168/twi/twbr/struct.TWBR_SPEC.html'>atmega168::twi::twbr::TWBR_SPEC</a></li><li><a href='atmega168/twi/twbr/struct.W.html'>atmega168::twi::twbr::W</a></li><li><a href='atmega168/twi/twcr/struct.R.html'>atmega168::twi::twcr::R</a></li><li><a href='atmega168/twi/twcr/struct.TWCR_SPEC.html'>atmega168::twi::twcr::TWCR_SPEC</a></li><li><a href='atmega168/twi/twcr/struct.TWEA_R.html'>atmega168::twi::twcr::TWEA_R</a></li><li><a href='atmega168/twi/twcr/struct.TWEA_W.html'>atmega168::twi::twcr::TWEA_W</a></li><li><a href='atmega168/twi/twcr/struct.TWEN_R.html'>atmega168::twi::twcr::TWEN_R</a></li><li><a href='atmega168/twi/twcr/struct.TWEN_W.html'>atmega168::twi::twcr::TWEN_W</a></li><li><a href='atmega168/twi/twcr/struct.TWIE_R.html'>atmega168::twi::twcr::TWIE_R</a></li><li><a href='atmega168/twi/twcr/struct.TWIE_W.html'>atmega168::twi::twcr::TWIE_W</a></li><li><a href='atmega168/twi/twcr/struct.TWINT_R.html'>atmega168::twi::twcr::TWINT_R</a></li><li><a href='atmega168/twi/twcr/struct.TWINT_W.html'>atmega168::twi::twcr::TWINT_W</a></li><li><a href='atmega168/twi/twcr/struct.TWSTA_R.html'>atmega168::twi::twcr::TWSTA_R</a></li><li><a href='atmega168/twi/twcr/struct.TWSTA_W.html'>atmega168::twi::twcr::TWSTA_W</a></li><li><a href='atmega168/twi/twcr/struct.TWSTO_R.html'>atmega168::twi::twcr::TWSTO_R</a></li><li><a href='atmega168/twi/twcr/struct.TWSTO_W.html'>atmega168::twi::twcr::TWSTO_W</a></li><li><a href='atmega168/twi/twcr/struct.TWWC_R.html'>atmega168::twi::twcr::TWWC_R</a></li><li><a href='atmega168/twi/twcr/struct.W.html'>atmega168::twi::twcr::W</a></li><li><a href='atmega168/twi/twdr/struct.R.html'>atmega168::twi::twdr::R</a></li><li><a href='atmega168/twi/twdr/struct.TWDR_SPEC.html'>atmega168::twi::twdr::TWDR_SPEC</a></li><li><a href='atmega168/twi/twdr/struct.W.html'>atmega168::twi::twdr::W</a></li><li><a href='atmega168/twi/twsr/struct.R.html'>atmega168::twi::twsr::R</a></li><li><a href='atmega168/twi/twsr/struct.TWPS_R.html'>atmega168::twi::twsr::TWPS_R</a></li><li><a href='atmega168/twi/twsr/struct.TWPS_W.html'>atmega168::twi::twsr::TWPS_W</a></li><li><a href='atmega168/twi/twsr/struct.TWSR_SPEC.html'>atmega168::twi::twsr::TWSR_SPEC</a></li><li><a href='atmega168/twi/twsr/struct.TWS_R.html'>atmega168::twi::twsr::TWS_R</a></li><li><a href='atmega168/twi/twsr/struct.W.html'>atmega168::twi::twsr::W</a></li><li><a href='atmega168/usart0/struct.RegisterBlock.html'>atmega168::usart0::RegisterBlock</a></li><li><a href='atmega168/usart0/ubrr0/struct.R.html'>atmega168::usart0::ubrr0::R</a></li><li><a href='atmega168/usart0/ubrr0/struct.UBRR0_SPEC.html'>atmega168::usart0::ubrr0::UBRR0_SPEC</a></li><li><a href='atmega168/usart0/ubrr0/struct.W.html'>atmega168::usart0::ubrr0::W</a></li><li><a href='atmega168/usart0/ucsr0a/struct.DOR0_R.html'>atmega168::usart0::ucsr0a::DOR0_R</a></li><li><a href='atmega168/usart0/ucsr0a/struct.FE0_R.html'>atmega168::usart0::ucsr0a::FE0_R</a></li><li><a href='atmega168/usart0/ucsr0a/struct.MPCM0_R.html'>atmega168::usart0::ucsr0a::MPCM0_R</a></li><li><a href='atmega168/usart0/ucsr0a/struct.MPCM0_W.html'>atmega168::usart0::ucsr0a::MPCM0_W</a></li><li><a href='atmega168/usart0/ucsr0a/struct.R.html'>atmega168::usart0::ucsr0a::R</a></li><li><a href='atmega168/usart0/ucsr0a/struct.RXC0_R.html'>atmega168::usart0::ucsr0a::RXC0_R</a></li><li><a href='atmega168/usart0/ucsr0a/struct.TXC0_R.html'>atmega168::usart0::ucsr0a::TXC0_R</a></li><li><a href='atmega168/usart0/ucsr0a/struct.TXC0_W.html'>atmega168::usart0::ucsr0a::TXC0_W</a></li><li><a href='atmega168/usart0/ucsr0a/struct.U2X0_R.html'>atmega168::usart0::ucsr0a::U2X0_R</a></li><li><a href='atmega168/usart0/ucsr0a/struct.U2X0_W.html'>atmega168::usart0::ucsr0a::U2X0_W</a></li><li><a href='atmega168/usart0/ucsr0a/struct.UCSR0A_SPEC.html'>atmega168::usart0::ucsr0a::UCSR0A_SPEC</a></li><li><a href='atmega168/usart0/ucsr0a/struct.UDRE0_R.html'>atmega168::usart0::ucsr0a::UDRE0_R</a></li><li><a href='atmega168/usart0/ucsr0a/struct.UPE0_R.html'>atmega168::usart0::ucsr0a::UPE0_R</a></li><li><a href='atmega168/usart0/ucsr0a/struct.W.html'>atmega168::usart0::ucsr0a::W</a></li><li><a href='atmega168/usart0/ucsr0b/struct.R.html'>atmega168::usart0::ucsr0b::R</a></li><li><a href='atmega168/usart0/ucsr0b/struct.RXB80_R.html'>atmega168::usart0::ucsr0b::RXB80_R</a></li><li><a href='atmega168/usart0/ucsr0b/struct.RXCIE0_R.html'>atmega168::usart0::ucsr0b::RXCIE0_R</a></li><li><a href='atmega168/usart0/ucsr0b/struct.RXCIE0_W.html'>atmega168::usart0::ucsr0b::RXCIE0_W</a></li><li><a href='atmega168/usart0/ucsr0b/struct.RXEN0_R.html'>atmega168::usart0::ucsr0b::RXEN0_R</a></li><li><a href='atmega168/usart0/ucsr0b/struct.RXEN0_W.html'>atmega168::usart0::ucsr0b::RXEN0_W</a></li><li><a href='atmega168/usart0/ucsr0b/struct.TXB80_R.html'>atmega168::usart0::ucsr0b::TXB80_R</a></li><li><a href='atmega168/usart0/ucsr0b/struct.TXB80_W.html'>atmega168::usart0::ucsr0b::TXB80_W</a></li><li><a href='atmega168/usart0/ucsr0b/struct.TXCIE0_R.html'>atmega168::usart0::ucsr0b::TXCIE0_R</a></li><li><a href='atmega168/usart0/ucsr0b/struct.TXCIE0_W.html'>atmega168::usart0::ucsr0b::TXCIE0_W</a></li><li><a href='atmega168/usart0/ucsr0b/struct.TXEN0_R.html'>atmega168::usart0::ucsr0b::TXEN0_R</a></li><li><a href='atmega168/usart0/ucsr0b/struct.TXEN0_W.html'>atmega168::usart0::ucsr0b::TXEN0_W</a></li><li><a href='atmega168/usart0/ucsr0b/struct.UCSR0B_SPEC.html'>atmega168::usart0::ucsr0b::UCSR0B_SPEC</a></li><li><a href='atmega168/usart0/ucsr0b/struct.UCSZ02_R.html'>atmega168::usart0::ucsr0b::UCSZ02_R</a></li><li><a href='atmega168/usart0/ucsr0b/struct.UCSZ02_W.html'>atmega168::usart0::ucsr0b::UCSZ02_W</a></li><li><a href='atmega168/usart0/ucsr0b/struct.UDRIE0_R.html'>atmega168::usart0::ucsr0b::UDRIE0_R</a></li><li><a href='atmega168/usart0/ucsr0b/struct.UDRIE0_W.html'>atmega168::usart0::ucsr0b::UDRIE0_W</a></li><li><a href='atmega168/usart0/ucsr0b/struct.W.html'>atmega168::usart0::ucsr0b::W</a></li><li><a href='atmega168/usart0/ucsr0c/struct.R.html'>atmega168::usart0::ucsr0c::R</a></li><li><a href='atmega168/usart0/ucsr0c/struct.UCPOL0_R.html'>atmega168::usart0::ucsr0c::UCPOL0_R</a></li><li><a href='atmega168/usart0/ucsr0c/struct.UCPOL0_W.html'>atmega168::usart0::ucsr0c::UCPOL0_W</a></li><li><a href='atmega168/usart0/ucsr0c/struct.UCSR0C_SPEC.html'>atmega168::usart0::ucsr0c::UCSR0C_SPEC</a></li><li><a href='atmega168/usart0/ucsr0c/struct.UCSZ0_R.html'>atmega168::usart0::ucsr0c::UCSZ0_R</a></li><li><a href='atmega168/usart0/ucsr0c/struct.UCSZ0_W.html'>atmega168::usart0::ucsr0c::UCSZ0_W</a></li><li><a href='atmega168/usart0/ucsr0c/struct.UMSEL0_R.html'>atmega168::usart0::ucsr0c::UMSEL0_R</a></li><li><a href='atmega168/usart0/ucsr0c/struct.UMSEL0_W.html'>atmega168::usart0::ucsr0c::UMSEL0_W</a></li><li><a href='atmega168/usart0/ucsr0c/struct.UPM0_R.html'>atmega168::usart0::ucsr0c::UPM0_R</a></li><li><a href='atmega168/usart0/ucsr0c/struct.UPM0_W.html'>atmega168::usart0::ucsr0c::UPM0_W</a></li><li><a href='atmega168/usart0/ucsr0c/struct.USBS0_R.html'>atmega168::usart0::ucsr0c::USBS0_R</a></li><li><a href='atmega168/usart0/ucsr0c/struct.USBS0_W.html'>atmega168::usart0::ucsr0c::USBS0_W</a></li><li><a href='atmega168/usart0/ucsr0c/struct.W.html'>atmega168::usart0::ucsr0c::W</a></li><li><a href='atmega168/usart0/udr0/struct.R.html'>atmega168::usart0::udr0::R</a></li><li><a href='atmega168/usart0/udr0/struct.UDR0_SPEC.html'>atmega168::usart0::udr0::UDR0_SPEC</a></li><li><a href='atmega168/usart0/udr0/struct.W.html'>atmega168::usart0::udr0::W</a></li><li><a href='atmega168/wdt/struct.RegisterBlock.html'>atmega168::wdt::RegisterBlock</a></li><li><a href='atmega168/wdt/wdtcsr/struct.R.html'>atmega168::wdt::wdtcsr::R</a></li><li><a href='atmega168/wdt/wdtcsr/struct.W.html'>atmega168::wdt::wdtcsr::W</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDCE_R.html'>atmega168::wdt::wdtcsr::WDCE_R</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDCE_W.html'>atmega168::wdt::wdtcsr::WDCE_W</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDE_R.html'>atmega168::wdt::wdtcsr::WDE_R</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDE_W.html'>atmega168::wdt::wdtcsr::WDE_W</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDIE_R.html'>atmega168::wdt::wdtcsr::WDIE_R</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDIE_W.html'>atmega168::wdt::wdtcsr::WDIE_W</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDIF_R.html'>atmega168::wdt::wdtcsr::WDIF_R</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDIF_W.html'>atmega168::wdt::wdtcsr::WDIF_W</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDPH_R.html'>atmega168::wdt::wdtcsr::WDPH_R</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDPH_W.html'>atmega168::wdt::wdtcsr::WDPH_W</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDPL_R.html'>atmega168::wdt::wdtcsr::WDPL_R</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDPL_W.html'>atmega168::wdt::wdtcsr::WDPL_W</a></li><li><a href='atmega168/wdt/wdtcsr/struct.WDTCSR_SPEC.html'>atmega168::wdt::wdtcsr::WDTCSR_SPEC</a></li><li><a href='clock/struct.MHz1.html'>clock::MHz1</a></li><li><a href='clock/struct.MHz12.html'>clock::MHz12</a></li><li><a href='clock/struct.MHz16.html'>clock::MHz16</a></li><li><a href='clock/struct.MHz20.html'>clock::MHz20</a></li><li><a href='clock/struct.MHz24.html'>clock::MHz24</a></li><li><a href='clock/struct.MHz8.html'>clock::MHz8</a></li><li><a href='delay/struct.Delay.html'>delay::Delay</a></li><li><a href='i2c/struct.I2c.html'>i2c::I2c</a></li><li><a href='port/mode/struct.Analog.html'>port::mode::Analog</a></li><li><a href='port/mode/struct.Floating.html'>port::mode::Floating</a></li><li><a href='port/mode/struct.Input.html'>port::mode::Input</a></li><li><a href='port/mode/struct.Output.html'>port::mode::Output</a></li><li><a href='port/mode/struct.PullUp.html'>port::mode::PullUp</a></li><li><a href='port/mode/struct.Pwm.html'>port::mode::Pwm</a></li><li><a href='port/mode/struct.TriState.html'>port::mode::TriState</a></li><li><a href='port/portb/struct.DDR.html'>port::portb::DDR</a></li><li><a href='port/portb/struct.PB0.html'>port::portb::PB0</a></li><li><a href='port/portb/struct.PB1.html'>port::portb::PB1</a></li><li><a href='port/portb/struct.PB2.html'>port::portb::PB2</a></li><li><a href='port/portb/struct.PB3.html'>port::portb::PB3</a></li><li><a href='port/portb/struct.PB4.html'>port::portb::PB4</a></li><li><a href='port/portb/struct.PB5.html'>port::portb::PB5</a></li><li><a href='port/portb/struct.PB6.html'>port::portb::PB6</a></li><li><a href='port/portb/struct.PB7.html'>port::portb::PB7</a></li><li><a href='port/portb/struct.Parts.html'>port::portb::Parts</a></li><li><a href='port/portc/struct.DDR.html'>port::portc::DDR</a></li><li><a href='port/portc/struct.PC0.html'>port::portc::PC0</a></li><li><a href='port/portc/struct.PC1.html'>port::portc::PC1</a></li><li><a href='port/portc/struct.PC2.html'>port::portc::PC2</a></li><li><a href='port/portc/struct.PC3.html'>port::portc::PC3</a></li><li><a href='port/portc/struct.PC4.html'>port::portc::PC4</a></li><li><a href='port/portc/struct.PC5.html'>port::portc::PC5</a></li><li><a href='port/portc/struct.PC6.html'>port::portc::PC6</a></li><li><a href='port/portc/struct.Parts.html'>port::portc::Parts</a></li><li><a href='port/portd/struct.DDR.html'>port::portd::DDR</a></li><li><a href='port/portd/struct.PD0.html'>port::portd::PD0</a></li><li><a href='port/portd/struct.PD1.html'>port::portd::PD1</a></li><li><a href='port/portd/struct.PD2.html'>port::portd::PD2</a></li><li><a href='port/portd/struct.PD3.html'>port::portd::PD3</a></li><li><a href='port/portd/struct.PD4.html'>port::portd::PD4</a></li><li><a href='port/portd/struct.PD5.html'>port::portd::PD5</a></li><li><a href='port/portd/struct.PD6.html'>port::portd::PD6</a></li><li><a href='port/portd/struct.PD7.html'>port::portd::PD7</a></li><li><a href='port/portd/struct.Parts.html'>port::portd::Parts</a></li><li><a href='pwm/struct.Timer0Pwm.html'>pwm::Timer0Pwm</a></li><li><a href='pwm/struct.Timer1Pwm.html'>pwm::Timer1Pwm</a></li><li><a href='pwm/struct.Timer2Pwm.html'>pwm::Timer2Pwm</a></li><li><a href='spi/struct.Settings.html'>spi::Settings</a></li><li><a href='spi/struct.Spi.html'>spi::Spi</a></li><li><a href='spi/spi/struct.Mode.html'>spi::spi::Mode</a></li><li><a href='usart/struct.ReadUsart0.html'>usart::ReadUsart0</a></li><li><a href='usart/struct.Usart0.html'>usart::Usart0</a></li><li><a href='usart/struct.WriteUsart0.html'>usart::WriteUsart0</a></li></ul><h3 id='Enums'>Enums</h3><ul class='enums docblock'><li><a href='adc/enum.ClockRateDivision.html'>adc::ClockRateDivision</a></li><li><a href='adc/enum.ReferenceVoltage.html'>adc::ReferenceVoltage</a></li><li><a href='atmega168/enum.Interrupt.html'>atmega168::Interrupt</a></li><li><a href='atmega168/ac/acsr/enum.ACIS_A.html'>atmega168::ac::acsr::ACIS_A</a></li><li><a href='atmega168/adc/adcsra/enum.ADPS_A.html'>atmega168::adc::adcsra::ADPS_A</a></li><li><a href='atmega168/adc/adcsrb/enum.ADTS_A.html'>atmega168::adc::adcsrb::ADTS_A</a></li><li><a href='atmega168/adc/admux/enum.MUX_A.html'>atmega168::adc::admux::MUX_A</a></li><li><a href='atmega168/adc/admux/enum.REFS_A.html'>atmega168::adc::admux::REFS_A</a></li><li><a href='atmega168/cpu/clkpr/enum.CLKPS_A.html'>atmega168::cpu::clkpr::CLKPS_A</a></li><li><a href='atmega168/cpu/smcr/enum.SM_A.html'>atmega168::cpu::smcr::SM_A</a></li><li><a href='atmega168/eeprom/eecr/enum.EEPM_A.html'>atmega168::eeprom::eecr::EEPM_A</a></li><li><a href='atmega168/exint/eicra/enum.ISC0_A.html'>atmega168::exint::eicra::ISC0_A</a></li><li><a href='atmega168/exint/eicra/enum.ISC1_A.html'>atmega168::exint::eicra::ISC1_A</a></li><li><a href='atmega168/fuse/extended/enum.BOOTSZ_A.html'>atmega168::fuse::extended::BOOTSZ_A</a></li><li><a href='atmega168/fuse/high/enum.BODLEVEL_A.html'>atmega168::fuse::high::BODLEVEL_A</a></li><li><a href='atmega168/fuse/low/enum.SUT_CKSEL_A.html'>atmega168::fuse::low::SUT_CKSEL_A</a></li><li><a href='atmega168/lockbit/lockbit/enum.BLB0_A.html'>atmega168::lockbit::lockbit::BLB0_A</a></li><li><a href='atmega168/lockbit/lockbit/enum.BLB1_A.html'>atmega168::lockbit::lockbit::BLB1_A</a></li><li><a href='atmega168/lockbit/lockbit/enum.LB_A.html'>atmega168::lockbit::lockbit::LB_A</a></li><li><a href='atmega168/spi/spcr/enum.SPR_A.html'>atmega168::spi::spcr::SPR_A</a></li><li><a href='atmega168/tc0/tccr0a/enum.COM0B_A.html'>atmega168::tc0::tccr0a::COM0B_A</a></li><li><a href='atmega168/tc0/tccr0a/enum.WGM0_A.html'>atmega168::tc0::tccr0a::WGM0_A</a></li><li><a href='atmega168/tc0/tccr0b/enum.CS0_A.html'>atmega168::tc0::tccr0b::CS0_A</a></li><li><a href='atmega168/tc1/tccr1a/enum.COM1B_A.html'>atmega168::tc1::tccr1a::COM1B_A</a></li><li><a href='atmega168/tc1/tccr1b/enum.CS1_A.html'>atmega168::tc1::tccr1b::CS1_A</a></li><li><a href='atmega168/tc2/tccr2a/enum.COM2B_A.html'>atmega168::tc2::tccr2a::COM2B_A</a></li><li><a href='atmega168/tc2/tccr2a/enum.WGM2_A.html'>atmega168::tc2::tccr2a::WGM2_A</a></li><li><a href='atmega168/tc2/tccr2b/enum.CS2_A.html'>atmega168::tc2::tccr2b::CS2_A</a></li><li><a href='atmega168/twi/twsr/enum.TWPS_A.html'>atmega168::twi::twsr::TWPS_A</a></li><li><a href='atmega168/usart0/ucsr0c/enum.UCPOL0_A.html'>atmega168::usart0::ucsr0c::UCPOL0_A</a></li><li><a href='atmega168/usart0/ucsr0c/enum.UCSZ0_A.html'>atmega168::usart0::ucsr0c::UCSZ0_A</a></li><li><a href='atmega168/usart0/ucsr0c/enum.UMSEL0_A.html'>atmega168::usart0::ucsr0c::UMSEL0_A</a></li><li><a href='atmega168/usart0/ucsr0c/enum.UPM0_A.html'>atmega168::usart0::ucsr0c::UPM0_A</a></li><li><a href='atmega168/usart0/ucsr0c/enum.USBS0_A.html'>atmega168::usart0::ucsr0c::USBS0_A</a></li><li><a href='atmega168/wdt/wdtcsr/enum.WDPL_A.html'>atmega168::wdt::wdtcsr::WDPL_A</a></li><li><a href='i2c/enum.Direction.html'>i2c::Direction</a></li><li><a href='i2c/enum.Error.html'>i2c::Error</a></li><li><a href='port/enum.Pin.html'>port::Pin</a></li><li><a href='pwm/enum.Prescaler.html'>pwm::Prescaler</a></li><li><a href='spi/enum.DataOrder.html'>spi::DataOrder</a></li><li><a href='spi/enum.SerialClockRate.html'>spi::SerialClockRate</a></li><li><a href='spi/spi/enum.Phase.html'>spi::spi::Phase</a></li><li><a href='spi/spi/enum.Polarity.html'>spi::spi::Polarity</a></li></ul><h3 id='Traits'>Traits</h3><ul class='traits docblock'><li><a href='clock/trait.Clock.html'>clock::Clock</a></li><li><a href='port/trait.PortExt.html'>port::PortExt</a></li><li><a href='port/mode/trait.DigitalIO.html'>port::mode::DigitalIO</a></li><li><a href='port/mode/trait.InputMode.html'>port::mode::InputMode</a></li><li><a href='port/portb/trait.AsDDR.html'>port::portb::AsDDR</a></li><li><a href='port/portc/trait.AsDDR.html'>port::portc::AsDDR</a></li><li><a href='port/portd/trait.AsDDR.html'>port::portd::AsDDR</a></li><li><a href='prelude/trait._.html'>prelude::_</a></li><li><a href='prelude/trait._embedded_hal_Capture.html'>prelude::_embedded_hal_Capture</a></li><li><a href='prelude/trait._embedded_hal_Pwm.html'>prelude::_embedded_hal_Pwm</a></li><li><a href='prelude/trait._embedded_hal_PwmPin.html'>prelude::_embedded_hal_PwmPin</a></li><li><a href='prelude/trait._embedded_hal_Qei.html'>prelude::_embedded_hal_Qei</a></li><li><a href='prelude/trait._embedded_hal_adc_OneShot.html'>prelude::_embedded_hal_adc_OneShot</a></li><li><a href='prelude/trait._embedded_hal_blocking_delay_DelayMs.html'>prelude::_embedded_hal_blocking_delay_DelayMs</a></li><li><a href='prelude/trait._embedded_hal_blocking_delay_DelayUs.html'>prelude::_embedded_hal_blocking_delay_DelayUs</a></li><li><a href='prelude/trait._embedded_hal_blocking_i2c_Read.html'>prelude::_embedded_hal_blocking_i2c_Read</a></li><li><a href='prelude/trait._embedded_hal_blocking_i2c_Write.html'>prelude::_embedded_hal_blocking_i2c_Write</a></li><li><a href='prelude/trait._embedded_hal_blocking_i2c_WriteRead.html'>prelude::_embedded_hal_blocking_i2c_WriteRead</a></li><li><a href='prelude/trait._embedded_hal_blocking_rng_Read.html'>prelude::_embedded_hal_blocking_rng_Read</a></li><li><a href='prelude/trait._embedded_hal_blocking_serial_Write.html'>prelude::_embedded_hal_blocking_serial_Write</a></li><li><a href='prelude/trait._embedded_hal_blocking_spi_Transfer.html'>prelude::_embedded_hal_blocking_spi_Transfer</a></li><li><a href='prelude/trait._embedded_hal_blocking_spi_Write.html'>prelude::_embedded_hal_blocking_spi_Write</a></li><li><a href='prelude/trait._embedded_hal_digital_InputPin.html'>prelude::_embedded_hal_digital_InputPin</a></li><li><a href='prelude/trait._embedded_hal_digital_OutputPin.html'>prelude::_embedded_hal_digital_OutputPin</a></li><li><a href='prelude/trait._embedded_hal_digital_ToggleableOutputPin.html'>prelude::_embedded_hal_digital_ToggleableOutputPin</a></li><li><a href='prelude/trait._embedded_hal_serial_Read.html'>prelude::_embedded_hal_serial_Read</a></li><li><a href='prelude/trait._embedded_hal_serial_Write.html'>prelude::_embedded_hal_serial_Write</a></li><li><a href='prelude/trait._embedded_hal_spi_FullDuplex.html'>prelude::_embedded_hal_spi_FullDuplex</a></li><li><a href='prelude/trait._embedded_hal_timer_CountDown.html'>prelude::_embedded_hal_timer_CountDown</a></li><li><a href='prelude/trait._embedded_hal_watchdog_Watchdog.html'>prelude::_embedded_hal_watchdog_Watchdog</a></li><li><a href='prelude/trait._embedded_hal_watchdog_WatchdogDisable.html'>prelude::_embedded_hal_watchdog_WatchdogDisable</a></li><li><a href='prelude/trait._embedded_hal_watchdog_WatchdogEnable.html'>prelude::_embedded_hal_watchdog_WatchdogEnable</a></li><li><a href='spi/spi/trait.FullDuplex.html'>spi::spi::FullDuplex</a></li></ul><h3 id='Attribute Macros'>Attribute Macros</h3><ul class='attributes docblock'><li><a href='attr.entry.html'>entry</a></li></ul><h3 id='Typedefs'>Typedefs</h3><ul class='typedefs docblock'><li><a href='atmega168/ac/type.ACSR.html'>atmega168::ac::ACSR</a></li><li><a href='atmega168/ac/type.DIDR1.html'>atmega168::ac::DIDR1</a></li><li><a href='atmega168/adc/type.ADC.html'>atmega168::adc::ADC</a></li><li><a href='atmega168/adc/type.ADCSRA.html'>atmega168::adc::ADCSRA</a></li><li><a href='atmega168/adc/type.ADCSRB.html'>atmega168::adc::ADCSRB</a></li><li><a href='atmega168/adc/type.ADMUX.html'>atmega168::adc::ADMUX</a></li><li><a href='atmega168/adc/type.DIDR0.html'>atmega168::adc::DIDR0</a></li><li><a href='atmega168/cpu/type.CLKPR.html'>atmega168::cpu::CLKPR</a></li><li><a href='atmega168/cpu/type.GPIOR0.html'>atmega168::cpu::GPIOR0</a></li><li><a href='atmega168/cpu/type.GPIOR1.html'>atmega168::cpu::GPIOR1</a></li><li><a href='atmega168/cpu/type.GPIOR2.html'>atmega168::cpu::GPIOR2</a></li><li><a href='atmega168/cpu/type.MCUCR.html'>atmega168::cpu::MCUCR</a></li><li><a href='atmega168/cpu/type.MCUSR.html'>atmega168::cpu::MCUSR</a></li><li><a href='atmega168/cpu/type.OSCCAL.html'>atmega168::cpu::OSCCAL</a></li><li><a href='atmega168/cpu/type.PRR.html'>atmega168::cpu::PRR</a></li><li><a href='atmega168/cpu/type.SMCR.html'>atmega168::cpu::SMCR</a></li><li><a href='atmega168/cpu/type.SPMCSR.html'>atmega168::cpu::SPMCSR</a></li><li><a href='atmega168/eeprom/type.EEAR.html'>atmega168::eeprom::EEAR</a></li><li><a href='atmega168/eeprom/type.EECR.html'>atmega168::eeprom::EECR</a></li><li><a href='atmega168/eeprom/type.EEDR.html'>atmega168::eeprom::EEDR</a></li><li><a href='atmega168/exint/type.EICRA.html'>atmega168::exint::EICRA</a></li><li><a href='atmega168/exint/type.EIFR.html'>atmega168::exint::EIFR</a></li><li><a href='atmega168/exint/type.EIMSK.html'>atmega168::exint::EIMSK</a></li><li><a href='atmega168/exint/type.PCICR.html'>atmega168::exint::PCICR</a></li><li><a href='atmega168/exint/type.PCIFR.html'>atmega168::exint::PCIFR</a></li><li><a href='atmega168/exint/type.PCMSK0.html'>atmega168::exint::PCMSK0</a></li><li><a href='atmega168/exint/type.PCMSK1.html'>atmega168::exint::PCMSK1</a></li><li><a href='atmega168/exint/type.PCMSK2.html'>atmega168::exint::PCMSK2</a></li><li><a href='atmega168/fuse/type.EXTENDED.html'>atmega168::fuse::EXTENDED</a></li><li><a href='atmega168/fuse/type.HIGH.html'>atmega168::fuse::HIGH</a></li><li><a href='atmega168/fuse/type.LOW.html'>atmega168::fuse::LOW</a></li><li><a href='atmega168/lockbit/type.LOCKBIT.html'>atmega168::lockbit::LOCKBIT</a></li><li><a href='atmega168/portb/type.DDRB.html'>atmega168::portb::DDRB</a></li><li><a href='atmega168/portb/type.PINB.html'>atmega168::portb::PINB</a></li><li><a href='atmega168/portb/type.PORTB.html'>atmega168::portb::PORTB</a></li><li><a href='atmega168/portc/type.DDRC.html'>atmega168::portc::DDRC</a></li><li><a href='atmega168/portc/type.PINC.html'>atmega168::portc::PINC</a></li><li><a href='atmega168/portc/type.PORTC.html'>atmega168::portc::PORTC</a></li><li><a href='atmega168/portd/type.DDRD.html'>atmega168::portd::DDRD</a></li><li><a href='atmega168/portd/type.PIND.html'>atmega168::portd::PIND</a></li><li><a href='atmega168/portd/type.PORTD.html'>atmega168::portd::PORTD</a></li><li><a href='atmega168/spi/type.SPCR.html'>atmega168::spi::SPCR</a></li><li><a href='atmega168/spi/type.SPDR.html'>atmega168::spi::SPDR</a></li><li><a href='atmega168/spi/type.SPSR.html'>atmega168::spi::SPSR</a></li><li><a href='atmega168/tc0/type.GTCCR.html'>atmega168::tc0::GTCCR</a></li><li><a href='atmega168/tc0/type.OCR0A.html'>atmega168::tc0::OCR0A</a></li><li><a href='atmega168/tc0/type.OCR0B.html'>atmega168::tc0::OCR0B</a></li><li><a href='atmega168/tc0/type.TCCR0A.html'>atmega168::tc0::TCCR0A</a></li><li><a href='atmega168/tc0/type.TCCR0B.html'>atmega168::tc0::TCCR0B</a></li><li><a href='atmega168/tc0/type.TCNT0.html'>atmega168::tc0::TCNT0</a></li><li><a href='atmega168/tc0/type.TIFR0.html'>atmega168::tc0::TIFR0</a></li><li><a href='atmega168/tc0/type.TIMSK0.html'>atmega168::tc0::TIMSK0</a></li><li><a href='atmega168/tc0/tccr0a/type.COM0A_A.html'>atmega168::tc0::tccr0a::COM0A_A</a></li><li><a href='atmega168/tc1/type.GTCCR.html'>atmega168::tc1::GTCCR</a></li><li><a href='atmega168/tc1/type.ICR1.html'>atmega168::tc1::ICR1</a></li><li><a href='atmega168/tc1/type.OCR1A.html'>atmega168::tc1::OCR1A</a></li><li><a href='atmega168/tc1/type.OCR1B.html'>atmega168::tc1::OCR1B</a></li><li><a href='atmega168/tc1/type.TCCR1A.html'>atmega168::tc1::TCCR1A</a></li><li><a href='atmega168/tc1/type.TCCR1B.html'>atmega168::tc1::TCCR1B</a></li><li><a href='atmega168/tc1/type.TCCR1C.html'>atmega168::tc1::TCCR1C</a></li><li><a href='atmega168/tc1/type.TCNT1.html'>atmega168::tc1::TCNT1</a></li><li><a href='atmega168/tc1/type.TIFR1.html'>atmega168::tc1::TIFR1</a></li><li><a href='atmega168/tc1/type.TIMSK1.html'>atmega168::tc1::TIMSK1</a></li><li><a href='atmega168/tc1/tccr1a/type.COM1A_A.html'>atmega168::tc1::tccr1a::COM1A_A</a></li><li><a href='atmega168/tc2/type.ASSR.html'>atmega168::tc2::ASSR</a></li><li><a href='atmega168/tc2/type.GTCCR.html'>atmega168::tc2::GTCCR</a></li><li><a href='atmega168/tc2/type.OCR2A.html'>atmega168::tc2::OCR2A</a></li><li><a href='atmega168/tc2/type.OCR2B.html'>atmega168::tc2::OCR2B</a></li><li><a href='atmega168/tc2/type.TCCR2A.html'>atmega168::tc2::TCCR2A</a></li><li><a href='atmega168/tc2/type.TCCR2B.html'>atmega168::tc2::TCCR2B</a></li><li><a href='atmega168/tc2/type.TCNT2.html'>atmega168::tc2::TCNT2</a></li><li><a href='atmega168/tc2/type.TIFR2.html'>atmega168::tc2::TIFR2</a></li><li><a href='atmega168/tc2/type.TIMSK2.html'>atmega168::tc2::TIMSK2</a></li><li><a href='atmega168/tc2/tccr2a/type.COM2A_A.html'>atmega168::tc2::tccr2a::COM2A_A</a></li><li><a href='atmega168/twi/type.TWAMR.html'>atmega168::twi::TWAMR</a></li><li><a href='atmega168/twi/type.TWAR.html'>atmega168::twi::TWAR</a></li><li><a href='atmega168/twi/type.TWBR.html'>atmega168::twi::TWBR</a></li><li><a href='atmega168/twi/type.TWCR.html'>atmega168::twi::TWCR</a></li><li><a href='atmega168/twi/type.TWDR.html'>atmega168::twi::TWDR</a></li><li><a href='atmega168/twi/type.TWSR.html'>atmega168::twi::TWSR</a></li><li><a href='atmega168/usart0/type.UBRR0.html'>atmega168::usart0::UBRR0</a></li><li><a href='atmega168/usart0/type.UCSR0A.html'>atmega168::usart0::UCSR0A</a></li><li><a href='atmega168/usart0/type.UCSR0B.html'>atmega168::usart0::UCSR0B</a></li><li><a href='atmega168/usart0/type.UCSR0C.html'>atmega168::usart0::UCSR0C</a></li><li><a href='atmega168/usart0/type.UDR0.html'>atmega168::usart0::UDR0</a></li><li><a href='atmega168/wdt/type.WDTCSR.html'>atmega168::wdt::WDTCSR</a></li></ul><h3 id='Constants'>Constants</h3><ul class='constants docblock'><li><a href='i2c/twi_status/constant.TW_BUS_ERROR.html'>i2c::twi_status::TW_BUS_ERROR</a></li><li><a href='i2c/twi_status/constant.TW_MR_ARB_LOST.html'>i2c::twi_status::TW_MR_ARB_LOST</a></li><li><a href='i2c/twi_status/constant.TW_MR_DATA_ACK.html'>i2c::twi_status::TW_MR_DATA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_MR_DATA_NACK.html'>i2c::twi_status::TW_MR_DATA_NACK</a></li><li><a href='i2c/twi_status/constant.TW_MR_SLA_ACK.html'>i2c::twi_status::TW_MR_SLA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_MR_SLA_NACK.html'>i2c::twi_status::TW_MR_SLA_NACK</a></li><li><a href='i2c/twi_status/constant.TW_MT_ARB_LOST.html'>i2c::twi_status::TW_MT_ARB_LOST</a></li><li><a href='i2c/twi_status/constant.TW_MT_DATA_ACK.html'>i2c::twi_status::TW_MT_DATA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_MT_DATA_NACK.html'>i2c::twi_status::TW_MT_DATA_NACK</a></li><li><a href='i2c/twi_status/constant.TW_MT_SLA_ACK.html'>i2c::twi_status::TW_MT_SLA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_MT_SLA_NACK.html'>i2c::twi_status::TW_MT_SLA_NACK</a></li><li><a href='i2c/twi_status/constant.TW_NO_INFO.html'>i2c::twi_status::TW_NO_INFO</a></li><li><a href='i2c/twi_status/constant.TW_REP_START.html'>i2c::twi_status::TW_REP_START</a></li><li><a href='i2c/twi_status/constant.TW_SR_ARB_LOST_GCALL_ACK.html'>i2c::twi_status::TW_SR_ARB_LOST_GCALL_ACK</a></li><li><a href='i2c/twi_status/constant.TW_SR_ARB_LOST_SLA_ACK.html'>i2c::twi_status::TW_SR_ARB_LOST_SLA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_SR_DATA_ACK.html'>i2c::twi_status::TW_SR_DATA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_SR_DATA_NACK.html'>i2c::twi_status::TW_SR_DATA_NACK</a></li><li><a href='i2c/twi_status/constant.TW_SR_GCALL_ACK.html'>i2c::twi_status::TW_SR_GCALL_ACK</a></li><li><a href='i2c/twi_status/constant.TW_SR_GCALL_DATA_ACK.html'>i2c::twi_status::TW_SR_GCALL_DATA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_SR_GCALL_DATA_NACK.html'>i2c::twi_status::TW_SR_GCALL_DATA_NACK</a></li><li><a href='i2c/twi_status/constant.TW_SR_SLA_ACK.html'>i2c::twi_status::TW_SR_SLA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_SR_STOP.html'>i2c::twi_status::TW_SR_STOP</a></li><li><a href='i2c/twi_status/constant.TW_START.html'>i2c::twi_status::TW_START</a></li><li><a href='i2c/twi_status/constant.TW_ST_ARB_LOST_SLA_ACK.html'>i2c::twi_status::TW_ST_ARB_LOST_SLA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_ST_DATA_ACK.html'>i2c::twi_status::TW_ST_DATA_ACK</a></li><li><a href='i2c/twi_status/constant.TW_ST_DATA_NACK.html'>i2c::twi_status::TW_ST_DATA_NACK</a></li><li><a href='i2c/twi_status/constant.TW_ST_LAST_DATA.html'>i2c::twi_status::TW_ST_LAST_DATA</a></li><li><a href='i2c/twi_status/constant.TW_ST_SLA_ACK.html'>i2c::twi_status::TW_ST_SLA_ACK</a></li><li><a href='spi/spi/constant.MODE_0.html'>spi::spi::MODE_0</a></li><li><a href='spi/spi/constant.MODE_1.html'>spi::spi::MODE_1</a></li><li><a href='spi/spi/constant.MODE_2.html'>spi::spi::MODE_2</a></li><li><a href='spi/spi/constant.MODE_3.html'>spi::spi::MODE_3</a></li></ul></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../";window.currentCrate = "atmega168_hal";</script><script src="../main.js"></script><script defer src="../search-index.js"></script></body></html>