// Seed: 1489142357
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_4 = 32'd19
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout wire _id_1;
  logic [7:0] id_13;
  parameter id_14 = 1;
  assign id_2[id_1] = id_8[id_4];
  reg  id_15;
  wire id_16;
  initial id_15 = -1'h0 - 1 * id_13[1];
endmodule
