<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p931" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_931{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_931{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_931{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_931{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_931{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_931{left:360px;bottom:761px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_931{left:70px;bottom:651px;letter-spacing:0.13px;}
#t8_931{left:70px;bottom:629px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t9_931{left:70px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_931{left:70px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_931{left:70px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_931{left:777px;bottom:586px;}
#td_931{left:792px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#te_931{left:70px;bottom:562px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tf_931{left:70px;bottom:538px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tg_931{left:70px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_931{left:70px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#ti_931{left:70px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_931{left:70px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tk_931{left:70px;bottom:440px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tl_931{left:70px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_931{left:70px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_931{left:70px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#to_931{left:70px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_931{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_931{left:70px;bottom:327px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tr_931{left:70px;bottom:310px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ts_931{left:70px;bottom:293px;letter-spacing:-0.16px;}
#tt_931{left:70px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_931{left:70px;bottom:254px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tv_931{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tw_931{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tx_931{left:395px;bottom:1065px;letter-spacing:-0.11px;}
#ty_931{left:395px;bottom:1050px;letter-spacing:-0.09px;}
#tz_931{left:437px;bottom:1065px;letter-spacing:-0.12px;}
#t10_931{left:437px;bottom:1050px;letter-spacing:-0.18px;}
#t11_931{left:510px;bottom:1065px;letter-spacing:-0.12px;}
#t12_931{left:510px;bottom:1050px;letter-spacing:-0.12px;}
#t13_931{left:510px;bottom:1034px;letter-spacing:-0.12px;}
#t14_931{left:581px;bottom:1065px;letter-spacing:-0.13px;}
#t15_931{left:75px;bottom:1011px;letter-spacing:-0.11px;}
#t16_931{left:75px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t17_931{left:395px;bottom:1011px;letter-spacing:-0.15px;}
#t18_931{left:437px;bottom:1011px;letter-spacing:-0.17px;}
#t19_931{left:510px;bottom:1011px;letter-spacing:-0.15px;}
#t1a_931{left:581px;bottom:1011px;letter-spacing:-0.11px;}
#t1b_931{left:581px;bottom:995px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1c_931{left:581px;bottom:978px;letter-spacing:-0.11px;}
#t1d_931{left:581px;bottom:961px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_931{left:581px;bottom:944px;letter-spacing:-0.11px;}
#t1f_931{left:581px;bottom:927px;letter-spacing:-0.15px;}
#t1g_931{left:75px;bottom:904px;letter-spacing:-0.12px;}
#t1h_931{left:75px;bottom:883px;letter-spacing:-0.15px;}
#t1i_931{left:395px;bottom:904px;letter-spacing:-0.14px;}
#t1j_931{left:437px;bottom:904px;letter-spacing:-0.14px;}
#t1k_931{left:510px;bottom:904px;letter-spacing:-0.18px;}
#t1l_931{left:581px;bottom:904px;letter-spacing:-0.11px;}
#t1m_931{left:581px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1n_931{left:581px;bottom:871px;letter-spacing:-0.11px;}
#t1o_931{left:581px;bottom:854px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_931{left:581px;bottom:837px;letter-spacing:-0.11px;}
#t1q_931{left:581px;bottom:820px;letter-spacing:-0.15px;}
#t1r_931{left:84px;bottom:739px;letter-spacing:-0.13px;}
#t1s_931{left:188px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1t_931{left:361px;bottom:739px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1u_931{left:539px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1v_931{left:725px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1w_931{left:92px;bottom:715px;letter-spacing:-0.18px;}
#t1x_931{left:171px;bottom:715px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_931{left:352px;bottom:715px;letter-spacing:-0.12px;}
#t1z_931{left:555px;bottom:715px;letter-spacing:-0.15px;}
#t20_931{left:746px;bottom:715px;letter-spacing:-0.12px;}
#t21_931{left:88px;bottom:690px;letter-spacing:-0.15px;}
#t22_931{left:177px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_931{left:357px;bottom:690px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t24_931{left:530px;bottom:690px;letter-spacing:-0.12px;}
#t25_931{left:741px;bottom:690px;letter-spacing:-0.14px;}

.s1_931{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_931{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_931{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_931{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_931{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_931{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_931{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_931{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts931" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg931Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg931" style="-webkit-user-select: none;"><object width="935" height="1210" data="931/931.svg" type="image/svg+xml" id="pdf931" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_931" class="t s1_931">DPPD—Dot Product of Packed Double Precision Floating-Point Values </span>
<span id="t2_931" class="t s2_931">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_931" class="t s1_931">Vol. 2A </span><span id="t4_931" class="t s1_931">3-335 </span>
<span id="t5_931" class="t s3_931">DPPD—Dot Product of Packed Double Precision Floating-Point Values </span>
<span id="t6_931" class="t s4_931">Instruction Operand Encoding </span>
<span id="t7_931" class="t s4_931">Description </span>
<span id="t8_931" class="t s5_931">Conditionally multiplies the packed double precision floating-point values in the destination operand (first operand) </span>
<span id="t9_931" class="t s5_931">with the packed double precision floating-point values in the source (second operand) depending on a mask </span>
<span id="ta_931" class="t s5_931">extracted from bits [5:4] of the immediate operand (third operand). If a condition mask bit is zero, the corre- </span>
<span id="tb_931" class="t s5_931">sponding multiplication is replaced by a value of 0.0 in the manner described by Section 12.8.4 of Intel </span>
<span id="tc_931" class="t s6_931">® </span>
<span id="td_931" class="t s5_931">64 and </span>
<span id="te_931" class="t s5_931">IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="tf_931" class="t s5_931">The two resulting double precision values are summed into an intermediate result. The intermediate result is condi- </span>
<span id="tg_931" class="t s5_931">tionally broadcasted to the destination using a broadcast mask specified by bits [1:0] of the immediate byte. </span>
<span id="th_931" class="t s5_931">If a broadcast mask bit is “1”, the intermediate result is copied to the corresponding qword element in the destina- </span>
<span id="ti_931" class="t s5_931">tion operand. If a broadcast mask bit is zero, the corresponding element in the destination is set to zero. </span>
<span id="tj_931" class="t s5_931">DPPD follows the NaN forwarding rules stated in the Software Developer’s Manual, vol. 1, table 4.7. These rules do </span>
<span id="tk_931" class="t s5_931">not cover horizontal prioritization of NaNs. Horizontal propagation of NaNs to the destination and the positioning of </span>
<span id="tl_931" class="t s5_931">those NaNs in the destination is implementation dependent. NaNs on the input sources or computationally gener- </span>
<span id="tm_931" class="t s5_931">ated NaNs will have at least one NaN propagated to the destination. </span>
<span id="tn_931" class="t s5_931">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="to_931" class="t s5_931">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="tp_931" class="t s5_931">YMM register destination are unmodified. </span>
<span id="tq_931" class="t s5_931">VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination </span>
<span id="tr_931" class="t s5_931">operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding YMM register destination are </span>
<span id="ts_931" class="t s5_931">zeroed. </span>
<span id="tt_931" class="t s5_931">If VDPPD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an </span>
<span id="tu_931" class="t s5_931">#UD exception. </span>
<span id="tv_931" class="t s7_931">Opcode/ </span>
<span id="tw_931" class="t s7_931">Instruction </span>
<span id="tx_931" class="t s7_931">Op/ </span>
<span id="ty_931" class="t s7_931">En </span>
<span id="tz_931" class="t s7_931">64/32-bit </span>
<span id="t10_931" class="t s7_931">Mode </span>
<span id="t11_931" class="t s7_931">CPUID </span>
<span id="t12_931" class="t s7_931">Feature </span>
<span id="t13_931" class="t s7_931">Flag </span>
<span id="t14_931" class="t s7_931">Description </span>
<span id="t15_931" class="t s8_931">66 0F 3A 41 /r ib </span>
<span id="t16_931" class="t s8_931">DPPD xmm1, xmm2/m128, imm8 </span>
<span id="t17_931" class="t s8_931">RMI </span><span id="t18_931" class="t s8_931">V/V </span><span id="t19_931" class="t s8_931">SSE4_1 </span><span id="t1a_931" class="t s8_931">Selectively multiply packed double precision </span>
<span id="t1b_931" class="t s8_931">floating-point values from xmm1 with packed </span>
<span id="t1c_931" class="t s8_931">double precision floating-point values from </span>
<span id="t1d_931" class="t s8_931">xmm2, add and selectively store the packed </span>
<span id="t1e_931" class="t s8_931">double precision floating-point values to </span>
<span id="t1f_931" class="t s8_931">xmm1. </span>
<span id="t1g_931" class="t s8_931">VEX.128.66.0F3A.WIG 41 /r ib </span>
<span id="t1h_931" class="t s8_931">VDPPD xmm1,xmm2, xmm3/m128, imm8 </span>
<span id="t1i_931" class="t s8_931">RVMI </span><span id="t1j_931" class="t s8_931">V/V </span><span id="t1k_931" class="t s8_931">AVX </span><span id="t1l_931" class="t s8_931">Selectively multiply packed double precision </span>
<span id="t1m_931" class="t s8_931">floating-point values from xmm2 with packed </span>
<span id="t1n_931" class="t s8_931">double precision floating-point values from </span>
<span id="t1o_931" class="t s8_931">xmm3, add and selectively store the packed </span>
<span id="t1p_931" class="t s8_931">double precision floating-point values to </span>
<span id="t1q_931" class="t s8_931">xmm1. </span>
<span id="t1r_931" class="t s7_931">Op/En </span><span id="t1s_931" class="t s7_931">Operand 1 </span><span id="t1t_931" class="t s7_931">Operand 2 </span><span id="t1u_931" class="t s7_931">Operand 3 </span><span id="t1v_931" class="t s7_931">Operand 4 </span>
<span id="t1w_931" class="t s8_931">RMI </span><span id="t1x_931" class="t s8_931">ModRM:reg (r, w) </span><span id="t1y_931" class="t s8_931">ModRM:r/m (r) </span><span id="t1z_931" class="t s8_931">imm8 </span><span id="t20_931" class="t s8_931">N/A </span>
<span id="t21_931" class="t s8_931">RVMI </span><span id="t22_931" class="t s8_931">ModRM:reg (w) </span><span id="t23_931" class="t s8_931">VEX.vvvv (r) </span><span id="t24_931" class="t s8_931">ModRM:r/m (r) </span><span id="t25_931" class="t s8_931">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
