/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta16x32m2fw (user specify : ts6n16ffcllsvta16x32m2fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:58:42*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta16x32m2fw_ssgnp0p765v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:58:42" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA16X32M2FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 4 ;
        word_width      : 32 ;
    }
    functional_peak_current : 35955.400000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1143.380640 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007340;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004233") ;
            }
            fall_power("scalar") {
                values ("0.004233") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007045;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004233") ;
            }
            fall_power("scalar") {
                values ("0.004233") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001685;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.742899, 0.758239, 0.776220, 0.804365, 0.848513" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004233") ;
            }
            fall_power("scalar") {
                values ("0.004233") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004012 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.137270, 0.154314, 0.174292, 0.205565, 0.254618" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.274396, 0.291440, 0.311418, 0.342691, 0.391744" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.825444, 0.842488, 0.862467, 0.893739, 0.942792" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.825444" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.783720") ;
            }
            fall_power("scalar") {
                values ("0.087080") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.714815") ;
            }
            fall_power("scalar") {
                values ("0.079424") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.749267") ;
            }
            fall_power("scalar") {
                values ("0.083252") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006584") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001827 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.231158, 0.246642, 0.266748, 0.304843, 0.369706",\
              "0.216675, 0.232160, 0.252265, 0.290360, 0.355224",\
              "0.199735, 0.215219, 0.235324, 0.273419, 0.338282",\
              "0.173405, 0.188889, 0.208994, 0.247089, 0.311953",\
              "0.135479, 0.150963, 0.171068, 0.209163, 0.274027"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.231158, 0.246642, 0.266748, 0.304843, 0.369706",\
              "0.216675, 0.232160, 0.252265, 0.290360, 0.355224",\
              "0.199735, 0.215219, 0.235324, 0.273419, 0.338282",\
              "0.173405, 0.188889, 0.208994, 0.247089, 0.311953",\
              "0.135479, 0.150963, 0.171068, 0.209163, 0.274027"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.126827, 0.119878, 0.110717, 0.097768, 0.080000",\
              "0.149848, 0.142898, 0.133737, 0.120788, 0.101938",\
              "0.177253, 0.170303, 0.161142, 0.148193, 0.129343",\
              "0.219633, 0.212684, 0.203522, 0.190574, 0.171723",\
              "0.285607, 0.278657, 0.269496, 0.256547, 0.237697"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.126827, 0.119878, 0.110717, 0.097768, 0.080000",\
              "0.149848, 0.142898, 0.133737, 0.120788, 0.101938",\
              "0.177253, 0.170303, 0.161142, 0.148193, 0.129343",\
              "0.219633, 0.212684, 0.203522, 0.190574, 0.171723",\
              "0.285607, 0.278657, 0.269496, 0.256547, 0.237697"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004233") ;
            }
            fall_power("scalar") {
                values ("0.004233") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001408 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172402, 0.186926, 0.207682, 0.243801, 0.301816",\
              "0.156249, 0.170773, 0.191529, 0.227648, 0.285663",\
              "0.136755, 0.151278, 0.172034, 0.208153, 0.266169",\
              "0.106499, 0.121023, 0.141778, 0.177897, 0.235913",\
              "0.059224, 0.073747, 0.094503, 0.130622, 0.188637"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172402, 0.186926, 0.207682, 0.243801, 0.301816",\
              "0.156249, 0.170773, 0.191529, 0.227648, 0.285663",\
              "0.136755, 0.151278, 0.172034, 0.208153, 0.266169",\
              "0.106499, 0.121023, 0.141778, 0.177897, 0.235913",\
              "0.059224, 0.073747, 0.094503, 0.130622, 0.188637"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.234500, 0.227874, 0.218877, 0.205322, 0.186344",\
              "0.257520, 0.250894, 0.241897, 0.228342, 0.209364",\
              "0.284925, 0.278299, 0.269302, 0.255747, 0.236769",\
              "0.327305, 0.320679, 0.311683, 0.298128, 0.279150",\
              "0.393279, 0.386653, 0.377656, 0.364101, 0.345123"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.234500, 0.227874, 0.218877, 0.205322, 0.186344",\
              "0.257520, 0.250894, 0.241897, 0.228342, 0.209364",\
              "0.284925, 0.278299, 0.269302, 0.255747, 0.236769",\
              "0.327305, 0.320679, 0.311683, 0.298128, 0.279150",\
              "0.393279, 0.386653, 0.377656, 0.364101, 0.345123"\
               ) ;
            }
        }

        
        pin(AA[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034549") ;
            }
            fall_power("scalar") {
                values ("0.034549") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001556 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.121024, 0.138220, 0.160414, 0.199370, 0.263047",\
              "0.104871, 0.122067, 0.144261, 0.183217, 0.246894",\
              "0.085377, 0.102572, 0.124767, 0.163722, 0.227399",\
              "0.055121, 0.072316, 0.094511, 0.133466, 0.197143",\
              "0.007846, 0.025041, 0.047236, 0.086191, 0.149868"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.121024, 0.138220, 0.160414, 0.199370, 0.263047",\
              "0.104871, 0.122067, 0.144261, 0.183217, 0.246894",\
              "0.085377, 0.102572, 0.124767, 0.163722, 0.227399",\
              "0.055121, 0.072316, 0.094511, 0.133466, 0.197143",\
              "0.007846, 0.025041, 0.047236, 0.086191, 0.149868"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.292400, 0.275160, 0.252980, 0.217839, 0.164809",\
              "0.308843, 0.291603, 0.269423, 0.234282, 0.181253",\
              "0.328418, 0.311178, 0.288998, 0.253857, 0.200827",\
              "0.358690, 0.341450, 0.319270, 0.284129, 0.231099",\
              "0.405814, 0.388574, 0.366394, 0.331253, 0.278223"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.292400, 0.275160, 0.252980, 0.217839, 0.164809",\
              "0.308843, 0.291603, 0.269423, 0.234282, 0.181253",\
              "0.328418, 0.311178, 0.288998, 0.253857, 0.200827",\
              "0.358690, 0.341450, 0.319270, 0.284129, 0.231099",\
              "0.405814, 0.388574, 0.366394, 0.331253, 0.278223"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009507") ;
            }
            fall_power("scalar") {
                values ("0.009507") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001551 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.137986, 0.155181, 0.177375, 0.216331, 0.282635",\
              "0.123503, 0.140699, 0.162893, 0.201848, 0.268153",\
              "0.106562, 0.123758, 0.145952, 0.184908, 0.251212",\
              "0.080232, 0.097427, 0.119622, 0.158578, 0.224883",\
              "0.042306, 0.059501, 0.081696, 0.120651, 0.186956"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.137986, 0.155181, 0.177375, 0.216331, 0.282635",\
              "0.123503, 0.140699, 0.162893, 0.201848, 0.268153",\
              "0.106562, 0.123758, 0.145952, 0.184908, 0.251212",\
              "0.080232, 0.097427, 0.119622, 0.158578, 0.224883",\
              "0.042306, 0.059501, 0.081696, 0.120651, 0.186956"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.240942, 0.224734, 0.205074, 0.172595, 0.120440",\
              "0.257385, 0.241177, 0.221517, 0.189038, 0.136883",\
              "0.276960, 0.260752, 0.241092, 0.208614, 0.156458",\
              "0.307231, 0.291023, 0.271363, 0.238885, 0.186729",\
              "0.354355, 0.338147, 0.318487, 0.286009, 0.233853"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.240942, 0.224734, 0.205074, 0.172595, 0.120440",\
              "0.257385, 0.241177, 0.221517, 0.189038, 0.136883",\
              "0.276960, 0.260752, 0.241092, 0.208614, 0.156458",\
              "0.307231, 0.291023, 0.271363, 0.238885, 0.186729",\
              "0.354355, 0.338147, 0.318487, 0.286009, 0.233853"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006753") ;
            }
            fall_power("scalar") {
                values ("0.006753") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004044 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.276195, 0.284004, 0.289540, 0.296545, 0.306341" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.613091, 0.620900, 0.626435, 0.633440, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.613091, 0.620900, 0.626435, 0.633440, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.613091" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.444869") ;
            }
            fall_power("scalar") {
                values ("0.667304") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007050") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001829 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255248, 0.271313, 0.291799, 0.330468, 0.395740",\
              "0.238140, 0.254204, 0.274691, 0.313360, 0.378630",\
              "0.219449, 0.235513, 0.256000, 0.294669, 0.359940",\
              "0.192937, 0.209001, 0.229488, 0.268157, 0.333427",\
              "0.151772, 0.167836, 0.188323, 0.226992, 0.292262"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255248, 0.271313, 0.291799, 0.330468, 0.395740",\
              "0.238140, 0.254204, 0.274691, 0.313360, 0.378630",\
              "0.219449, 0.235513, 0.256000, 0.294669, 0.359940",\
              "0.192937, 0.209001, 0.229488, 0.268157, 0.333427",\
              "0.151772, 0.167836, 0.188323, 0.226992, 0.292262"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123850, 0.116886, 0.107635, 0.094481, 0.080000",\
              "0.134624, 0.127659, 0.118408, 0.105254, 0.086200",\
              "0.142536, 0.135571, 0.126321, 0.113167, 0.094112",\
              "0.152577, 0.145613, 0.136362, 0.123208, 0.104153",\
              "0.166271, 0.159307, 0.150057, 0.136903, 0.117848"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.123850, 0.116886, 0.107635, 0.094481, 0.080000",\
              "0.134624, 0.127659, 0.118408, 0.105254, 0.086200",\
              "0.142536, 0.135571, 0.126321, 0.113167, 0.094112",\
              "0.152577, 0.145613, 0.136362, 0.123208, 0.104153",\
              "0.166271, 0.159307, 0.150057, 0.136903, 0.117848"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004822") ;
            }
            fall_power("scalar") {
                values ("0.004822") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001399 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.174650, 0.186088, 0.198616, 0.217610, 0.244006",\
              "0.167017, 0.178454, 0.190981, 0.209976, 0.236373",\
              "0.161314, 0.172753, 0.185280, 0.204274, 0.230671",\
              "0.154226, 0.165664, 0.178191, 0.197186, 0.223582",\
              "0.144394, 0.155831, 0.168358, 0.187353, 0.213750"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.174650, 0.186088, 0.198616, 0.217610, 0.244006",\
              "0.167017, 0.178454, 0.190981, 0.209976, 0.236373",\
              "0.161314, 0.172753, 0.185280, 0.204274, 0.230671",\
              "0.154226, 0.165664, 0.178191, 0.197186, 0.223582",\
              "0.144394, 0.155831, 0.168358, 0.187353, 0.213750"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159436, 0.153798, 0.148462, 0.140543, 0.129939",\
              "0.170209, 0.164572, 0.159235, 0.151316, 0.140712",\
              "0.178122, 0.172484, 0.167147, 0.159228, 0.148625",\
              "0.188163, 0.182525, 0.177189, 0.169270, 0.158666",\
              "0.201858, 0.196220, 0.190883, 0.182964, 0.172360"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159436, 0.153798, 0.148462, 0.140543, 0.129939",\
              "0.170209, 0.164572, 0.159235, 0.151316, 0.140712",\
              "0.178122, 0.172484, 0.167147, 0.159228, 0.148625",\
              "0.188163, 0.182525, 0.177189, 0.169270, 0.158666",\
              "0.201858, 0.196220, 0.190883, 0.182964, 0.172360"\
               ) ;
            }
        }

        
        pin(AB[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034549") ;
            }
            fall_power("scalar") {
                values ("0.034549") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.307412, 0.341368, 0.374321, 0.437719, 0.560344",\
              "0.315221, 0.349177, 0.382130, 0.445529, 0.568154",\
              "0.320756, 0.354712, 0.387665, 0.451063, 0.573689",\
              "0.327762, 0.361718, 0.394671, 0.458069, 0.580694",\
              "0.337557, 0.371513, 0.404466, 0.467865, 0.590490"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.307412, 0.341368, 0.374321, 0.437719, 0.560344",\
              "0.315221, 0.349177, 0.382130, 0.445529, 0.568154",\
              "0.320756, 0.354712, 0.387665, 0.451063, 0.573689",\
              "0.327762, 0.361718, 0.394671, 0.458069, 0.580694",\
              "0.337557, 0.371513, 0.404466, 0.467865, 0.590490"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.184856, 0.209573, 0.233216, 0.279156, 0.365947",\
              "0.192293, 0.217011, 0.240654, 0.286594, 0.373385",\
              "0.197565, 0.222282, 0.245925, 0.291865, 0.378656",\
              "0.204237, 0.228955, 0.252597, 0.298537, 0.385328",\
              "0.213566, 0.238284, 0.261927, 0.307866, 0.394657"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.184856, 0.209573, 0.233216, 0.279156, 0.365947",\
              "0.192293, 0.217011, 0.240654, 0.286594, 0.373385",\
              "0.197565, 0.222282, 0.245925, 0.291865, 0.378656",\
              "0.204237, 0.228955, 0.252597, 0.298537, 0.385328",\
              "0.213566, 0.238284, 0.261927, 0.307866, 0.394657"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.024243, 0.074532, 0.132700, 0.250517, 0.496973" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.024243, 0.074532, 0.132700, 0.250517, 0.496973" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.019833, 0.058145, 0.101179, 0.186454, 0.360274" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.019833, 0.058145, 0.101179, 0.186454, 0.360274" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003521, 0.003521, 0.003521, 0.003521, 0.003521") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.265256;
  }
  


}   /* cell() */

}   /* library() */

