/*
* Copyright (C) 1999-2019 John Källén.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2, or (at your option)
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; see the file COPYING.  If not, write to
* the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
*/

#include "stdafx.h"
#include <ostream>
#include <sstream>
#include "reko.h"

#include "functions.h"
#include "ComBase.h"
#include "NativeInstruction.h"
#include "ArmArchitecture.h"

class StringRenderer : public INativeInstructionWriter
{
public: 
	StringRenderer(std::ostringstream & stm) : stm(stm) {}
	STDMETHODIMP QueryInterface(REFIID riid, void ** ppvOut) override { return E_NOTIMPL; }
	STDMETHODIMP_(ULONG) AddRef() override { return 0; }
	STDMETHODIMP_(ULONG) Release() override { return 0; }
	STDMETHODIMP AddAnnotation(const char * a) override;
	STDMETHODIMP WriteMnemonic(const char * opcode) override;
	STDMETHODIMP WriteAddress(const char * formattedAddress, uint64_t uAddr) override;
	STDMETHODIMP Tab() override;
	STDMETHODIMP WriteString(const char * s) override;
	STDMETHODIMP WriteChar(wchar_t c) override;
	STDMETHODIMP WriteUInt32(uint32_t n) override;

private:
	std::ostringstream & stm;
};

NativeInstruction::NativeInstruction(cs_insn * instr, NativeInstructionInfo info) :
	instr(instr), info(info)
{
	AddRef();
}

NativeInstruction::~NativeInstruction()
{
	if (instr != nullptr)
		cs_free(instr, 1);
	Dump("Destroying instruction");
}


HRESULT STDAPICALLTYPE NativeInstruction::QueryInterface(REFIID iid, void ** ppvOut)
{
	//OLECHAR risky[200];
	//StringFromGUID2(iid, risky, sizeof(risky));
	//Dump("NativeInstruction::QI(%S)", risky);
	if (iid == IID_INativeInstruction || iid == IID_IUnknown)
	{
		AddRef();
		*ppvOut = static_cast<INativeInstruction *>(this);
		return S_OK;
	}
	*ppvOut = nullptr;
	return E_NOINTERFACE;
}

STDMETHODIMP NativeInstruction::GetInfo(NativeInstructionInfo * info)
{
	*info = this->info;
	return S_OK;
}

STDMETHODIMP NativeInstruction::Render(INativeInstructionWriter * w, MachineInstructionWriterOptions options)
{
	auto & writer = *w;
	if (this->instr == nullptr)
	{
		writer.WriteMnemonic("Invalid");
		return S_OK;
	}
	auto & instruction = *static_cast<cs_insn*>(this->instr);
	writer.WriteMnemonic(instruction.mnemonic);
	auto ops = instruction.detail->arm.operands;
	if (instruction.detail->arm.op_count < 1)
		return S_OK;
	writer.Tab();
	if (WriteRegisterSetInstruction(instruction, writer))
		return S_OK;
	Write(instruction, ops[0], writer, options);
	if (instruction.detail->arm.op_count < 2)
		return S_OK;
	writer.WriteString(",");
	Write(instruction, ops[1], writer, options);
	if (instruction.detail->arm.op_count < 3)
		return S_OK;
	writer.WriteString(",");
	Write(instruction, ops[2], writer, options);
	if (instruction.detail->arm.op_count < 4)
		return S_OK;
	writer.WriteString(",");
	Write(instruction, ops[3], writer, options);
	return S_OK;
}

const char * NativeInstruction::RegName(int reg)
{
	return ArmArchitecture::aRegs[reg - ARM_REG_APSR].Name;
}

bool NativeInstruction::WriteRegisterSetInstruction(const cs_insn & instr, INativeInstructionWriter & writer)
{
	auto iStart = 0;
	switch (instr.id)
	{
	case ARM_INS_POP:
	case ARM_INS_PUSH:
		break;
	case ARM_INS_LDM:
	case ARM_INS_STM:
	case ARM_INS_STMDB:
		Write(instr, instr.detail->arm.operands[0], writer, MachineInstructionWriterOptions::None);
		if (instr.detail->arm.writeback)
			writer.WriteString("!");
		iStart = 1;
		writer.WriteString(",");
		break;
	default:
		return false;
	}

	writer.WriteString("{");
	auto sep = "";
	auto regPrev = ARM_REG_INVALID;
	auto reg = ARM_REG_INVALID;
	for (int i = iStart; i < instr.detail->arm.op_count; ++i)
	{
		reg = static_cast<arm_reg>(instr.detail->arm.operands[i].reg);
		if (regPrev == ARM_REG_INVALID)
		{
			writer.WriteString(sep);
			writer.WriteString(RegName(reg));
			sep = ",";
		}
		else if (static_cast<int>(regPrev) + 1 == static_cast<int>(reg))
		{
			sep = "-";
		}
		else
		{
			if (sep[0] == '-')
			{
				writer.WriteString(sep);
				writer.WriteString(RegName(regPrev));
				sep = ",";
			}
			writer.WriteString(sep);
			writer.WriteString(RegName(reg));
			sep = ",";
		}
		regPrev = reg;
	}
	if (sep[0] == '-')
	{
		writer.WriteChar('-');
		writer.WriteString(RegName(reg));
	}
	writer.WriteString("}");
	return true;
}

static const char *  nosuffixRequired = ".Ee";

void NativeInstruction::Write(const cs_insn & insn, const cs_arm_op & op, INativeInstructionWriter & writer, MachineInstructionWriterOptions options)
{
	char risky[40];
	switch (op.type)
	{
	case ARM_OP_IMM:
		if (insn.id == ARM_INS_B ||
			insn.id == ARM_INS_BL ||
			insn.id == ARM_INS_BLX)
		{
			writer.WriteString("$");
			snprintf(risky, sizeof(risky), "%08X", op.imm);
			writer.WriteAddress(risky, static_cast<uint32_t>(op.imm));
		}
		else
		{
			writer.WriteString("#");
			WriteImmediateValue(op.imm, writer);
		}
		break;
	case ARM_OP_CIMM:
		snprintf(risky, sizeof(risky), "c%d", op.imm);
		writer.WriteString(risky);
		break;
	case ARM_OP_PIMM:
		snprintf(risky, sizeof(risky), "p%d", op.imm);
		writer.WriteString(risky);
		break;
	case ARM_OP_REG:
		if (op.subtracted)
			writer.WriteChar('-');
		writer.WriteString(RegName(op.reg));
		WriteShift(op, writer);
		break;
	case ARM_OP_SYSREG:
		writer.WriteString("$$ SYSREG NOT IMPLEMENTED YET");
		break;
	case ARM_OP_MEM:
		if (op.mem.base == ARM_REG_PC)
		{
			auto uAddr = static_cast<uint32_t>(insn.address + op.mem.disp) + 8u;
			if (op.mem.index == ARM_REG_INVALID &&
				((int)options & (int)MachineInstructionWriterOptions::ResolvePcRelativeAddress))
			{
				snprintf(risky, sizeof(risky), "%08X", uAddr);
				writer.WriteChar('[');
				writer.WriteAddress(risky, uAddr);
				writer.WriteChar(']');

				std::ostringstream stm;
				auto sr = StringRenderer(stm);
				WriteMemoryOperand(insn, op, sr);
				auto str = stm.str();
				writer.AddAnnotation(str.c_str());
			}
			else
			{
				WriteMemoryOperand(insn, op, writer);
				snprintf(risky, sizeof(risky), "%08X", uAddr);
				writer.AddAnnotation(risky);
			}
			return;
		}
		WriteMemoryOperand(insn, op, writer);
		break;
	case ARM_OP_SETEND:
		if (this->instr->detail->arm.operands[0].setend == ARM_SETEND_BE)
			writer.WriteString("be");
		else 
			writer.WriteString("le");
		break;
	case ARM_OP_FP:
		{
			auto suffix = (strcspn(risky, nosuffixRequired) == strlen(risky)) ? ".0" : "";
			snprintf(risky, sizeof(risky), "#%lf%s", op.fp, suffix);
			writer.WriteString(risky);
		}
		break;
	default:
		snprintf(risky, sizeof(risky), "$$ UNSUPPORTED operand type %d (%x)", op.type, op.type);
		writer.WriteString(risky);
		//throw new NotImplementedException(string.Format(
		//	"Can't disassemble {0} {1}. Unknown operand type: {2}",
		//	instruction.Mnemonic,
		//	instruction.Operand,
		//	op.Type));
	}
}

void NativeInstruction::WriteShift(const cs_arm_op & op, INativeInstructionWriter & writer)
{
	switch (op.shift.type)
	{
	case ARM_SFT_ASR: WriteImmShift("asr", op.shift.value, writer); break;
	case ARM_SFT_LSL: WriteImmShift("lsl", op.shift.value, writer); break;
	case ARM_SFT_LSR: WriteImmShift("lsr", op.shift.value, writer); break;
	case ARM_SFT_ROR: WriteImmShift("ror", op.shift.value, writer); break;
	case ARM_SFT_RRX: writer.WriteString(",rrx"); break;
	case ARM_SFT_ASR_REG: WriteRegShift("asr", op.shift.value, writer); break;
	case ARM_SFT_LSL_REG: WriteRegShift("lsl", op.shift.value, writer); break;
	case ARM_SFT_LSR_REG: WriteRegShift("lsr", op.shift.value, writer); break;
	case ARM_SFT_ROR_REG: WriteRegShift("ror", op.shift.value, writer); break;
	case ARM_SFT_RRX_REG: WriteRegShift("rrx", op.shift.value, writer); break;
	case ARM_SFT_INVALID: break;
	}
}

void NativeInstruction::WriteMemoryOperand(const cs_insn & insn, const cs_arm_op & op, INativeInstructionWriter & writer)
{
	writer.WriteString("[");
	writer.WriteString(RegName(op.mem.base));
	int displacement = op.mem.disp;
	if (displacement != 0)
	{
		if (true) // preincInternal.ArchitectureDetail)
		{
			writer.WriteString(",");
			if (displacement < 0)
			{
				displacement = -displacement;
				writer.WriteString("-");
			}
			writer.WriteString("#");
			WriteImmediateValue(displacement, writer);
			writer.WriteString("]");
			if (insn.detail->arm.writeback)
				writer.WriteString("!");
		}
		else
		{
			writer.WriteString("],");
			if (displacement < 0)
			{
				displacement = -displacement;
				writer.WriteString("-");
			}
			WriteImmediateValue(displacement, writer);
		}
	}
	else
	{
		if (op.mem.index != ARM_REG_INVALID)
		{
			writer.WriteString(",");
			if (op.subtracted)
				writer.WriteString("-");
			writer.WriteString(RegName(op.mem.index));
		}
		if (op.shift.type != ARM_SFT_INVALID)
		{
			WriteShift(op, writer);
		}
		writer.WriteChar(']');
		if (insn.detail->arm.writeback && IsLastOperand(insn, &op))
			writer.WriteString("!");
	}
}

void NativeInstruction::WriteImmShift(const char * op, int value, INativeInstructionWriter &writer)
{
	writer.WriteString(",");
	writer.WriteMnemonic(op);
	writer.WriteString(" #");
	WriteImmediateValue(value, writer);
}

void NativeInstruction::WriteRegShift(const char * op, int value, INativeInstructionWriter & writer)
{
	writer.WriteString(",");
	writer.WriteMnemonic(op);
	writer.WriteChar(' ');
	writer.WriteString(RegName(value));
}

void NativeInstruction::WriteImmediateValue(int imm8, INativeInstructionWriter & writer)
{
	if (imm8 > 256 && ((imm8 & (imm8 - 1)) == 0))
	{
		/* only one bit set, and that later than bit 8.
		* Represent as 1<<... .
		*/
		writer.WriteString("1<<");
		{
			uint32_t n = 0;
			while ((imm8 & 0x0F) == 0)
			{
				n += 4; imm8 = imm8 >> 4;
			}
			// Now imm8 is 1, 2, 4 or 8. 
			n += (uint32_t)((0x30002010 >> (int)(4 * (imm8 - 1))) & 15);
			writer.WriteUInt32(n);
		}
	}
	else
	{
		auto fmt = (-9 <= imm8 && imm8 <= 9) ? "%s%X" : "&%s%X";
		auto sign = "";
		if (((int)imm8) < 0 && ((int)imm8) > -100)
		{
			imm8 = -imm8;
			sign = "-";
		}
		char risky[200];
		snprintf(risky, sizeof(risky), fmt, sign, imm8);
		writer.WriteString(risky);
	}
}

STDMETHODIMP StringRenderer::AddAnnotation(const char * a)
{
	return S_OK;
}

STDMETHODIMP StringRenderer::WriteMnemonic(const char * opcode)
{
	stm << opcode;
	return S_OK;
}

STDMETHODIMP StringRenderer::WriteAddress(const char * formattedAddress, uint64_t uAddr)
{
	stm << formattedAddress;
	return S_OK;
}

STDMETHODIMP StringRenderer::Tab()
{
	stm << ' ';
	return S_OK;
}

STDMETHODIMP StringRenderer::WriteString(const char * s)
{
	stm << s;
	return S_OK;
}

STDMETHODIMP StringRenderer::WriteChar(wchar_t c)
{
	stm << c;
	return S_OK;
}

STDMETHODIMP StringRenderer::WriteUInt32(uint32_t n)
{
	stm << std::hex << n << std::dec;
	return S_OK;
}
