vmullo_(v128x16i,v128x16i)  c5 f8 77 66 90 c5 f9 10 02 c4 c1 79 d5 00 c5 f9 11 01 48 8b c1 c3
vmullo_(v128x16u,v128x16u)  c5 f8 77 66 90 c5 f9 10 02 c4 c1 79 d5 00 c5 f9 11 01 48 8b c1 c3
vmullo_(v128x32i,v128x32i)  c5 f8 77 66 90 c5 f9 10 02 c4 c2 79 40 00 c5 f9 11 01 48 8b c1 c3
vmullo_(v128x32u,v128x32u)  c5 f8 77 66 90 c5 f9 10 02 c4 c2 79 40 00 c5 f9 11 01 48 8b c1 c3
vmullo_(v256x16i,v256x16i)  c5 f8 77 66 90 c5 fd 10 02 c4 c1 7d d5 00 c5 fd 11 01 48 8b c1 c5 f8 77 c3
vmullo_(v256x16u,v256x16u)  c5 f8 77 66 90 c5 fd 10 02 c4 c1 7d d5 00 c5 fd 11 01 48 8b c1 c5 f8 77 c3
vmullo_(v256x32i,v256x32i)  c5 f8 77 66 90 c5 fd 10 02 c4 c2 7d 40 00 c5 fd 11 01 48 8b c1 c5 f8 77 c3
vmullo_(v256x32u,v256x32u)  c5 f8 77 66 90 c5 fd 10 02 c4 c2 7d 40 00 c5 fd 11 01 48 8b c1 c5 f8 77 c3
