// Seed: 3439586749
module module_0;
  wire id_2, id_3;
  wire id_4, id_5, id_6;
  assign id_1 = id_1;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri id_3,
    input tri id_4,
    id_13,
    output logic id_5,
    output uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply0 void id_9,
    input supply1 id_10,
    input tri0 id_11
);
  wire id_14, id_15;
  always id_13 = id_11;
  module_0 modCall_1 ();
  assign id_2 = id_11;
  wire id_16;
  always id_5 <= -1'h0;
  wire id_17;
endmodule
