# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model bsg_and_00000006_1
.inputs a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5]
.outputs o[0] o[1] o[2] o[3] o[4] o[5]
.names $false
.names $true
1
.names $undef
.names a_i[5] b_i[5] o[5]
11 1
.names a_i[4] b_i[4] o[4]
11 1
.names a_i[3] b_i[3] o[3]
11 1
.names a_i[2] b_i[2] o[2]
11 1
.names a_i[1] b_i[1] o[1]
11 1
.names a_i[0] b_i[0] o[0]
11 1
.end

.model bsg_and_00000007_1
.inputs a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6]
.names $false
.names $true
1
.names $undef
.names a_i[6] b_i[6] o[6]
11 1
.names a_i[5] b_i[5] o[5]
11 1
.names a_i[4] b_i[4] o[4]
11 1
.names a_i[3] b_i[3] o[3]
11 1
.names a_i[2] b_i[2] o[2]
11 1
.names a_i[1] b_i[1] o[1]
11 1
.names a_i[0] b_i[0] o[0]
11 1
.end

.model bsg_and_00000008_1
.inputs a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7]
.names $false
.names $true
1
.names $undef
.names a_i[7] b_i[7] o[7]
11 1
.names a_i[6] b_i[6] o[6]
11 1
.names a_i[5] b_i[5] o[5]
11 1
.names a_i[4] b_i[4] o[4]
11 1
.names a_i[3] b_i[3] o[3]
11 1
.names a_i[2] b_i[2] o[2]
11 1
.names a_i[1] b_i[1] o[1]
11 1
.names a_i[0] b_i[0] o[0]
11 1
.end

.model bsg_dff_en_0000000a_1
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=en_i Q=data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=en_i Q=data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=en_i Q=data_o[9]
.end

.model bsg_dff_en_0000000c_1
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=en_i Q=data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=en_i Q=data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=en_i Q=data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=data_i[10] E=en_i Q=data_o[10]
.subckt $_DFFE_PP_ C=clk_i D=data_i[11] E=en_i Q=data_o[11]
.end

.model bsg_dff_en_0000000e_1
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=en_i Q=data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=en_i Q=data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=en_i Q=data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=data_i[10] E=en_i Q=data_o[10]
.subckt $_DFFE_PP_ C=clk_i D=data_i[11] E=en_i Q=data_o[11]
.subckt $_DFFE_PP_ C=clk_i D=data_i[12] E=en_i Q=data_o[12]
.subckt $_DFFE_PP_ C=clk_i D=data_i[13] E=en_i Q=data_o[13]
.end

.model bsg_dff_en_00000010_1
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=en_i Q=data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=en_i Q=data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=en_i Q=data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=data_i[10] E=en_i Q=data_o[10]
.subckt $_DFFE_PP_ C=clk_i D=data_i[11] E=en_i Q=data_o[11]
.subckt $_DFFE_PP_ C=clk_i D=data_i[12] E=en_i Q=data_o[12]
.subckt $_DFFE_PP_ C=clk_i D=data_i[13] E=en_i Q=data_o[13]
.subckt $_DFFE_PP_ C=clk_i D=data_i[14] E=en_i Q=data_o[14]
.subckt $_DFFE_PP_ C=clk_i D=data_i[15] E=en_i Q=data_o[15]
.end

.model bsg_dff_en_rep_rep_7_100_645646362a201000_1
.inputs clk_i en_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[30] data_i[31] data_i[32] data_i[33] data_i[34] data_i[35] data_i[36] data_i[37] data_i[38] data_i[39] data_i[40] data_i[41] data_i[42] data_i[43] data_i[44] data_i[45] data_i[46] data_i[47] data_i[48] data_i[49] data_i[50] data_i[51] data_i[52] data_i[53] data_i[54] data_i[55] data_i[56] data_i[57] data_i[58] data_i[59] data_i[60] data_i[61] data_i[62] data_i[63] data_i[64] data_i[65] data_i[66] data_i[67] data_i[68] data_i[69] data_i[70] data_i[71] data_i[72] data_i[73] data_i[74] data_i[75] data_i[76] data_i[77] data_i[78] data_i[79] data_i[80] data_i[81] data_i[82] data_i[83] data_i[84] data_i[85] data_i[86] data_i[87] data_i[88] data_i[89] data_i[90] data_i[91] data_i[92] data_i[93] data_i[94] data_i[95] data_i[96] data_i[97] data_i[98] data_i[99]
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[30] data_o[31] data_o[32] data_o[33] data_o[34] data_o[35] data_o[36] data_o[37] data_o[38] data_o[39] data_o[40] data_o[41] data_o[42] data_o[43] data_o[44] data_o[45] data_o[46] data_o[47] data_o[48] data_o[49] data_o[50] data_o[51] data_o[52] data_o[53] data_o[54] data_o[55] data_o[56] data_o[57] data_o[58] data_o[59] data_o[60] data_o[61] data_o[62] data_o[63] data_o[64] data_o[65] data_o[66] data_o[67] data_o[68] data_o[69] data_o[70] data_o[71] data_o[72] data_o[73] data_o[74] data_o[75] data_o[76] data_o[77] data_o[78] data_o[79] data_o[80] data_o[81] data_o[82] data_o[83] data_o[84] data_o[85] data_o[86] data_o[87] data_o[88] data_o[89] data_o[90] data_o[91] data_o[92] data_o[93] data_o[94] data_o[95] data_o[96] data_o[97] data_o[98] data_o[99]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=en_i Q=data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=en_i Q=data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=en_i Q=data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=data_i[10] E=en_i Q=data_o[10]
.subckt $_DFFE_PP_ C=clk_i D=data_i[11] E=en_i Q=data_o[11]
.subckt $_DFFE_PP_ C=clk_i D=data_i[12] E=en_i Q=data_o[12]
.subckt $_DFFE_PP_ C=clk_i D=data_i[13] E=en_i Q=data_o[13]
.subckt $_DFFE_PP_ C=clk_i D=data_i[14] E=en_i Q=data_o[14]
.subckt $_DFFE_PP_ C=clk_i D=data_i[15] E=en_i Q=data_o[15]
.subckt $_DFFE_PP_ C=clk_i D=data_i[16] E=en_i Q=data_o[16]
.subckt $_DFFE_PP_ C=clk_i D=data_i[17] E=en_i Q=data_o[17]
.subckt $_DFFE_PP_ C=clk_i D=data_i[18] E=en_i Q=data_o[18]
.subckt $_DFFE_PP_ C=clk_i D=data_i[19] E=en_i Q=data_o[19]
.subckt $_DFFE_PP_ C=clk_i D=data_i[20] E=en_i Q=data_o[20]
.subckt $_DFFE_PP_ C=clk_i D=data_i[21] E=en_i Q=data_o[21]
.subckt $_DFFE_PP_ C=clk_i D=data_i[22] E=en_i Q=data_o[22]
.subckt $_DFFE_PP_ C=clk_i D=data_i[23] E=en_i Q=data_o[23]
.subckt $_DFFE_PP_ C=clk_i D=data_i[24] E=en_i Q=data_o[24]
.subckt $_DFFE_PP_ C=clk_i D=data_i[25] E=en_i Q=data_o[25]
.subckt $_DFFE_PP_ C=clk_i D=data_i[26] E=en_i Q=data_o[26]
.subckt $_DFFE_PP_ C=clk_i D=data_i[27] E=en_i Q=data_o[27]
.subckt $_DFFE_PP_ C=clk_i D=data_i[28] E=en_i Q=data_o[28]
.subckt $_DFFE_PP_ C=clk_i D=data_i[29] E=en_i Q=data_o[29]
.subckt $_DFFE_PP_ C=clk_i D=data_i[30] E=en_i Q=data_o[30]
.subckt $_DFFE_PP_ C=clk_i D=data_i[31] E=en_i Q=data_o[31]
.subckt $_DFFE_PP_ C=clk_i D=data_i[32] E=en_i Q=data_o[32]
.subckt $_DFFE_PP_ C=clk_i D=data_i[33] E=en_i Q=data_o[33]
.subckt $_DFFE_PP_ C=clk_i D=data_i[34] E=en_i Q=data_o[34]
.subckt $_DFFE_PP_ C=clk_i D=data_i[35] E=en_i Q=data_o[35]
.subckt $_DFFE_PP_ C=clk_i D=data_i[36] E=en_i Q=data_o[36]
.subckt $_DFFE_PP_ C=clk_i D=data_i[37] E=en_i Q=data_o[37]
.subckt $_DFFE_PP_ C=clk_i D=data_i[38] E=en_i Q=data_o[38]
.subckt $_DFFE_PP_ C=clk_i D=data_i[39] E=en_i Q=data_o[39]
.subckt $_DFFE_PP_ C=clk_i D=data_i[40] E=en_i Q=data_o[40]
.subckt $_DFFE_PP_ C=clk_i D=data_i[41] E=en_i Q=data_o[41]
.subckt $_DFFE_PP_ C=clk_i D=data_i[42] E=en_i Q=data_o[42]
.subckt $_DFFE_PP_ C=clk_i D=data_i[43] E=en_i Q=data_o[43]
.subckt $_DFFE_PP_ C=clk_i D=data_i[44] E=en_i Q=data_o[44]
.subckt $_DFFE_PP_ C=clk_i D=data_i[45] E=en_i Q=data_o[45]
.subckt $_DFFE_PP_ C=clk_i D=data_i[46] E=en_i Q=data_o[46]
.subckt $_DFFE_PP_ C=clk_i D=data_i[47] E=en_i Q=data_o[47]
.subckt $_DFFE_PP_ C=clk_i D=data_i[48] E=en_i Q=data_o[48]
.subckt $_DFFE_PP_ C=clk_i D=data_i[49] E=en_i Q=data_o[49]
.subckt $_DFFE_PP_ C=clk_i D=data_i[50] E=en_i Q=data_o[50]
.subckt $_DFFE_PP_ C=clk_i D=data_i[51] E=en_i Q=data_o[51]
.subckt $_DFFE_PP_ C=clk_i D=data_i[52] E=en_i Q=data_o[52]
.subckt $_DFFE_PP_ C=clk_i D=data_i[53] E=en_i Q=data_o[53]
.subckt $_DFFE_PP_ C=clk_i D=data_i[54] E=en_i Q=data_o[54]
.subckt $_DFFE_PP_ C=clk_i D=data_i[55] E=en_i Q=data_o[55]
.subckt $_DFFE_PP_ C=clk_i D=data_i[56] E=en_i Q=data_o[56]
.subckt $_DFFE_PP_ C=clk_i D=data_i[57] E=en_i Q=data_o[57]
.subckt $_DFFE_PP_ C=clk_i D=data_i[58] E=en_i Q=data_o[58]
.subckt $_DFFE_PP_ C=clk_i D=data_i[59] E=en_i Q=data_o[59]
.subckt $_DFFE_PP_ C=clk_i D=data_i[60] E=en_i Q=data_o[60]
.subckt $_DFFE_PP_ C=clk_i D=data_i[61] E=en_i Q=data_o[61]
.subckt $_DFFE_PP_ C=clk_i D=data_i[62] E=en_i Q=data_o[62]
.subckt $_DFFE_PP_ C=clk_i D=data_i[63] E=en_i Q=data_o[63]
.subckt $_DFFE_PP_ C=clk_i D=data_i[64] E=en_i Q=data_o[64]
.subckt $_DFFE_PP_ C=clk_i D=data_i[65] E=en_i Q=data_o[65]
.subckt $_DFFE_PP_ C=clk_i D=data_i[66] E=en_i Q=data_o[66]
.subckt $_DFFE_PP_ C=clk_i D=data_i[67] E=en_i Q=data_o[67]
.subckt $_DFFE_PP_ C=clk_i D=data_i[68] E=en_i Q=data_o[68]
.subckt $_DFFE_PP_ C=clk_i D=data_i[69] E=en_i Q=data_o[69]
.subckt $_DFFE_PP_ C=clk_i D=data_i[70] E=en_i Q=data_o[70]
.subckt $_DFFE_PP_ C=clk_i D=data_i[71] E=en_i Q=data_o[71]
.subckt $_DFFE_PP_ C=clk_i D=data_i[72] E=en_i Q=data_o[72]
.subckt $_DFFE_PP_ C=clk_i D=data_i[73] E=en_i Q=data_o[73]
.subckt $_DFFE_PP_ C=clk_i D=data_i[74] E=en_i Q=data_o[74]
.subckt $_DFFE_PP_ C=clk_i D=data_i[75] E=en_i Q=data_o[75]
.subckt $_DFFE_PP_ C=clk_i D=data_i[76] E=en_i Q=data_o[76]
.subckt $_DFFE_PP_ C=clk_i D=data_i[77] E=en_i Q=data_o[77]
.subckt $_DFFE_PP_ C=clk_i D=data_i[78] E=en_i Q=data_o[78]
.subckt $_DFFE_PP_ C=clk_i D=data_i[79] E=en_i Q=data_o[79]
.subckt $_DFFE_PP_ C=clk_i D=data_i[80] E=en_i Q=data_o[80]
.subckt $_DFFE_PP_ C=clk_i D=data_i[81] E=en_i Q=data_o[81]
.subckt $_DFFE_PP_ C=clk_i D=data_i[82] E=en_i Q=data_o[82]
.subckt $_DFFE_PP_ C=clk_i D=data_i[83] E=en_i Q=data_o[83]
.subckt $_DFFE_PP_ C=clk_i D=data_i[84] E=en_i Q=data_o[84]
.subckt $_DFFE_PP_ C=clk_i D=data_i[85] E=en_i Q=data_o[85]
.subckt $_DFFE_PP_ C=clk_i D=data_i[86] E=en_i Q=data_o[86]
.subckt $_DFFE_PP_ C=clk_i D=data_i[87] E=en_i Q=data_o[87]
.subckt $_DFFE_PP_ C=clk_i D=data_i[88] E=en_i Q=data_o[88]
.subckt $_DFFE_PP_ C=clk_i D=data_i[89] E=en_i Q=data_o[89]
.subckt $_DFFE_PP_ C=clk_i D=data_i[90] E=en_i Q=data_o[90]
.subckt $_DFFE_PP_ C=clk_i D=data_i[91] E=en_i Q=data_o[91]
.subckt $_DFFE_PP_ C=clk_i D=data_i[92] E=en_i Q=data_o[92]
.subckt $_DFFE_PP_ C=clk_i D=data_i[93] E=en_i Q=data_o[93]
.subckt $_DFFE_PP_ C=clk_i D=data_i[94] E=en_i Q=data_o[94]
.subckt $_DFFE_PP_ C=clk_i D=data_i[95] E=en_i Q=data_o[95]
.subckt $_DFFE_PP_ C=clk_i D=data_i[96] E=en_i Q=data_o[96]
.subckt $_DFFE_PP_ C=clk_i D=data_i[97] E=en_i Q=data_o[97]
.subckt $_DFFE_PP_ C=clk_i D=data_i[98] E=en_i Q=data_o[98]
.subckt $_DFFE_PP_ C=clk_i D=data_i[99] E=en_i Q=data_o[99]
.end

.model bsg_dff_en_width_p11_harden_p1
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=en_i Q=data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=en_i Q=data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=en_i Q=data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=data_i[10] E=en_i Q=data_o[10]
.end

.model bsg_dff_en_width_p5_harden_p1
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.end

.model bsg_dff_en_width_p6_harden_p1
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.end

.model bsg_dff_en_width_p7_harden_p1
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.end

.model bsg_dff_en_width_p8_harden_p1
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=en_i Q=data_o[7]
.end

.model bsg_mul_32_32_harden_p1_pipeline_p1
.inputs clk_i en_i x_i[0] x_i[1] x_i[2] x_i[3] x_i[4] x_i[5] x_i[6] x_i[7] x_i[8] x_i[9] x_i[10] x_i[11] x_i[12] x_i[13] x_i[14] x_i[15] x_i[16] x_i[17] x_i[18] x_i[19] x_i[20] x_i[21] x_i[22] x_i[23] x_i[24] x_i[25] x_i[26] x_i[27] x_i[28] x_i[29] x_i[30] x_i[31] y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs z_o[0] z_o[1] z_o[2] z_o[3] z_o[4] z_o[5] z_o[6] z_o[7] z_o[8] z_o[9] z_o[10] z_o[11] z_o[12] z_o[13] z_o[14] z_o[15] z_o[16] z_o[17] z_o[18] z_o[19] z_o[20] z_o[21] z_o[22] z_o[23] z_o[24] z_o[25] z_o[26] z_o[27] z_o[28] z_o[29] z_o[30] z_o[31] z_o[32] z_o[33] z_o[34] z_o[35] z_o[36] z_o[37] z_o[38] z_o[39] z_o[40] z_o[41] z_o[42] z_o[43] z_o[44] z_o[45] z_o[46] z_o[47] z_o[48] z_o[49] z_o[50] z_o[51] z_o[52] z_o[53] z_o[54] z_o[55] z_o[56] z_o[57] z_o[58] z_o[59] z_o[60] z_o[61] z_o[62] z_o[63]
.names $false
.names $true
1
.names $undef
.names brr2.rof_5__br.bb4bh.ci_local[4] brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names brr3.rof_5__br.bb4bh.ci_local[4] brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names brr0.rof_5__br.bb4bh.ci_local[2] brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
0 1
.names brr1.rof_5__br.bb4bh.ci_local[4] brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names brr2.c_o[40] brr2.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0
0 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_7__c.csa_1.s_o
0 1
.names brr3.c_o[40] brr3.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0
0 1
.names brr0.c_o[38] brr0.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
0 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_5__c.csa_1.s_o
0 1
.names brr1.c_o[40] brr1.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0
0 1
.names crr01.cl_o crr01.rof_5__cr.rof_7__c.csa_1.s_o
0 1
.names gbd.blk_3__macro_ba.o[0] crr01.cl_o crr03.i[86]
11 1
.names gbd.blk_3__macro_ba.o[0] crr01.cl_o crr03.i[35]
10 1
01 1
.names pipe0_dffe_s30_r.data_o[2] pipe0_dffe_c30_r.data_o[1] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[2]
11 1
.names pipe0_dffe_s30_r.data_o[4] pipe0_dffe_c30_r.data_o[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[4]
11 1
.names pipe0_dffe_s30_r.data_o[5] pipe0_dffe_c30_r.data_o[4] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[5]
11 1
.names pipe0_dffe_c42_01s_r.data_o[2] pipe0_dffe_c42_01c_r.data_o[1] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[8]
11 1
.names pipe0_dffe_c42_01s_r.data_o[3] pipe0_dffe_c42_01c_r.data_o[2] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[9]
11 1
.names pipe0_dffe_c42_01s_r.data_o[4] pipe0_dffe_c42_01c_r.data_o[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[10]
11 1
.names pipe0_dffe_c42_01s_r.data_o[5] pipe0_dffe_c42_01c_r.data_o[4] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[11]
11 1
.names pipe0_dffe_c42_01s_r.data_o[6] pipe0_dffe_c42_01c_r.data_o[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[12]
11 1
.names pipe0_dffe_c42_01s_r.data_o[7] pipe0_dffe_c42_01c_r.data_o[6] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[13]
11 1
.names pipe_bt2.i[4] pipe_bt2.i[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[16]
11 1
.names pipe_bt2.i[6] pipe_bt2.i[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[17]
11 1
.names pipe_bt2.i[8] pipe_bt2.i[7] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[18]
11 1
.names pipe_bt2.i[10] pipe_bt2.i[9] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[19]
11 1
.names pipe_bt2.i[12] pipe_bt2.i[11] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[20]
11 1
.names pipe_bt2.i[14] pipe_bt2.i[13] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[21]
11 1
.names pipe_bt2.i[16] pipe_bt2.i[15] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[22]
11 1
.names pipe_bt2.i[18] pipe_bt2.i[17] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[23]
11 1
.names pipe_bt2.i[20] pipe_bt2.i[19] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[24]
11 1
.names pipe_bt2.i[22] pipe_bt2.i[21] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[25]
11 1
.names pipe_bt2.i[24] pipe_bt2.i[23] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[26]
11 1
.names pipe_bt2.i[26] pipe_bt2.i[25] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[27]
11 1
.names pipe_bt2.i[28] pipe_bt2.i[27] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[28]
11 1
.names pipe_bt2.i[30] pipe_bt2.i[29] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[29]
11 1
.names gb.rof_0__rof_1__csa.s_o gb.c_o[0] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[31]
11 1
.names gb.rof_0__rof_2__csa.s_o gb.c_o[1] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[32]
11 1
.names gb.rof_0__rof_3__csa.s_o gb.c_o[2] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[33]
11 1
.names gb.rof_0__rof_4__csa.s_o gb.c_o[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[34]
11 1
.names gb.rof_1__rof_0__csa.s_o gb.c_o[4] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[35]
11 1
.names gb.rof_1__rof_1__csa.s_o gb.c_o[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[36]
11 1
.names gb.rof_1__rof_2__csa.s_o gb.c_o[6] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[37]
11 1
.names gb.rof_1__rof_3__csa.s_o gb.c_o[7] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[38]
11 1
.names gb.rof_1__rof_4__csa.s_o gb.c_o[8] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[39]
11 1
.names gb.rof_1__rof_5__csa.s_o gb.c_o[9] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[40]
11 1
.names gb.rof_2__rof_0__csa.s_o gb.c_o[10] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[41]
11 1
.names gb.rof_2__rof_1__csa.s_o gb.c_o[11] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[42]
11 1
.names gb.rof_2__rof_2__csa.s_o gb.c_o[12] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[43]
11 1
.names gb.rof_2__rof_3__csa.s_o gb.c_o[13] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[44]
11 1
.names gb.rof_2__rof_4__csa.s_o gb.c_o[14] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[45]
11 1
.names gb.rof_2__rof_5__csa.s_o gb.c_o[15] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[46]
11 1
.names gb.rof_2__rof_6__csa.s_o gb.c_o[16] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[47]
11 1
.names gb.rof_2__rof_7__csa.s_o gb.c_o[17] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[48]
11 1
.names gb.rof_3__rof_0__csa.s_o gb.c_o[18] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[49]
11 1
.names gb.rof_3__rof_1__csa.s_o gb.c_o[19] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[50]
11 1
.names gb.rof_3__rof_2__csa.s_o gb.c_o[20] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[51]
11 1
.names gb.rof_3__rof_3__csa.s_o gb.c_o[21] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[52]
11 1
.names gb.rof_3__rof_4__csa.s_o gb.c_o[22] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[53]
11 1
.names gb.rof_3__rof_5__csa.s_o gb.c_o[23] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[54]
11 1
.names gb.rof_3__rof_6__csa.s_o gb.c_o[24] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[55]
11 1
.names gb.rof_3__rof_7__csa.s_o gb.c_o[25] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[56]
11 1
.names gb.rof_4__rof_0__csa.s_o gb.c_o[26] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[57]
11 1
.names gb.rof_4__rof_1__csa.s_o gb.c_o[27] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[58]
11 1
.names gb.rof_4__rof_2__csa.s_o gb.c_o[28] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[59]
11 1
.names gb.rof_4__rof_3__csa.s_o gb.c_o[29] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[60]
11 1
.names gb.rof_4__rof_4__csa.s_o gb.c_o[30] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[61]
11 1
.names gb.rof_4__rof_5__csa.s_o gb.c_o[31] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[62]
11 1
.names pipe0_dffe_s30_r.data_o[2] pipe0_dffe_c30_r.data_o[1] z_o[2]
10 1
01 1
.names pipe0_dffe_s30_r.data_o[4] pipe0_dffe_c30_r.data_o[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4]
10 1
01 1
.names pipe0_dffe_s30_r.data_o[5] pipe0_dffe_c30_r.data_o[4] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5]
10 1
01 1
.names pipe0_dffe_c42_01s_r.data_o[2] pipe0_dffe_c42_01c_r.data_o[1] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8]
10 1
01 1
.names pipe0_dffe_c42_01s_r.data_o[3] pipe0_dffe_c42_01c_r.data_o[2] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9]
10 1
01 1
.names pipe0_dffe_c42_01s_r.data_o[4] pipe0_dffe_c42_01c_r.data_o[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10]
10 1
01 1
.names pipe0_dffe_c42_01s_r.data_o[5] pipe0_dffe_c42_01c_r.data_o[4] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11]
10 1
01 1
.names pipe0_dffe_c42_01s_r.data_o[6] pipe0_dffe_c42_01c_r.data_o[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12]
10 1
01 1
.names pipe0_dffe_c42_01s_r.data_o[7] pipe0_dffe_c42_01c_r.data_o[6] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13]
10 1
01 1
.names pipe_bt2.i[4] pipe_bt2.i[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16]
10 1
01 1
.names pipe_bt2.i[6] pipe_bt2.i[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17]
10 1
01 1
.names pipe_bt2.i[8] pipe_bt2.i[7] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18]
10 1
01 1
.names pipe_bt2.i[10] pipe_bt2.i[9] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19]
10 1
01 1
.names pipe_bt2.i[12] pipe_bt2.i[11] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20]
10 1
01 1
.names pipe_bt2.i[14] pipe_bt2.i[13] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21]
10 1
01 1
.names pipe_bt2.i[16] pipe_bt2.i[15] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22]
10 1
01 1
.names pipe_bt2.i[18] pipe_bt2.i[17] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23]
10 1
01 1
.names pipe_bt2.i[20] pipe_bt2.i[19] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24]
10 1
01 1
.names pipe_bt2.i[22] pipe_bt2.i[21] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25]
10 1
01 1
.names pipe_bt2.i[24] pipe_bt2.i[23] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26]
10 1
01 1
.names pipe_bt2.i[26] pipe_bt2.i[25] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27]
10 1
01 1
.names pipe_bt2.i[28] pipe_bt2.i[27] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28]
10 1
01 1
.names pipe_bt2.i[30] pipe_bt2.i[29] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29]
10 1
01 1
.names gb.rof_0__rof_1__csa.s_o gb.c_o[0] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[31]
10 1
01 1
.names gb.rof_0__rof_2__csa.s_o gb.c_o[1] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32]
10 1
01 1
.names gb.rof_0__rof_3__csa.s_o gb.c_o[2] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33]
10 1
01 1
.names gb.rof_0__rof_4__csa.s_o gb.c_o[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34]
10 1
01 1
.names gb.rof_1__rof_0__csa.s_o gb.c_o[4] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35]
10 1
01 1
.names gb.rof_1__rof_1__csa.s_o gb.c_o[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36]
10 1
01 1
.names gb.rof_1__rof_2__csa.s_o gb.c_o[6] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37]
10 1
01 1
.names gb.rof_1__rof_3__csa.s_o gb.c_o[7] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38]
10 1
01 1
.names gb.rof_1__rof_4__csa.s_o gb.c_o[8] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39]
10 1
01 1
.names gb.rof_1__rof_5__csa.s_o gb.c_o[9] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40]
10 1
01 1
.names gb.rof_2__rof_0__csa.s_o gb.c_o[10] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41]
10 1
01 1
.names gb.rof_2__rof_1__csa.s_o gb.c_o[11] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42]
10 1
01 1
.names gb.rof_2__rof_2__csa.s_o gb.c_o[12] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43]
10 1
01 1
.names gb.rof_2__rof_3__csa.s_o gb.c_o[13] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44]
10 1
01 1
.names gb.rof_2__rof_4__csa.s_o gb.c_o[14] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45]
10 1
01 1
.names gb.rof_2__rof_5__csa.s_o gb.c_o[15] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46]
10 1
01 1
.names gb.rof_2__rof_6__csa.s_o gb.c_o[16] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47]
10 1
01 1
.names gb.rof_2__rof_7__csa.s_o gb.c_o[17] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48]
10 1
01 1
.names gb.rof_3__rof_0__csa.s_o gb.c_o[18] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49]
10 1
01 1
.names gb.rof_3__rof_1__csa.s_o gb.c_o[19] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50]
10 1
01 1
.names gb.rof_3__rof_2__csa.s_o gb.c_o[20] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51]
10 1
01 1
.names gb.rof_3__rof_3__csa.s_o gb.c_o[21] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52]
10 1
01 1
.names gb.rof_3__rof_4__csa.s_o gb.c_o[22] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53]
10 1
01 1
.names gb.rof_3__rof_5__csa.s_o gb.c_o[23] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54]
10 1
01 1
.names gb.rof_3__rof_6__csa.s_o gb.c_o[24] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55]
10 1
01 1
.names gb.rof_3__rof_7__csa.s_o gb.c_o[25] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56]
10 1
01 1
.names gb.rof_4__rof_0__csa.s_o gb.c_o[26] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57]
10 1
01 1
.names gb.rof_4__rof_1__csa.s_o gb.c_o[27] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58]
10 1
01 1
.names gb.rof_4__rof_2__csa.s_o gb.c_o[28] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59]
10 1
01 1
.names gb.rof_4__rof_3__csa.s_o gb.c_o[29] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60]
10 1
01 1
.names gb.rof_4__rof_4__csa.s_o gb.c_o[30] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61]
10 1
01 1
.names gb.rof_4__rof_5__csa.s_o gb.c_o[31] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[62]
10 1
01 1
.names gb.rof_4__rof_6__csa.s_o gb.c_o[32] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[63]
10 1
01 1
.names pipe0_dffe_s30_r.data_o[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[2] z_o[3]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] z_o[4]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[4] z_o[5]
10 1
01 1
.names pipe0_dffe_c42_01s_r.data_o[0] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[5] z_o[6]
10 1
01 1
.names pipe0_dffe_c42_01s_r.data_o[1] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[6] z_o[7]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] z_o[8]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[8] z_o[9]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[9] z_o[10]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[10] z_o[11]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11] z_o[12]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[12] z_o[13]
10 1
01 1
.names pipe_bt2.i[0] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[13] z_o[14]
10 1
01 1
.names pipe_bt2.i[2] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[14] z_o[15]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] z_o[16]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[16] z_o[17]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[17] z_o[18]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[18] z_o[19]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19] z_o[20]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[20] z_o[21]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[21] z_o[22]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[22] z_o[23]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] z_o[24]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[24] z_o[25]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[25] z_o[26]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[26] z_o[27]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27] z_o[28]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[28] z_o[29]
10 1
01 1
.names gb.rof_0__rof_0__csa.s_o $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[29] z_o[30]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[31] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[30] z_o[31]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] z_o[32]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[32] z_o[33]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[33] z_o[34]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[34] z_o[35]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35] z_o[36]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[36] z_o[37]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[37] z_o[38]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[38] z_o[39]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] z_o[40]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[40] z_o[41]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[41] z_o[42]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[42] z_o[43]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43] z_o[44]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[44] z_o[45]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[45] z_o[46]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[46] z_o[47]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] z_o[48]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[48] z_o[49]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[49] z_o[50]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[50] z_o[51]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51] z_o[52]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[52] z_o[53]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[53] z_o[54]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[54] z_o[55]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] z_o[56]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[56] z_o[57]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[57] z_o[58]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[58] z_o[59]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59] z_o[60]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[60] z_o[61]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[62] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[61] z_o[62]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[63] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[62] z_o[63]
10 1
01 1
.names pipe0_dffe_s30_r.data_o[3] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[2] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3]
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[4] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1173_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[8] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1179_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[10] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1182_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[12] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1185_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[16] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1191_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[18] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1194_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[20] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1197_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[22] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1200_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[24] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1203_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[26] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1206_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[28] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1209_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[32] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1215_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[34] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1218_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[36] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1221_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[38] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1224_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[40] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1227_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[42] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1230_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[44] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1233_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[46] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1236_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[48] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1239_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[50] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1242_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[52] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1245_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[54] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1248_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[56] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1251_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[58] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1254_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[60] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1257_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1178_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1174_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1266_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1184_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1180_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1269_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1190_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1186_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1272_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1196_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1192_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1275_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1202_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1198_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1278_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1208_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1204_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1281_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1214_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1210_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1284_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1220_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1216_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1287_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1226_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1222_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1290_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1232_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1228_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1293_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1238_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1234_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1296_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1244_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1240_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1299_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1250_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1246_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1302_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1256_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1252_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1305_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1268_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1311_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1274_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1270_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1314_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1280_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1276_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1317_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1286_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1282_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1320_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1292_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1288_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1323_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1298_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1294_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1326_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1304_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1300_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1329_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1316_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1335_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1322_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1318_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1338_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1328_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1324_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1341_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1340_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1347_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1175_Y
11 1
.names pipe0_dffe_c42_01s_r.data_o[1] pipe0_dffe_c42_01s_r.data_o[0] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1178_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1181_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1184_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1187_Y
11 1
.names pipe_bt2.i[2] pipe_bt2.i[0] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1190_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1193_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1196_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1199_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1202_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1205_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1208_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1211_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[31] gb.rof_0__rof_0__csa.s_o $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1214_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1217_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1220_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1223_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1226_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1229_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1232_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1235_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1238_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1241_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1244_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1247_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1250_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1253_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1256_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1259_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1178_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1175_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1268_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1184_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1181_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1271_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1190_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1187_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1274_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1196_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1193_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1277_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1202_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1199_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1280_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1208_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1205_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1283_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1214_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1211_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1286_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1220_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1217_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1289_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1226_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1223_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1292_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1232_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1229_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1295_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1238_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1235_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1298_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1244_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1241_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1301_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1250_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1247_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1304_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1256_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1253_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1307_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1274_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1271_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1316_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1280_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1277_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1319_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1286_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1283_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1322_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1292_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1289_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1325_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1298_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1295_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1328_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1304_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1301_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1331_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1322_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1319_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1340_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1328_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1325_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1343_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1343_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1356_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1319_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1359_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1325_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1362_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1331_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1365_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1271_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1368_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1277_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1371_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1283_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1374_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1289_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1377_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1295_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1380_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1301_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1383_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1307_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1386_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1175_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1389_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1181_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1392_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1187_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1395_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1193_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1398_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1199_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1401_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1205_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1404_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1211_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1407_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1217_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1410_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1223_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1413_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1229_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1416_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1235_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1419_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1241_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1422_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1247_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1425_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1253_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1428_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1259_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1431_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1437_Y
11 1
.names pipe0_dffe_c42_01s_r.data_o[0] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[5] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[6]
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1443_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[9] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1446_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1449_Y
11 1
.names pipe_bt2.i[0] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[13] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[14]
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1455_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[17] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1458_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1461_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[21] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1464_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1467_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[25] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1470_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1473_Y
11 1
.names gb.rof_0__rof_0__csa.s_o $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[29] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[30]
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1479_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[33] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1482_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1485_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[37] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1488_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1491_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[41] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1494_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1497_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[45] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1500_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1503_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[49] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1506_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1509_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[53] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1512_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1515_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[57] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1518_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1521_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[62] $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[61] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1524_Y
11 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[5] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1173_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1174_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[9] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1179_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1180_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[11] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1182_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1183_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[13] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1185_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1186_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[17] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1191_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1192_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[19] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1194_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1195_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[21] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1197_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1198_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[23] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1200_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1201_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[25] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1203_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1204_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[27] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1206_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1207_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[29] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1209_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1210_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[33] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1215_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1216_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[35] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1218_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1219_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[37] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1221_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1222_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[39] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1224_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1225_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[41] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1227_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1228_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[43] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1230_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1231_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[45] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1233_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1234_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[47] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1236_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1237_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[49] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1239_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1240_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[51] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1242_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1243_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[53] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1245_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1246_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[55] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1248_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1249_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[57] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1251_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1252_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[59] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1254_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1255_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[61] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1257_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1258_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1183_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1269_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1270_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1195_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1275_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1276_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1201_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1278_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1279_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1207_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1281_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1282_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[31] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1284_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1285_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1219_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1287_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1288_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1225_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1290_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1291_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1231_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1293_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1294_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1237_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1296_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1297_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1243_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1299_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1300_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1249_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1302_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1303_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1255_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1305_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1306_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1266_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1311_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1272_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1314_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1315_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1279_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1317_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1318_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1285_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1320_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1321_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1291_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1323_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1324_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1297_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1326_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1327_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1303_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1329_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1330_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1315_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1335_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1321_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1338_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1339_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1327_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1341_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1342_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1339_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1347_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1342_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1356_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1318_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1359_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1324_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1362_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1330_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1365_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1270_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1368_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1276_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1371_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1282_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1374_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1288_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1377_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1294_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1380_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1300_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1383_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1306_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1386_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1174_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1389_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[5]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1180_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1392_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[9]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1186_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1395_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[13]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1192_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1398_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[17]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1198_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1401_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[21]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1204_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1404_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[25]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1210_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1407_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[29]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1216_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1410_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[33]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1222_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1413_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[37]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1228_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1416_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[41]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1234_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1419_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[45]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1240_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1422_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[49]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1246_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1425_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[53]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1252_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1428_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[57]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1258_Y $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1431_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[61]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[4] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1437_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[4]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[8] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1443_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[8]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[10] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1446_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[10]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[12] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1449_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[12]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[16] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1455_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[16]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[18] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1458_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[18]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[20] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1461_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[20]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[22] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1464_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[22]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[24] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1467_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[24]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[26] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1470_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[26]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[28] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1473_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[28]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[32] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1479_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[32]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[34] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1482_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[34]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[36] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1485_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[36]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[38] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1488_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[38]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[40] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1491_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[40]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[42] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1494_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[42]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[44] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1497_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[44]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[46] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1500_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[46]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[48] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1503_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[48]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[50] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1506_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[50]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[52] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1509_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[52]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[54] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1512_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[54]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[56] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1515_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[56]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[58] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1518_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[58]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[60] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1521_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[60]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[62] $techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1524_Y $techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[62]
1- 1
-1 1
.names brr0.rof_0__br.bb4bh.rof_0__b4b.N0 x_i[1] brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names x_i[0] y_i[0] brr0.rof_0__br.bb4bh.rof_0__b4b.N0
11 1
.names brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i x_i[1] brr0.rof_0__br.bb4bh.ci_local[1]
11 1
.names brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i x_i[1] brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_1__b4b.N2 x_i[1] brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_1__b4b.N0 brr0.rof_0__br.bb4bh.rof_1__b4b.N1 brr0.rof_0__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[1] brr0.rof_0__br.bb4bh.rof_1__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[0] brr0.rof_0__br.bb4bh.rof_1__b4b.N1
11 1
.names brr0.rof_0__br.bb4bh.ci_local[1] brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr0.c_o[1]
11 1
.names brr0.rof_0__br.bb4bh.ci_local[1] brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_2__b4b.N2 x_i[1] brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_2__b4b.N0 brr0.rof_0__br.bb4bh.rof_2__b4b.N1 brr0.rof_0__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[2] brr0.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[1] brr0.rof_0__br.bb4bh.rof_2__b4b.N1
11 1
.names brr0.rof_0__br.bb4bh.rof_2__b4b.N3 x_i[3] brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.SDN_i[8] y_i[0] brr0.rof_0__br.bb4bh.rof_2__b4b.N3
11 1
.names brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names x_i[3] brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr0.\rof_0__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[3] brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr0.\rof_0__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_0__br.bb4bh.ci_local[3]
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[1] brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_3__b4b.N0 brr0.rof_0__br.bb4bh.rof_3__b4b.N1 brr0.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[3] brr0.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[2] brr0.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names brr0.rof_0__br.bb4bh.rof_3__b4b.N5 x_i[3] brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_3__b4b.N3 brr0.rof_0__br.bb4bh.rof_3__b4b.N4 brr0.rof_0__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[1] brr0.rof_0__br.bb4bh.rof_3__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[0] brr0.rof_0__br.bb4bh.rof_3__b4b.N4
11 1
.names brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_0__br.bb4bh.ci_local[4]
11 1
.names brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_0__br.bb4bh.ci_local[3] brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr0.c_o[3]
11 1
.names brr0.rof_0__br.bb4bh.ci_local[3] brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[1] brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.N0 brr0.rof_0__br.bb4bh.rof_4__b4b.N1 brr0.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[4] brr0.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[3] brr0.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.N5 x_i[3] brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.N3 brr0.rof_0__br.bb4bh.rof_4__b4b.N4 brr0.rof_0__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[2] brr0.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[1] brr0.rof_0__br.bb4bh.rof_4__b4b.N4
11 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.N6 x_i[5] brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.SDN_i[11] y_i[0] brr0.rof_0__br.bb4bh.rof_4__b4b.N6
11 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names x_i[5] brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names x_i[5] brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_0__br.bb4bh.ci_local[4] brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_0__br.bb4bh.ci_local[4] brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[4]
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[1] brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.N0 brr0.rof_0__br.bb4bh.rof_5__b4b.N1 brr0.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[5] brr0.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[4] brr0.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[3] brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.N3 brr0.rof_0__br.bb4bh.rof_5__b4b.N4 brr0.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[3] brr0.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[2] brr0.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.N8 x_i[5] brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.N6 brr0.rof_0__br.bb4bh.rof_5__b4b.N7 brr0.rof_0__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[1] brr0.rof_0__br.bb4bh.rof_5__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[0] brr0.rof_0__br.bb4bh.rof_5__b4b.N7
11 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr0.\rof_0__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr0.\rof_0__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.carries[1]
10 1
01 1
.names brr0.rof_0__br.bb4bh.ci_local[5] brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr0.c_o[5]
11 1
.names brr0.rof_0__br.bb4bh.ci_local[5] brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[1] brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.N0 brr0.rof_1__br.bb4bh.rof_0__b4b.N1 brr0.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[6] brr0.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[5] brr0.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[3] brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.N3 brr0.rof_1__br.bb4bh.rof_0__b4b.N4 brr0.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[4] brr0.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[3] brr0.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[5] brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.N6 brr0.rof_1__br.bb4bh.rof_0__b4b.N7 brr0.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[2] brr0.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[1] brr0.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[7] brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.SDN_i[14] y_i[0] brr0.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr0.carries[1] brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.carries[1] brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[6]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[1] brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.N0 brr0.rof_1__br.bb4bh.rof_1__b4b.N1 brr0.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[7] brr0.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[6] brr0.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[3] brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.N3 brr0.rof_1__br.bb4bh.rof_1__b4b.N4 brr0.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[5] brr0.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[4] brr0.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[5] brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.N6 brr0.rof_1__br.bb4bh.rof_1__b4b.N7 brr0.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[3] brr0.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[2] brr0.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[7] brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.N9 brr0.rof_1__br.bb4bh.rof_1__b4b.N10 brr0.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[1] brr0.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[0] brr0.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.ci_local[1] brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.ci_local[1] brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[7]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[1] brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.N0 brr0.rof_1__br.bb4bh.rof_2__b4b.N1 brr0.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[8] brr0.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[7] brr0.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[3] brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.N3 brr0.rof_1__br.bb4bh.rof_2__b4b.N4 brr0.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[6] brr0.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[5] brr0.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[5] brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.N6 brr0.rof_1__br.bb4bh.rof_2__b4b.N7 brr0.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[4] brr0.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[3] brr0.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[7] brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.N9 brr0.rof_1__br.bb4bh.rof_2__b4b.N10 brr0.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[2] brr0.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[1] brr0.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.ci_local[2] brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.ci_local[2] brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[8]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[1] brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.N0 brr0.rof_1__br.bb4bh.rof_3__b4b.N1 brr0.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[9] brr0.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[8] brr0.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[3] brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.N3 brr0.rof_1__br.bb4bh.rof_3__b4b.N4 brr0.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[7] brr0.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[6] brr0.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[5] brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.N6 brr0.rof_1__br.bb4bh.rof_3__b4b.N7 brr0.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[5] brr0.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[4] brr0.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[7] brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.N9 brr0.rof_1__br.bb4bh.rof_3__b4b.N10 brr0.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[3] brr0.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[2] brr0.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.ci_local[3] brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.ci_local[3] brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[9]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[1] brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.N0 brr0.rof_1__br.bb4bh.rof_4__b4b.N1 brr0.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[10] brr0.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[9] brr0.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[3] brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.N3 brr0.rof_1__br.bb4bh.rof_4__b4b.N4 brr0.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[8] brr0.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[7] brr0.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[5] brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.N6 brr0.rof_1__br.bb4bh.rof_4__b4b.N7 brr0.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[6] brr0.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[5] brr0.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[7] brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.N9 brr0.rof_1__br.bb4bh.rof_4__b4b.N10 brr0.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[4] brr0.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[3] brr0.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.ci_local[4] brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.ci_local[4] brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[10]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.N2 x_i[1] brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.N0 brr0.rof_1__br.bb4bh.rof_5__b4b.N1 brr0.rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[11] brr0.rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[10] brr0.rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.N5 x_i[3] brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.N3 brr0.rof_1__br.bb4bh.rof_5__b4b.N4 brr0.rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[9] brr0.rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[8] brr0.rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.N8 x_i[5] brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.N6 brr0.rof_1__br.bb4bh.rof_5__b4b.N7 brr0.rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[7] brr0.rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[6] brr0.rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.N11 x_i[7] brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.N9 brr0.rof_1__br.bb4bh.rof_5__b4b.N10 brr0.rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[5] brr0.rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[4] brr0.rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.ci_local[5] brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.ci_local[5] brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[11]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.N2 x_i[1] brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.N0 brr0.rof_1__br.bb4bh.rof_6__b4b.N1 brr0.rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[12] brr0.rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[11] brr0.rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.N5 x_i[3] brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.N3 brr0.rof_1__br.bb4bh.rof_6__b4b.N4 brr0.rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[10] brr0.rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[9] brr0.rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.N8 x_i[5] brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.N6 brr0.rof_1__br.bb4bh.rof_6__b4b.N7 brr0.rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[8] brr0.rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[7] brr0.rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.N11 x_i[7] brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.N9 brr0.rof_1__br.bb4bh.rof_6__b4b.N10 brr0.rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[6] brr0.rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[5] brr0.rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.ci_local[6] brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.ci_local[6] brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[12]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.N2 x_i[1] brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.N0 brr0.rof_1__br.bb4bh.rof_7__b4b.N1 brr0.rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[13] brr0.rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[12] brr0.rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.N5 x_i[3] brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.N3 brr0.rof_1__br.bb4bh.rof_7__b4b.N4 brr0.rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[11] brr0.rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[10] brr0.rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.N8 x_i[5] brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.N6 brr0.rof_1__br.bb4bh.rof_7__b4b.N7 brr0.rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[9] brr0.rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[8] brr0.rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.N11 x_i[7] brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.N9 brr0.rof_1__br.bb4bh.rof_7__b4b.N10 brr0.rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[7] brr0.rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[6] brr0.rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.carries[2]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_1__br.bb4bh.ci_local[7] brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_1__br.bb4bh.ci_local[7] brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[13]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[1] brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.N0 brr0.rof_2__br.bb4bh.rof_0__b4b.N1 brr0.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[14] brr0.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[13] brr0.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[3] brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.N3 brr0.rof_2__br.bb4bh.rof_0__b4b.N4 brr0.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[12] brr0.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[11] brr0.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[5] brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.N6 brr0.rof_2__br.bb4bh.rof_0__b4b.N7 brr0.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[10] brr0.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[9] brr0.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[7] brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.N9 brr0.rof_2__br.bb4bh.rof_0__b4b.N10 brr0.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[8] brr0.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[7] brr0.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr0.carries[2] brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.carries[2] brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[14]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[1] brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.N0 brr0.rof_2__br.bb4bh.rof_1__b4b.N1 brr0.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[15] brr0.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[14] brr0.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[3] brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.N3 brr0.rof_2__br.bb4bh.rof_1__b4b.N4 brr0.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[13] brr0.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[12] brr0.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[5] brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.N6 brr0.rof_2__br.bb4bh.rof_1__b4b.N7 brr0.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[11] brr0.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[10] brr0.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[7] brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.N9 brr0.rof_2__br.bb4bh.rof_1__b4b.N10 brr0.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[9] brr0.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[8] brr0.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.ci_local[1] brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.ci_local[1] brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[15]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[1] brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.N0 brr0.rof_2__br.bb4bh.rof_2__b4b.N1 brr0.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[16] brr0.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[15] brr0.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[3] brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.N3 brr0.rof_2__br.bb4bh.rof_2__b4b.N4 brr0.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[14] brr0.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[13] brr0.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[5] brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.N6 brr0.rof_2__br.bb4bh.rof_2__b4b.N7 brr0.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[12] brr0.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[11] brr0.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[7] brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.N9 brr0.rof_2__br.bb4bh.rof_2__b4b.N10 brr0.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[10] brr0.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[9] brr0.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.ci_local[2] brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.ci_local[2] brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[16]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[1] brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.N0 brr0.rof_2__br.bb4bh.rof_3__b4b.N1 brr0.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[17] brr0.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[16] brr0.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[3] brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.N3 brr0.rof_2__br.bb4bh.rof_3__b4b.N4 brr0.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[15] brr0.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[14] brr0.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[5] brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.N6 brr0.rof_2__br.bb4bh.rof_3__b4b.N7 brr0.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[13] brr0.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[12] brr0.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[7] brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.N9 brr0.rof_2__br.bb4bh.rof_3__b4b.N10 brr0.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[11] brr0.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[10] brr0.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.ci_local[3] brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.ci_local[3] brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[17]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[1] brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.N0 brr0.rof_2__br.bb4bh.rof_4__b4b.N1 brr0.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[18] brr0.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[17] brr0.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[3] brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.N3 brr0.rof_2__br.bb4bh.rof_4__b4b.N4 brr0.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[16] brr0.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[15] brr0.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[5] brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.N6 brr0.rof_2__br.bb4bh.rof_4__b4b.N7 brr0.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[14] brr0.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[13] brr0.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[7] brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.N9 brr0.rof_2__br.bb4bh.rof_4__b4b.N10 brr0.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[12] brr0.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[11] brr0.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.ci_local[4] brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.ci_local[4] brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[18]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.N2 x_i[1] brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.N0 brr0.rof_2__br.bb4bh.rof_5__b4b.N1 brr0.rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[19] brr0.rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[18] brr0.rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.N5 x_i[3] brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.N3 brr0.rof_2__br.bb4bh.rof_5__b4b.N4 brr0.rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[17] brr0.rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[16] brr0.rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.N8 x_i[5] brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.N6 brr0.rof_2__br.bb4bh.rof_5__b4b.N7 brr0.rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[15] brr0.rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[14] brr0.rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.N11 x_i[7] brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.N9 brr0.rof_2__br.bb4bh.rof_5__b4b.N10 brr0.rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[13] brr0.rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[12] brr0.rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_2__br.bb4bh.ci_local[6]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.ci_local[5] brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.ci_local[5] brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[19]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.N2 x_i[1] brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.N0 brr0.rof_2__br.bb4bh.rof_6__b4b.N1 brr0.rof_2__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[20] brr0.rof_2__br.bb4bh.rof_6__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[19] brr0.rof_2__br.bb4bh.rof_6__b4b.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.N5 x_i[3] brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.N3 brr0.rof_2__br.bb4bh.rof_6__b4b.N4 brr0.rof_2__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[18] brr0.rof_2__br.bb4bh.rof_6__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[17] brr0.rof_2__br.bb4bh.rof_6__b4b.N4
11 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.N8 x_i[5] brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.N6 brr0.rof_2__br.bb4bh.rof_6__b4b.N7 brr0.rof_2__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[16] brr0.rof_2__br.bb4bh.rof_6__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[15] brr0.rof_2__br.bb4bh.rof_6__b4b.N7
11 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.N11 x_i[7] brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.N9 brr0.rof_2__br.bb4bh.rof_6__b4b.N10 brr0.rof_2__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[14] brr0.rof_2__br.bb4bh.rof_6__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[13] brr0.rof_2__br.bb4bh.rof_6__b4b.N10
11 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_2__br.bb4bh.ci_local[7]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.ci_local[6] brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.ci_local[6] brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[20]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.N2 x_i[1] brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.N0 brr0.rof_2__br.bb4bh.rof_7__b4b.N1 brr0.rof_2__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[21] brr0.rof_2__br.bb4bh.rof_7__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[20] brr0.rof_2__br.bb4bh.rof_7__b4b.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.N5 x_i[3] brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.N3 brr0.rof_2__br.bb4bh.rof_7__b4b.N4 brr0.rof_2__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[19] brr0.rof_2__br.bb4bh.rof_7__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[18] brr0.rof_2__br.bb4bh.rof_7__b4b.N4
11 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.N8 x_i[5] brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.N6 brr0.rof_2__br.bb4bh.rof_7__b4b.N7 brr0.rof_2__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[17] brr0.rof_2__br.bb4bh.rof_7__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[16] brr0.rof_2__br.bb4bh.rof_7__b4b.N7
11 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.N11 x_i[7] brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.N9 brr0.rof_2__br.bb4bh.rof_7__b4b.N10 brr0.rof_2__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[15] brr0.rof_2__br.bb4bh.rof_7__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[14] brr0.rof_2__br.bb4bh.rof_7__b4b.N10
11 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.carries[3]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_2__br.bb4bh.ci_local[7] brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_2__br.bb4bh.ci_local[7] brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[21]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[1] brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.N0 brr0.rof_3__br.bb4bh.rof_0__b4b.N1 brr0.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[22] brr0.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[21] brr0.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[3] brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.N3 brr0.rof_3__br.bb4bh.rof_0__b4b.N4 brr0.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[20] brr0.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[19] brr0.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[5] brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.N6 brr0.rof_3__br.bb4bh.rof_0__b4b.N7 brr0.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[18] brr0.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[17] brr0.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[7] brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.N9 brr0.rof_3__br.bb4bh.rof_0__b4b.N10 brr0.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[16] brr0.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[15] brr0.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr0.carries[3] brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.carries[3] brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[22]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[1] brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.N0 brr0.rof_3__br.bb4bh.rof_1__b4b.N1 brr0.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[23] brr0.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[22] brr0.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[3] brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.N3 brr0.rof_3__br.bb4bh.rof_1__b4b.N4 brr0.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[21] brr0.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[20] brr0.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[5] brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.N6 brr0.rof_3__br.bb4bh.rof_1__b4b.N7 brr0.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[19] brr0.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[18] brr0.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[7] brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.N9 brr0.rof_3__br.bb4bh.rof_1__b4b.N10 brr0.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[17] brr0.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[16] brr0.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.ci_local[1] brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.ci_local[1] brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[23]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[1] brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.N0 brr0.rof_3__br.bb4bh.rof_2__b4b.N1 brr0.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[24] brr0.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[23] brr0.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[3] brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.N3 brr0.rof_3__br.bb4bh.rof_2__b4b.N4 brr0.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[22] brr0.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[21] brr0.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[5] brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.N6 brr0.rof_3__br.bb4bh.rof_2__b4b.N7 brr0.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[20] brr0.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[19] brr0.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[7] brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.N9 brr0.rof_3__br.bb4bh.rof_2__b4b.N10 brr0.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[18] brr0.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[17] brr0.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.ci_local[2] brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.ci_local[2] brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[24]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[1] brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.N0 brr0.rof_3__br.bb4bh.rof_3__b4b.N1 brr0.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[25] brr0.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[24] brr0.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[3] brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.N3 brr0.rof_3__br.bb4bh.rof_3__b4b.N4 brr0.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[23] brr0.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[22] brr0.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[5] brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.N6 brr0.rof_3__br.bb4bh.rof_3__b4b.N7 brr0.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[21] brr0.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[20] brr0.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[7] brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.N9 brr0.rof_3__br.bb4bh.rof_3__b4b.N10 brr0.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[19] brr0.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[18] brr0.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.ci_local[3] brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.ci_local[3] brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[25]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[1] brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.N0 brr0.rof_3__br.bb4bh.rof_4__b4b.N1 brr0.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[26] brr0.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[25] brr0.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[3] brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.N3 brr0.rof_3__br.bb4bh.rof_4__b4b.N4 brr0.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[24] brr0.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[23] brr0.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[5] brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.N6 brr0.rof_3__br.bb4bh.rof_4__b4b.N7 brr0.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[22] brr0.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[21] brr0.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[7] brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.N9 brr0.rof_3__br.bb4bh.rof_4__b4b.N10 brr0.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[20] brr0.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[19] brr0.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.ci_local[4] brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.ci_local[4] brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[26]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.N2 x_i[1] brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.N0 brr0.rof_3__br.bb4bh.rof_5__b4b.N1 brr0.rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[27] brr0.rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[26] brr0.rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.N5 x_i[3] brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.N3 brr0.rof_3__br.bb4bh.rof_5__b4b.N4 brr0.rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[25] brr0.rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[24] brr0.rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.N8 x_i[5] brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.N6 brr0.rof_3__br.bb4bh.rof_5__b4b.N7 brr0.rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[23] brr0.rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[22] brr0.rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.N11 x_i[7] brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.N9 brr0.rof_3__br.bb4bh.rof_5__b4b.N10 brr0.rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[21] brr0.rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[20] brr0.rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_3__br.bb4bh.ci_local[6]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.ci_local[5] brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.ci_local[5] brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[27]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.N2 x_i[1] brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.N0 brr0.rof_3__br.bb4bh.rof_6__b4b.N1 brr0.rof_3__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[28] brr0.rof_3__br.bb4bh.rof_6__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[27] brr0.rof_3__br.bb4bh.rof_6__b4b.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.N5 x_i[3] brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.N3 brr0.rof_3__br.bb4bh.rof_6__b4b.N4 brr0.rof_3__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[26] brr0.rof_3__br.bb4bh.rof_6__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[25] brr0.rof_3__br.bb4bh.rof_6__b4b.N4
11 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.N8 x_i[5] brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.N6 brr0.rof_3__br.bb4bh.rof_6__b4b.N7 brr0.rof_3__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[24] brr0.rof_3__br.bb4bh.rof_6__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[23] brr0.rof_3__br.bb4bh.rof_6__b4b.N7
11 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.N11 x_i[7] brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.N9 brr0.rof_3__br.bb4bh.rof_6__b4b.N10 brr0.rof_3__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[22] brr0.rof_3__br.bb4bh.rof_6__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[21] brr0.rof_3__br.bb4bh.rof_6__b4b.N10
11 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_3__br.bb4bh.ci_local[7]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.ci_local[6] brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.ci_local[6] brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[28]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.N2 x_i[1] brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.N0 brr0.rof_3__br.bb4bh.rof_7__b4b.N1 brr0.rof_3__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[29] brr0.rof_3__br.bb4bh.rof_7__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[28] brr0.rof_3__br.bb4bh.rof_7__b4b.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.N5 x_i[3] brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.N3 brr0.rof_3__br.bb4bh.rof_7__b4b.N4 brr0.rof_3__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[27] brr0.rof_3__br.bb4bh.rof_7__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[26] brr0.rof_3__br.bb4bh.rof_7__b4b.N4
11 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.N8 x_i[5] brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.N6 brr0.rof_3__br.bb4bh.rof_7__b4b.N7 brr0.rof_3__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[25] brr0.rof_3__br.bb4bh.rof_7__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[24] brr0.rof_3__br.bb4bh.rof_7__b4b.N7
11 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.N11 x_i[7] brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.N9 brr0.rof_3__br.bb4bh.rof_7__b4b.N10 brr0.rof_3__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[23] brr0.rof_3__br.bb4bh.rof_7__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[22] brr0.rof_3__br.bb4bh.rof_7__b4b.N10
11 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.carries[4]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_3__br.bb4bh.ci_local[7] brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_3__br.bb4bh.ci_local[7] brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[29]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[1] brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.N0 brr0.rof_4__br.bb4bh.rof_0__b4b.N1 brr0.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[30] brr0.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[29] brr0.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[3] brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.N3 brr0.rof_4__br.bb4bh.rof_0__b4b.N4 brr0.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[28] brr0.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[27] brr0.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[5] brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.N6 brr0.rof_4__br.bb4bh.rof_0__b4b.N7 brr0.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[26] brr0.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[25] brr0.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[7] brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.N9 brr0.rof_4__br.bb4bh.rof_0__b4b.N10 brr0.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[24] brr0.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[23] brr0.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr0.carries[4] brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.carries[4] brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[30]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[1] brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.N0 brr0.rof_4__br.bb4bh.rof_1__b4b.N1 brr0.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[31] brr0.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[30] brr0.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[3] brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.N3 brr0.rof_4__br.bb4bh.rof_1__b4b.N4 brr0.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[29] brr0.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[28] brr0.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[5] brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.N6 brr0.rof_4__br.bb4bh.rof_1__b4b.N7 brr0.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[27] brr0.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[26] brr0.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[7] brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.N9 brr0.rof_4__br.bb4bh.rof_1__b4b.N10 brr0.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[25] brr0.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[24] brr0.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_4__br.bb4bh.ci_local[1] brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_4__br.bb4bh.ci_local[1] brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[31]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[1] brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.N0 brr0.rof_4__br.bb4bh.rof_2__b4b.N1 brr0.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr0.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names brr0.SDN_i[4] y_i[31] brr0.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[3] brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.N3 brr0.rof_4__br.bb4bh.rof_2__b4b.N4 brr0.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[30] brr0.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[29] brr0.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[5] brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.N6 brr0.rof_4__br.bb4bh.rof_2__b4b.N7 brr0.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[28] brr0.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[27] brr0.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[7] brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.N9 brr0.rof_4__br.bb4bh.rof_2__b4b.N10 brr0.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[26] brr0.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[25] brr0.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_4__br.bb4bh.ci_local[2] brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_4__br.bb4bh.ci_local[2] brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[32]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[1] brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.N0 brr0.rof_4__br.bb4bh.rof_3__b4b.N1 brr0.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr0.SDN_i[4] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr0.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[3] brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.N3 brr0.rof_4__br.bb4bh.rof_3__b4b.N4 brr0.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[8] y_i[31] brr0.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names brr0.SDN_i[7] y_i[30] brr0.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[5] brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.N6 brr0.rof_4__br.bb4bh.rof_3__b4b.N7 brr0.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[29] brr0.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[28] brr0.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[7] brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.N9 brr0.rof_4__br.bb4bh.rof_3__b4b.N10 brr0.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[27] brr0.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[26] brr0.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_4__br.bb4bh.ci_local[3] brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_4__br.bb4bh.ci_local[3] brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[33]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[3] brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.N3 brr0.rof_4__br.bb4bh.rof_4__b4b.N4 brr0.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[7] y_i[31] brr0.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[5] brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.N6 brr0.rof_4__br.bb4bh.rof_4__b4b.N7 brr0.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr0.SDN_i[11] y_i[30] brr0.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names brr0.SDN_i[10] y_i[29] brr0.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[7] brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.N9 brr0.rof_4__br.bb4bh.rof_4__b4b.N10 brr0.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr0.SDN_i[14] y_i[28] brr0.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names brr0.SDN_i[13] y_i[27] brr0.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.carries[5]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_4__br.bb4bh.ci_local[4] brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_4__br.bb4bh.ci_local[4] brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[34]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.N1 brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
0 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.N7 x_i[3] brr0.rof_5__br.bb4bh.rof_0__b4b.N1
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.N3 brr0.rof_5__br.bb4bh.rof_0__b4b.N6 brr0.rof_5__br.bb4bh.rof_0__b4b.N7
1- 1
-1 1
.names brr0.SDN_i[8] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr0.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names brr0.SDN_i[7] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr0.rof_5__br.bb4bh.rof_0__b4b.N6
11 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.N10 x_i[5] brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.N8 brr0.rof_5__br.bb4bh.rof_0__b4b.N9 brr0.rof_5__br.bb4bh.rof_0__b4b.N10
1- 1
-1 1
.names brr0.SDN_i[11] y_i[31] brr0.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names brr0.SDN_i[10] y_i[30] brr0.rof_5__br.bb4bh.rof_0__b4b.N9
11 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.N13 x_i[7] brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.N11 brr0.rof_5__br.bb4bh.rof_0__b4b.N12 brr0.rof_5__br.bb4bh.rof_0__b4b.N13
1- 1
-1 1
.names brr0.SDN_i[14] y_i[29] brr0.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names brr0.SDN_i[13] y_i[28] brr0.rof_5__br.bb4bh.rof_0__b4b.N12
11 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr0.carries[5] brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.carries[5] brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[35]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[5] brr0.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.N0 brr0.rof_5__br.bb4bh.rof_1__b4b.N1 brr0.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr0.SDN_i[10] y_i[31] brr0.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[7] brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.N3 brr0.rof_5__br.bb4bh.rof_1__b4b.N4 brr0.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr0.SDN_i[14] y_i[30] brr0.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names brr0.SDN_i[13] y_i[29] brr0.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_5__br.bb4bh.ci_local[1] brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr0.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_5__br.bb4bh.ci_local[1] brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr0.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[36]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_2__b4b.N0 brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
0 1
.names brr0.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[5] brr0.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.N0 brr0.rof_5__br.bb4bh.rof_2__b4b.N2 brr0.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names brr0.SDN_i[11] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr0.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names brr0.SDN_i[10] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr0.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names brr0.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[7] brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_2__b4b.N4 brr0.rof_5__br.bb4bh.rof_2__b4b.N5 brr0.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names brr0.SDN_i[14] y_i[31] brr0.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names brr0.SDN_i[13] y_i[30] brr0.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr0.rof_5__br.bb4bh.ci_local[2] brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr0.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr0.rof_5__br.bb4bh.ci_local[2] brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr0.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr0.c_o[37]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[7] brr0.c_o[38]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_3__b4b.N0 brr0.rof_5__br.bb4bh.rof_3__b4b.N1 brr0.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr0.SDN_i[13] y_i[31] brr0.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_4__b4b.N0 brr0.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
0 1
.names brr0.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[7] brr0.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_3__b4b.N0 brr0.rof_5__br.bb4bh.rof_4__b4b.N2 brr0.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names brr0.SDN_i[14] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr0.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names brr0.SDN_i[13] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr0.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names brr1.rof_0__br.bb4bh.rof_2__b4b.N0 x_i[9] brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.SDN_i[5] y_i[0] brr1.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[9] brr1.rof_0__br.bb4bh.ci_local[3]
11 1
.names brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[9] brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[9] brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_3__b4b.N0 brr1.rof_0__br.bb4bh.rof_3__b4b.N1 brr1.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[1] brr1.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[0] brr1.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names brr1.rof_0__br.bb4bh.ci_local[3] brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr1.c_o[3]
11 1
.names brr1.rof_0__br.bb4bh.ci_local[3] brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[9] brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_4__b4b.N0 brr1.rof_0__br.bb4bh.rof_4__b4b.N1 brr1.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[2] brr1.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[1] brr1.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names brr1.rof_0__br.bb4bh.rof_4__b4b.N3 x_i[11] brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.SDN_i[8] y_i[0] brr1.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names x_i[11] brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr1.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[11] brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr1.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[9] brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_5__b4b.N0 brr1.rof_0__br.bb4bh.rof_5__b4b.N1 brr1.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[3] brr1.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[2] brr1.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names brr1.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[11] brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_5__b4b.N3 brr1.rof_0__br.bb4bh.rof_5__b4b.N4 brr1.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[1] brr1.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[0] brr1.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr1.rof_0__br.bb4bh.ci_local[6]
11 1
.names brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.ci_local[5] brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr1.c_o[5]
11 1
.names brr1.rof_0__br.bb4bh.ci_local[5] brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.N2 x_i[9] brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.N0 brr1.rof_0__br.bb4bh.rof_6__b4b.N1 brr1.rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[4] brr1.rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[3] brr1.rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.N5 x_i[11] brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.N3 brr1.rof_0__br.bb4bh.rof_6__b4b.N4 brr1.rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[2] brr1.rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[1] brr1.rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.N6 x_i[13] brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.SDN_i[11] y_i[0] brr1.rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names x_i[13] brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names x_i[13] brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.ci_local[6] brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_0__br.bb4bh.ci_local[6] brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[6]
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.N2 x_i[9] brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.N0 brr1.rof_0__br.bb4bh.rof_7__b4b.N1 brr1.rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[5] brr1.rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[4] brr1.rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.N5 x_i[11] brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.N3 brr1.rof_0__br.bb4bh.rof_7__b4b.N4 brr1.rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[3] brr1.rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[2] brr1.rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.N8 x_i[13] brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.N6 brr1.rof_0__br.bb4bh.rof_7__b4b.N7 brr1.rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[1] brr1.rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[0] brr1.rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr1.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr1.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.carries[1]
10 1
01 1
.names brr1.rof_0__br.bb4bh.ci_local[7] brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr1.c_o[7]
11 1
.names brr1.rof_0__br.bb4bh.ci_local[7] brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[9] brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.N0 brr1.rof_1__br.bb4bh.rof_0__b4b.N1 brr1.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[6] brr1.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[5] brr1.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[11] brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.N3 brr1.rof_1__br.bb4bh.rof_0__b4b.N4 brr1.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[4] brr1.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[3] brr1.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[13] brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.N6 brr1.rof_1__br.bb4bh.rof_0__b4b.N7 brr1.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[2] brr1.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[1] brr1.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[15] brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.SDN_i[14] y_i[0] brr1.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr1.carries[1] brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.carries[1] brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[8]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[9] brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.N0 brr1.rof_1__br.bb4bh.rof_1__b4b.N1 brr1.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[7] brr1.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[6] brr1.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[11] brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.N3 brr1.rof_1__br.bb4bh.rof_1__b4b.N4 brr1.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[5] brr1.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[4] brr1.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[13] brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.N6 brr1.rof_1__br.bb4bh.rof_1__b4b.N7 brr1.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[3] brr1.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[2] brr1.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[15] brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.N9 brr1.rof_1__br.bb4bh.rof_1__b4b.N10 brr1.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[1] brr1.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[0] brr1.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.ci_local[1] brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.ci_local[1] brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[9]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[9] brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.N0 brr1.rof_1__br.bb4bh.rof_2__b4b.N1 brr1.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[8] brr1.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[7] brr1.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[11] brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.N3 brr1.rof_1__br.bb4bh.rof_2__b4b.N4 brr1.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[6] brr1.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[5] brr1.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[13] brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.N6 brr1.rof_1__br.bb4bh.rof_2__b4b.N7 brr1.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[4] brr1.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[3] brr1.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[15] brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.N9 brr1.rof_1__br.bb4bh.rof_2__b4b.N10 brr1.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[2] brr1.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[1] brr1.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.ci_local[2] brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.ci_local[2] brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[10]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[9] brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.N0 brr1.rof_1__br.bb4bh.rof_3__b4b.N1 brr1.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[9] brr1.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[8] brr1.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[11] brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.N3 brr1.rof_1__br.bb4bh.rof_3__b4b.N4 brr1.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[7] brr1.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[6] brr1.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[13] brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.N6 brr1.rof_1__br.bb4bh.rof_3__b4b.N7 brr1.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[5] brr1.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[4] brr1.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[15] brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.N9 brr1.rof_1__br.bb4bh.rof_3__b4b.N10 brr1.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[3] brr1.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[2] brr1.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.ci_local[3] brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.ci_local[3] brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[11]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[9] brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.N0 brr1.rof_1__br.bb4bh.rof_4__b4b.N1 brr1.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[10] brr1.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[9] brr1.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[11] brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.N3 brr1.rof_1__br.bb4bh.rof_4__b4b.N4 brr1.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[8] brr1.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[7] brr1.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[13] brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.N6 brr1.rof_1__br.bb4bh.rof_4__b4b.N7 brr1.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[6] brr1.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[5] brr1.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[15] brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.N9 brr1.rof_1__br.bb4bh.rof_4__b4b.N10 brr1.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[4] brr1.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[3] brr1.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.ci_local[4] brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.ci_local[4] brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[12]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.N2 x_i[9] brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.N0 brr1.rof_1__br.bb4bh.rof_5__b4b.N1 brr1.rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[11] brr1.rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[10] brr1.rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.N5 x_i[11] brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.N3 brr1.rof_1__br.bb4bh.rof_5__b4b.N4 brr1.rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[9] brr1.rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[8] brr1.rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.N8 x_i[13] brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.N6 brr1.rof_1__br.bb4bh.rof_5__b4b.N7 brr1.rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[7] brr1.rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[6] brr1.rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.N11 x_i[15] brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.N9 brr1.rof_1__br.bb4bh.rof_5__b4b.N10 brr1.rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[5] brr1.rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[4] brr1.rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.ci_local[5] brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.ci_local[5] brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[13]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.N2 x_i[9] brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.N0 brr1.rof_1__br.bb4bh.rof_6__b4b.N1 brr1.rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[12] brr1.rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[11] brr1.rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.N5 x_i[11] brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.N3 brr1.rof_1__br.bb4bh.rof_6__b4b.N4 brr1.rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[10] brr1.rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[9] brr1.rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.N8 x_i[13] brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.N6 brr1.rof_1__br.bb4bh.rof_6__b4b.N7 brr1.rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[8] brr1.rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[7] brr1.rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.N11 x_i[15] brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.N9 brr1.rof_1__br.bb4bh.rof_6__b4b.N10 brr1.rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[6] brr1.rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[5] brr1.rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.ci_local[6] brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.ci_local[6] brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[14]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.N2 x_i[9] brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.N0 brr1.rof_1__br.bb4bh.rof_7__b4b.N1 brr1.rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[13] brr1.rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[12] brr1.rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.N5 x_i[11] brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.N3 brr1.rof_1__br.bb4bh.rof_7__b4b.N4 brr1.rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[11] brr1.rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[10] brr1.rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.N8 x_i[13] brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.N6 brr1.rof_1__br.bb4bh.rof_7__b4b.N7 brr1.rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[9] brr1.rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[8] brr1.rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.N11 x_i[15] brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.N9 brr1.rof_1__br.bb4bh.rof_7__b4b.N10 brr1.rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[7] brr1.rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[6] brr1.rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.carries[2]
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.ci_local[7] brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.ci_local[7] brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[15]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[9] brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.N0 brr1.rof_2__br.bb4bh.rof_0__b4b.N1 brr1.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[14] brr1.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[13] brr1.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[11] brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.N3 brr1.rof_2__br.bb4bh.rof_0__b4b.N4 brr1.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[12] brr1.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[11] brr1.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[13] brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.N6 brr1.rof_2__br.bb4bh.rof_0__b4b.N7 brr1.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[10] brr1.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[9] brr1.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[15] brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.N9 brr1.rof_2__br.bb4bh.rof_0__b4b.N10 brr1.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[8] brr1.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[7] brr1.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr1.carries[2] brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.carries[2] brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[16]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[9] brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.N0 brr1.rof_2__br.bb4bh.rof_1__b4b.N1 brr1.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[15] brr1.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[14] brr1.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[11] brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.N3 brr1.rof_2__br.bb4bh.rof_1__b4b.N4 brr1.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[13] brr1.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[12] brr1.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[13] brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.N6 brr1.rof_2__br.bb4bh.rof_1__b4b.N7 brr1.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[11] brr1.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[10] brr1.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[15] brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.N9 brr1.rof_2__br.bb4bh.rof_1__b4b.N10 brr1.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[9] brr1.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[8] brr1.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.ci_local[1] brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.ci_local[1] brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[17]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[9] brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.N0 brr1.rof_2__br.bb4bh.rof_2__b4b.N1 brr1.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[16] brr1.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[15] brr1.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[11] brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.N3 brr1.rof_2__br.bb4bh.rof_2__b4b.N4 brr1.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[14] brr1.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[13] brr1.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[13] brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.N6 brr1.rof_2__br.bb4bh.rof_2__b4b.N7 brr1.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[12] brr1.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[11] brr1.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[15] brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.N9 brr1.rof_2__br.bb4bh.rof_2__b4b.N10 brr1.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[10] brr1.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[9] brr1.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.ci_local[2] brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.ci_local[2] brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[18]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[9] brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.N0 brr1.rof_2__br.bb4bh.rof_3__b4b.N1 brr1.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[17] brr1.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[16] brr1.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[11] brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.N3 brr1.rof_2__br.bb4bh.rof_3__b4b.N4 brr1.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[15] brr1.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[14] brr1.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[13] brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.N6 brr1.rof_2__br.bb4bh.rof_3__b4b.N7 brr1.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[13] brr1.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[12] brr1.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[15] brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.N9 brr1.rof_2__br.bb4bh.rof_3__b4b.N10 brr1.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[11] brr1.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[10] brr1.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.ci_local[3] brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.ci_local[3] brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[19]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[9] brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.N0 brr1.rof_2__br.bb4bh.rof_4__b4b.N1 brr1.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[18] brr1.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[17] brr1.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[11] brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.N3 brr1.rof_2__br.bb4bh.rof_4__b4b.N4 brr1.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[16] brr1.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[15] brr1.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[13] brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.N6 brr1.rof_2__br.bb4bh.rof_4__b4b.N7 brr1.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[14] brr1.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[13] brr1.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[15] brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.N9 brr1.rof_2__br.bb4bh.rof_4__b4b.N10 brr1.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[12] brr1.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[11] brr1.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.ci_local[4] brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.ci_local[4] brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[20]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.N2 x_i[9] brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.N0 brr1.rof_2__br.bb4bh.rof_5__b4b.N1 brr1.rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[19] brr1.rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[18] brr1.rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.N5 x_i[11] brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.N3 brr1.rof_2__br.bb4bh.rof_5__b4b.N4 brr1.rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[17] brr1.rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[16] brr1.rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.N8 x_i[13] brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.N6 brr1.rof_2__br.bb4bh.rof_5__b4b.N7 brr1.rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[15] brr1.rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[14] brr1.rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.N11 x_i[15] brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.N9 brr1.rof_2__br.bb4bh.rof_5__b4b.N10 brr1.rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[13] brr1.rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[12] brr1.rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_2__br.bb4bh.ci_local[6]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.ci_local[5] brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.ci_local[5] brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[21]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.N2 x_i[9] brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.N0 brr1.rof_2__br.bb4bh.rof_6__b4b.N1 brr1.rof_2__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[20] brr1.rof_2__br.bb4bh.rof_6__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[19] brr1.rof_2__br.bb4bh.rof_6__b4b.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.N5 x_i[11] brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.N3 brr1.rof_2__br.bb4bh.rof_6__b4b.N4 brr1.rof_2__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[18] brr1.rof_2__br.bb4bh.rof_6__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[17] brr1.rof_2__br.bb4bh.rof_6__b4b.N4
11 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.N8 x_i[13] brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.N6 brr1.rof_2__br.bb4bh.rof_6__b4b.N7 brr1.rof_2__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[16] brr1.rof_2__br.bb4bh.rof_6__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[15] brr1.rof_2__br.bb4bh.rof_6__b4b.N7
11 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.N11 x_i[15] brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.N9 brr1.rof_2__br.bb4bh.rof_6__b4b.N10 brr1.rof_2__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[14] brr1.rof_2__br.bb4bh.rof_6__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[13] brr1.rof_2__br.bb4bh.rof_6__b4b.N10
11 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_2__br.bb4bh.ci_local[7]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.ci_local[6] brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.ci_local[6] brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[22]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.N2 x_i[9] brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.N0 brr1.rof_2__br.bb4bh.rof_7__b4b.N1 brr1.rof_2__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[21] brr1.rof_2__br.bb4bh.rof_7__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[20] brr1.rof_2__br.bb4bh.rof_7__b4b.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.N5 x_i[11] brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.N3 brr1.rof_2__br.bb4bh.rof_7__b4b.N4 brr1.rof_2__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[19] brr1.rof_2__br.bb4bh.rof_7__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[18] brr1.rof_2__br.bb4bh.rof_7__b4b.N4
11 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.N8 x_i[13] brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.N6 brr1.rof_2__br.bb4bh.rof_7__b4b.N7 brr1.rof_2__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[17] brr1.rof_2__br.bb4bh.rof_7__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[16] brr1.rof_2__br.bb4bh.rof_7__b4b.N7
11 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.N11 x_i[15] brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.N9 brr1.rof_2__br.bb4bh.rof_7__b4b.N10 brr1.rof_2__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[15] brr1.rof_2__br.bb4bh.rof_7__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[14] brr1.rof_2__br.bb4bh.rof_7__b4b.N10
11 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.carries[3]
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.ci_local[7] brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.ci_local[7] brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[23]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[9] brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.N0 brr1.rof_3__br.bb4bh.rof_0__b4b.N1 brr1.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[22] brr1.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[21] brr1.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[11] brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.N3 brr1.rof_3__br.bb4bh.rof_0__b4b.N4 brr1.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[20] brr1.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[19] brr1.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[13] brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.N6 brr1.rof_3__br.bb4bh.rof_0__b4b.N7 brr1.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[18] brr1.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[17] brr1.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[15] brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.N9 brr1.rof_3__br.bb4bh.rof_0__b4b.N10 brr1.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[16] brr1.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[15] brr1.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr1.carries[3] brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.carries[3] brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[24]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[9] brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.N0 brr1.rof_3__br.bb4bh.rof_1__b4b.N1 brr1.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[23] brr1.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[22] brr1.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[11] brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.N3 brr1.rof_3__br.bb4bh.rof_1__b4b.N4 brr1.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[21] brr1.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[20] brr1.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[13] brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.N6 brr1.rof_3__br.bb4bh.rof_1__b4b.N7 brr1.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[19] brr1.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[18] brr1.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[15] brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.N9 brr1.rof_3__br.bb4bh.rof_1__b4b.N10 brr1.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[17] brr1.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[16] brr1.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.ci_local[1] brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.ci_local[1] brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[25]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[9] brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.N0 brr1.rof_3__br.bb4bh.rof_2__b4b.N1 brr1.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[24] brr1.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[23] brr1.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[11] brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.N3 brr1.rof_3__br.bb4bh.rof_2__b4b.N4 brr1.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[22] brr1.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[21] brr1.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[13] brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.N6 brr1.rof_3__br.bb4bh.rof_2__b4b.N7 brr1.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[20] brr1.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[19] brr1.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[15] brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.N9 brr1.rof_3__br.bb4bh.rof_2__b4b.N10 brr1.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[18] brr1.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[17] brr1.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.ci_local[2] brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.ci_local[2] brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[26]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[9] brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.N0 brr1.rof_3__br.bb4bh.rof_3__b4b.N1 brr1.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[25] brr1.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[24] brr1.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[11] brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.N3 brr1.rof_3__br.bb4bh.rof_3__b4b.N4 brr1.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[23] brr1.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[22] brr1.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[13] brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.N6 brr1.rof_3__br.bb4bh.rof_3__b4b.N7 brr1.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[21] brr1.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[20] brr1.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[15] brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.N9 brr1.rof_3__br.bb4bh.rof_3__b4b.N10 brr1.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[19] brr1.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[18] brr1.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.ci_local[3] brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.ci_local[3] brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[27]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[9] brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.N0 brr1.rof_3__br.bb4bh.rof_4__b4b.N1 brr1.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[26] brr1.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[25] brr1.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[11] brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.N3 brr1.rof_3__br.bb4bh.rof_4__b4b.N4 brr1.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[24] brr1.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[23] brr1.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[13] brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.N6 brr1.rof_3__br.bb4bh.rof_4__b4b.N7 brr1.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[22] brr1.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[21] brr1.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[15] brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.N9 brr1.rof_3__br.bb4bh.rof_4__b4b.N10 brr1.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[20] brr1.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[19] brr1.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.carries[4]
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.ci_local[4] brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.ci_local[4] brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[28]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[9] brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.N0 brr1.rof_4__br.bb4bh.rof_0__b4b.N1 brr1.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[27] brr1.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[26] brr1.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[11] brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.N3 brr1.rof_4__br.bb4bh.rof_0__b4b.N4 brr1.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[25] brr1.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[24] brr1.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[13] brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.N6 brr1.rof_4__br.bb4bh.rof_0__b4b.N7 brr1.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[23] brr1.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[22] brr1.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[15] brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.N9 brr1.rof_4__br.bb4bh.rof_0__b4b.N10 brr1.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[21] brr1.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[20] brr1.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr1.carries[4] brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.carries[4] brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[29]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[9] brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.N0 brr1.rof_4__br.bb4bh.rof_1__b4b.N1 brr1.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[28] brr1.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[27] brr1.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[11] brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.N3 brr1.rof_4__br.bb4bh.rof_1__b4b.N4 brr1.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[26] brr1.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[25] brr1.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[13] brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.N6 brr1.rof_4__br.bb4bh.rof_1__b4b.N7 brr1.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[24] brr1.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[23] brr1.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[15] brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.N9 brr1.rof_4__br.bb4bh.rof_1__b4b.N10 brr1.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[22] brr1.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[21] brr1.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.ci_local[1] brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.ci_local[1] brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[30]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[9] brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.N0 brr1.rof_4__br.bb4bh.rof_2__b4b.N1 brr1.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[29] brr1.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[28] brr1.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[11] brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.N3 brr1.rof_4__br.bb4bh.rof_2__b4b.N4 brr1.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[27] brr1.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[26] brr1.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[13] brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.N6 brr1.rof_4__br.bb4bh.rof_2__b4b.N7 brr1.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[25] brr1.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[24] brr1.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[15] brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.N9 brr1.rof_4__br.bb4bh.rof_2__b4b.N10 brr1.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[23] brr1.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[22] brr1.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.ci_local[2] brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.ci_local[2] brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[31]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[9] brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.N0 brr1.rof_4__br.bb4bh.rof_3__b4b.N1 brr1.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[30] brr1.rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[29] brr1.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[11] brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.N3 brr1.rof_4__br.bb4bh.rof_3__b4b.N4 brr1.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[28] brr1.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[27] brr1.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[13] brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.N6 brr1.rof_4__br.bb4bh.rof_3__b4b.N7 brr1.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[26] brr1.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[25] brr1.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[15] brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.N9 brr1.rof_4__br.bb4bh.rof_3__b4b.N10 brr1.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[24] brr1.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[23] brr1.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.ci_local[3] brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.ci_local[3] brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[32]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.N2 x_i[9] brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.N0 brr1.rof_4__br.bb4bh.rof_4__b4b.N1 brr1.rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[5] y_i[31] brr1.rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names brr1.SDN_i[4] y_i[30] brr1.rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[11] brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.N3 brr1.rof_4__br.bb4bh.rof_4__b4b.N4 brr1.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[29] brr1.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[28] brr1.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[13] brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.N6 brr1.rof_4__br.bb4bh.rof_4__b4b.N7 brr1.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[27] brr1.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[26] brr1.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[15] brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.N9 brr1.rof_4__br.bb4bh.rof_4__b4b.N10 brr1.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[25] brr1.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[24] brr1.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.ci_local[4] brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.ci_local[4] brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[33]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.N2 x_i[9] brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.N0 brr1.rof_4__br.bb4bh.rof_5__b4b.N1 brr1.rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[4] y_i[31] brr1.rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.N5 x_i[11] brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.N3 brr1.rof_4__br.bb4bh.rof_5__b4b.N4 brr1.rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[8] y_i[30] brr1.rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names brr1.SDN_i[7] y_i[29] brr1.rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.N8 x_i[13] brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.N6 brr1.rof_4__br.bb4bh.rof_5__b4b.N7 brr1.rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[11] y_i[28] brr1.rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names brr1.SDN_i[10] y_i[27] brr1.rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.N11 x_i[15] brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.N9 brr1.rof_4__br.bb4bh.rof_5__b4b.N10 brr1.rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr1.SDN_i[14] y_i[26] brr1.rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names brr1.SDN_i[13] y_i[25] brr1.rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.carries[5]
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.ci_local[5] brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.ci_local[5] brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[34]
10 1
01 1
.names y_i[31] signed_i brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1]
11 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.N0 brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.N3 x_i[9] brr1.rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.N0 brr1.rof_5__br.bb4bh.rof_0__b4b.N2 brr1.rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names brr1.SDN_i[5] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr1.rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names brr1.SDN_i[4] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr1.rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.N6 x_i[11] brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.N4 brr1.rof_5__br.bb4bh.rof_0__b4b.N5 brr1.rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names brr1.SDN_i[8] y_i[31] brr1.rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names brr1.SDN_i[7] y_i[30] brr1.rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.N9 x_i[13] brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.N7 brr1.rof_5__br.bb4bh.rof_0__b4b.N8 brr1.rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names brr1.SDN_i[11] y_i[29] brr1.rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names brr1.SDN_i[10] y_i[28] brr1.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.N12 x_i[15] brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.N10 brr1.rof_5__br.bb4bh.rof_0__b4b.N11 brr1.rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names brr1.SDN_i[14] y_i[27] brr1.rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names brr1.SDN_i[13] y_i[26] brr1.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr1.carries[5] brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.carries[5] brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[35]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[13] brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.N3 brr1.rof_5__br.bb4bh.rof_1__b4b.N4 brr1.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[11] y_i[30] brr1.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names brr1.SDN_i[10] y_i[29] brr1.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.N8 x_i[15] brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.N6 brr1.rof_5__br.bb4bh.rof_1__b4b.N7 brr1.rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr1.SDN_i[14] y_i[28] brr1.rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names brr1.SDN_i[13] y_i[27] brr1.rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[11] brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.N0 brr1.rof_5__br.bb4bh.rof_1__b4b.N1 brr1.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[7] y_i[31] brr1.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_5__br.bb4bh.ci_local[1] brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_5__br.bb4bh.ci_local[1] brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[36]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.N0 brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[11] brr1.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.N0 brr1.rof_5__br.bb4bh.rof_2__b4b.N2 brr1.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names brr1.SDN_i[8] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr1.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names brr1.SDN_i[7] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr1.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[13] brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.N4 brr1.rof_5__br.bb4bh.rof_2__b4b.N5 brr1.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names brr1.SDN_i[11] y_i[31] brr1.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names brr1.SDN_i[10] y_i[30] brr1.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.N9 x_i[15] brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.N7 brr1.rof_5__br.bb4bh.rof_2__b4b.N8 brr1.rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names brr1.SDN_i[14] y_i[29] brr1.rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names brr1.SDN_i[13] y_i[28] brr1.rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr1.rof_5__br.bb4bh.ci_local[3]
11 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_5__br.bb4bh.ci_local[2] brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr1.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_5__br.bb4bh.ci_local[2] brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr1.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[37]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[13] brr1.rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.N0 brr1.rof_5__br.bb4bh.rof_3__b4b.N1 brr1.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[10] y_i[31] brr1.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.N5 x_i[15] brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.N3 brr1.rof_5__br.bb4bh.rof_3__b4b.N4 brr1.rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr1.SDN_i[14] y_i[30] brr1.rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names brr1.SDN_i[13] y_i[29] brr1.rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_5__br.bb4bh.ci_local[3] brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr1.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_5__br.bb4bh.ci_local[3] brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr1.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[38]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_4__b4b.N0 brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names brr1.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[13] brr1.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.N0 brr1.rof_5__br.bb4bh.rof_4__b4b.N2 brr1.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names brr1.SDN_i[11] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr1.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names brr1.SDN_i[10] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr1.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names brr1.rof_5__br.bb4bh.rof_4__b4b.N6 x_i[15] brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_4__b4b.N4 brr1.rof_5__br.bb4bh.rof_4__b4b.N5 brr1.rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names brr1.SDN_i[14] y_i[31] brr1.rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names brr1.SDN_i[13] y_i[30] brr1.rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr1.rof_5__br.bb4bh.ci_local[4] brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr1.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_5__br.bb4bh.ci_local[4] brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr1.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr1.c_o[39]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_5__b4b.N2 x_i[15] brr1.c_o[40]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_5__b4b.N0 brr1.rof_5__br.bb4bh.rof_5__b4b.N1 brr1.rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr1.SDN_i[13] y_i[31] brr1.rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names brr1.rof_5__br.bb4bh.rof_6__b4b.N0 brr1.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0
0 1
.names brr1.rof_5__br.bb4bh.rof_6__b4b.N3 x_i[15] brr1.rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_5__b4b.N0 brr1.rof_5__br.bb4bh.rof_6__b4b.N2 brr1.rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names brr1.SDN_i[14] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr1.rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names brr1.SDN_i[13] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr1.rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names brr2.rof_0__br.bb4bh.rof_2__b4b.N0 x_i[17] brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.SDN_i[5] y_i[0] brr2.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[17] brr2.rof_0__br.bb4bh.ci_local[3]
11 1
.names brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[17] brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[17] brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_3__b4b.N0 brr2.rof_0__br.bb4bh.rof_3__b4b.N1 brr2.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[1] brr2.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[0] brr2.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names brr2.rof_0__br.bb4bh.ci_local[3] brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr2.c_o[3]
11 1
.names brr2.rof_0__br.bb4bh.ci_local[3] brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[17] brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_4__b4b.N0 brr2.rof_0__br.bb4bh.rof_4__b4b.N1 brr2.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[2] brr2.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[1] brr2.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names brr2.rof_0__br.bb4bh.rof_4__b4b.N3 x_i[19] brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.SDN_i[8] y_i[0] brr2.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names x_i[19] brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr2.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[19] brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr2.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[17] brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_5__b4b.N0 brr2.rof_0__br.bb4bh.rof_5__b4b.N1 brr2.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[3] brr2.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[2] brr2.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names brr2.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[19] brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_5__b4b.N3 brr2.rof_0__br.bb4bh.rof_5__b4b.N4 brr2.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[1] brr2.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[0] brr2.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr2.rof_0__br.bb4bh.ci_local[6]
11 1
.names brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.ci_local[5] brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr2.c_o[5]
11 1
.names brr2.rof_0__br.bb4bh.ci_local[5] brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.N2 x_i[17] brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.N0 brr2.rof_0__br.bb4bh.rof_6__b4b.N1 brr2.rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[4] brr2.rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[3] brr2.rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.N5 x_i[19] brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.N3 brr2.rof_0__br.bb4bh.rof_6__b4b.N4 brr2.rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[2] brr2.rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[1] brr2.rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.N6 x_i[21] brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.SDN_i[11] y_i[0] brr2.rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names x_i[21] brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names x_i[21] brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.ci_local[6] brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_0__br.bb4bh.ci_local[6] brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[6]
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.N2 x_i[17] brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.N0 brr2.rof_0__br.bb4bh.rof_7__b4b.N1 brr2.rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[5] brr2.rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[4] brr2.rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.N5 x_i[19] brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.N3 brr2.rof_0__br.bb4bh.rof_7__b4b.N4 brr2.rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[3] brr2.rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[2] brr2.rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.N8 x_i[21] brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.N6 brr2.rof_0__br.bb4bh.rof_7__b4b.N7 brr2.rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[1] brr2.rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[0] brr2.rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr2.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr2.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.carries[1]
10 1
01 1
.names brr2.rof_0__br.bb4bh.ci_local[7] brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr2.c_o[7]
11 1
.names brr2.rof_0__br.bb4bh.ci_local[7] brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[17] brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.N0 brr2.rof_1__br.bb4bh.rof_0__b4b.N1 brr2.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[6] brr2.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[5] brr2.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[19] brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.N3 brr2.rof_1__br.bb4bh.rof_0__b4b.N4 brr2.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[4] brr2.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[3] brr2.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[21] brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.N6 brr2.rof_1__br.bb4bh.rof_0__b4b.N7 brr2.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[2] brr2.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[1] brr2.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[23] brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.SDN_i[14] y_i[0] brr2.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr2.carries[1] brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.carries[1] brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[8]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[17] brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.N0 brr2.rof_1__br.bb4bh.rof_1__b4b.N1 brr2.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[7] brr2.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[6] brr2.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[19] brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.N3 brr2.rof_1__br.bb4bh.rof_1__b4b.N4 brr2.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[5] brr2.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[4] brr2.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[21] brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.N6 brr2.rof_1__br.bb4bh.rof_1__b4b.N7 brr2.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[3] brr2.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[2] brr2.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[23] brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.N9 brr2.rof_1__br.bb4bh.rof_1__b4b.N10 brr2.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[1] brr2.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[0] brr2.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.ci_local[1] brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.ci_local[1] brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[9]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[17] brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.N0 brr2.rof_1__br.bb4bh.rof_2__b4b.N1 brr2.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[8] brr2.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[7] brr2.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[19] brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.N3 brr2.rof_1__br.bb4bh.rof_2__b4b.N4 brr2.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[6] brr2.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[5] brr2.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[21] brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.N6 brr2.rof_1__br.bb4bh.rof_2__b4b.N7 brr2.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[4] brr2.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[3] brr2.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[23] brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.N9 brr2.rof_1__br.bb4bh.rof_2__b4b.N10 brr2.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[2] brr2.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[1] brr2.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.ci_local[2] brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.ci_local[2] brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[10]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[17] brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.N0 brr2.rof_1__br.bb4bh.rof_3__b4b.N1 brr2.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[9] brr2.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[8] brr2.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[19] brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.N3 brr2.rof_1__br.bb4bh.rof_3__b4b.N4 brr2.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[7] brr2.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[6] brr2.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[21] brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.N6 brr2.rof_1__br.bb4bh.rof_3__b4b.N7 brr2.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[5] brr2.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[4] brr2.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[23] brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.N9 brr2.rof_1__br.bb4bh.rof_3__b4b.N10 brr2.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[3] brr2.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[2] brr2.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.ci_local[3] brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.ci_local[3] brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[11]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[17] brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.N0 brr2.rof_1__br.bb4bh.rof_4__b4b.N1 brr2.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[10] brr2.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[9] brr2.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[19] brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.N3 brr2.rof_1__br.bb4bh.rof_4__b4b.N4 brr2.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[8] brr2.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[7] brr2.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[21] brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.N6 brr2.rof_1__br.bb4bh.rof_4__b4b.N7 brr2.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[6] brr2.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[5] brr2.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[23] brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.N9 brr2.rof_1__br.bb4bh.rof_4__b4b.N10 brr2.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[4] brr2.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[3] brr2.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.ci_local[4] brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.ci_local[4] brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[12]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.N2 x_i[17] brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.N0 brr2.rof_1__br.bb4bh.rof_5__b4b.N1 brr2.rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[11] brr2.rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[10] brr2.rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.N5 x_i[19] brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.N3 brr2.rof_1__br.bb4bh.rof_5__b4b.N4 brr2.rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[9] brr2.rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[8] brr2.rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.N8 x_i[21] brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.N6 brr2.rof_1__br.bb4bh.rof_5__b4b.N7 brr2.rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[7] brr2.rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[6] brr2.rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.N11 x_i[23] brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.N9 brr2.rof_1__br.bb4bh.rof_5__b4b.N10 brr2.rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[5] brr2.rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[4] brr2.rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.ci_local[5] brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.ci_local[5] brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[13]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.N2 x_i[17] brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.N0 brr2.rof_1__br.bb4bh.rof_6__b4b.N1 brr2.rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[12] brr2.rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[11] brr2.rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.N5 x_i[19] brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.N3 brr2.rof_1__br.bb4bh.rof_6__b4b.N4 brr2.rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[10] brr2.rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[9] brr2.rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.N8 x_i[21] brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.N6 brr2.rof_1__br.bb4bh.rof_6__b4b.N7 brr2.rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[8] brr2.rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[7] brr2.rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.N11 x_i[23] brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.N9 brr2.rof_1__br.bb4bh.rof_6__b4b.N10 brr2.rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[6] brr2.rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[5] brr2.rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.ci_local[6] brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.ci_local[6] brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[14]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.N2 x_i[17] brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.N0 brr2.rof_1__br.bb4bh.rof_7__b4b.N1 brr2.rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[13] brr2.rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[12] brr2.rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.N5 x_i[19] brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.N3 brr2.rof_1__br.bb4bh.rof_7__b4b.N4 brr2.rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[11] brr2.rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[10] brr2.rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.N8 x_i[21] brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.N6 brr2.rof_1__br.bb4bh.rof_7__b4b.N7 brr2.rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[9] brr2.rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[8] brr2.rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.N11 x_i[23] brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.N9 brr2.rof_1__br.bb4bh.rof_7__b4b.N10 brr2.rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[7] brr2.rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[6] brr2.rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.carries[2]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_1__br.bb4bh.ci_local[7] brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_1__br.bb4bh.ci_local[7] brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[15]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[17] brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.N0 brr2.rof_2__br.bb4bh.rof_0__b4b.N1 brr2.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[14] brr2.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[13] brr2.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[19] brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.N3 brr2.rof_2__br.bb4bh.rof_0__b4b.N4 brr2.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[12] brr2.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[11] brr2.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[21] brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.N6 brr2.rof_2__br.bb4bh.rof_0__b4b.N7 brr2.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[10] brr2.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[9] brr2.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[23] brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.N9 brr2.rof_2__br.bb4bh.rof_0__b4b.N10 brr2.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[8] brr2.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[7] brr2.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr2.carries[2] brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.carries[2] brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[16]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[17] brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.N0 brr2.rof_2__br.bb4bh.rof_1__b4b.N1 brr2.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[15] brr2.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[14] brr2.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[19] brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.N3 brr2.rof_2__br.bb4bh.rof_1__b4b.N4 brr2.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[13] brr2.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[12] brr2.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[21] brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.N6 brr2.rof_2__br.bb4bh.rof_1__b4b.N7 brr2.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[11] brr2.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[10] brr2.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[23] brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.N9 brr2.rof_2__br.bb4bh.rof_1__b4b.N10 brr2.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[9] brr2.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[8] brr2.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_2__br.bb4bh.ci_local[1] brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_2__br.bb4bh.ci_local[1] brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[17]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[17] brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.N0 brr2.rof_2__br.bb4bh.rof_2__b4b.N1 brr2.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[16] brr2.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[15] brr2.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[19] brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.N3 brr2.rof_2__br.bb4bh.rof_2__b4b.N4 brr2.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[14] brr2.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[13] brr2.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[21] brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.N6 brr2.rof_2__br.bb4bh.rof_2__b4b.N7 brr2.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[12] brr2.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[11] brr2.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[23] brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.N9 brr2.rof_2__br.bb4bh.rof_2__b4b.N10 brr2.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[10] brr2.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[9] brr2.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_2__br.bb4bh.ci_local[2] brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_2__br.bb4bh.ci_local[2] brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[18]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[17] brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.N0 brr2.rof_2__br.bb4bh.rof_3__b4b.N1 brr2.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[17] brr2.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[16] brr2.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[19] brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.N3 brr2.rof_2__br.bb4bh.rof_3__b4b.N4 brr2.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[15] brr2.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[14] brr2.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[21] brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.N6 brr2.rof_2__br.bb4bh.rof_3__b4b.N7 brr2.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[13] brr2.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[12] brr2.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[23] brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.N9 brr2.rof_2__br.bb4bh.rof_3__b4b.N10 brr2.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[11] brr2.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[10] brr2.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_2__br.bb4bh.ci_local[3] brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_2__br.bb4bh.ci_local[3] brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[19]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[17] brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.N0 brr2.rof_2__br.bb4bh.rof_4__b4b.N1 brr2.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[18] brr2.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[17] brr2.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[19] brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.N3 brr2.rof_2__br.bb4bh.rof_4__b4b.N4 brr2.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[16] brr2.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[15] brr2.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[21] brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.N6 brr2.rof_2__br.bb4bh.rof_4__b4b.N7 brr2.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[14] brr2.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[13] brr2.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[23] brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.N9 brr2.rof_2__br.bb4bh.rof_4__b4b.N10 brr2.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[12] brr2.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[11] brr2.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.carries[3]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_2__br.bb4bh.ci_local[4] brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_2__br.bb4bh.ci_local[4] brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[20]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[17] brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.N0 brr2.rof_3__br.bb4bh.rof_0__b4b.N1 brr2.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[19] brr2.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[18] brr2.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[19] brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.N3 brr2.rof_3__br.bb4bh.rof_0__b4b.N4 brr2.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[17] brr2.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[16] brr2.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[21] brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.N6 brr2.rof_3__br.bb4bh.rof_0__b4b.N7 brr2.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[15] brr2.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[14] brr2.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[23] brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.N9 brr2.rof_3__br.bb4bh.rof_0__b4b.N10 brr2.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[13] brr2.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[12] brr2.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr2.carries[3] brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.carries[3] brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[21]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[17] brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.N0 brr2.rof_3__br.bb4bh.rof_1__b4b.N1 brr2.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[20] brr2.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[19] brr2.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[19] brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.N3 brr2.rof_3__br.bb4bh.rof_1__b4b.N4 brr2.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[18] brr2.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[17] brr2.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[21] brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.N6 brr2.rof_3__br.bb4bh.rof_1__b4b.N7 brr2.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[16] brr2.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[15] brr2.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[23] brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.N9 brr2.rof_3__br.bb4bh.rof_1__b4b.N10 brr2.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[14] brr2.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[13] brr2.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.ci_local[1] brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.ci_local[1] brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[22]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[17] brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.N0 brr2.rof_3__br.bb4bh.rof_2__b4b.N1 brr2.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[21] brr2.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[20] brr2.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[19] brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.N3 brr2.rof_3__br.bb4bh.rof_2__b4b.N4 brr2.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[19] brr2.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[18] brr2.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[21] brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.N6 brr2.rof_3__br.bb4bh.rof_2__b4b.N7 brr2.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[17] brr2.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[16] brr2.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[23] brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.N9 brr2.rof_3__br.bb4bh.rof_2__b4b.N10 brr2.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[15] brr2.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[14] brr2.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.ci_local[2] brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.ci_local[2] brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[23]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[17] brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.N0 brr2.rof_3__br.bb4bh.rof_3__b4b.N1 brr2.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[22] brr2.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[21] brr2.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[19] brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.N3 brr2.rof_3__br.bb4bh.rof_3__b4b.N4 brr2.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[20] brr2.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[19] brr2.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[21] brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.N6 brr2.rof_3__br.bb4bh.rof_3__b4b.N7 brr2.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[18] brr2.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[17] brr2.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[23] brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.N9 brr2.rof_3__br.bb4bh.rof_3__b4b.N10 brr2.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[16] brr2.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[15] brr2.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.ci_local[3] brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.ci_local[3] brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[24]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[17] brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.N0 brr2.rof_3__br.bb4bh.rof_4__b4b.N1 brr2.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[23] brr2.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[22] brr2.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[19] brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.N3 brr2.rof_3__br.bb4bh.rof_4__b4b.N4 brr2.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[21] brr2.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[20] brr2.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[21] brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.N6 brr2.rof_3__br.bb4bh.rof_4__b4b.N7 brr2.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[19] brr2.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[18] brr2.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[23] brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.N9 brr2.rof_3__br.bb4bh.rof_4__b4b.N10 brr2.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[17] brr2.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[16] brr2.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.ci_local[4] brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.ci_local[4] brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[25]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.N2 x_i[17] brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.N0 brr2.rof_3__br.bb4bh.rof_5__b4b.N1 brr2.rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[24] brr2.rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[23] brr2.rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.N5 x_i[19] brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.N3 brr2.rof_3__br.bb4bh.rof_5__b4b.N4 brr2.rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[22] brr2.rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[21] brr2.rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.N8 x_i[21] brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.N6 brr2.rof_3__br.bb4bh.rof_5__b4b.N7 brr2.rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[20] brr2.rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[19] brr2.rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.N11 x_i[23] brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.N9 brr2.rof_3__br.bb4bh.rof_5__b4b.N10 brr2.rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[18] brr2.rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[17] brr2.rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.carries[4]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_3__br.bb4bh.ci_local[5] brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_3__br.bb4bh.ci_local[5] brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[26]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[17] brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.N0 brr2.rof_4__br.bb4bh.rof_0__b4b.N1 brr2.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[25] brr2.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[24] brr2.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[19] brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.N3 brr2.rof_4__br.bb4bh.rof_0__b4b.N4 brr2.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[23] brr2.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[22] brr2.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[21] brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.N6 brr2.rof_4__br.bb4bh.rof_0__b4b.N7 brr2.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[21] brr2.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[20] brr2.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[23] brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.N9 brr2.rof_4__br.bb4bh.rof_0__b4b.N10 brr2.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[19] brr2.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[18] brr2.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr2.carries[4] brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.carries[4] brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[27]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[17] brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.N0 brr2.rof_4__br.bb4bh.rof_1__b4b.N1 brr2.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[26] brr2.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[25] brr2.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[19] brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.N3 brr2.rof_4__br.bb4bh.rof_1__b4b.N4 brr2.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[24] brr2.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[23] brr2.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[21] brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.N6 brr2.rof_4__br.bb4bh.rof_1__b4b.N7 brr2.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[22] brr2.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[21] brr2.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[23] brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.N9 brr2.rof_4__br.bb4bh.rof_1__b4b.N10 brr2.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[20] brr2.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[19] brr2.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.ci_local[1] brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.ci_local[1] brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[28]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[17] brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.N0 brr2.rof_4__br.bb4bh.rof_2__b4b.N1 brr2.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[27] brr2.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[26] brr2.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[19] brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.N3 brr2.rof_4__br.bb4bh.rof_2__b4b.N4 brr2.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[25] brr2.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[24] brr2.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[21] brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.N6 brr2.rof_4__br.bb4bh.rof_2__b4b.N7 brr2.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[23] brr2.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[22] brr2.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[23] brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.N9 brr2.rof_4__br.bb4bh.rof_2__b4b.N10 brr2.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[21] brr2.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[20] brr2.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.ci_local[2] brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.ci_local[2] brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[29]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[17] brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.N0 brr2.rof_4__br.bb4bh.rof_3__b4b.N1 brr2.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[28] brr2.rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[27] brr2.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[19] brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.N3 brr2.rof_4__br.bb4bh.rof_3__b4b.N4 brr2.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[26] brr2.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[25] brr2.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[21] brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.N6 brr2.rof_4__br.bb4bh.rof_3__b4b.N7 brr2.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[24] brr2.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[23] brr2.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[23] brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.N9 brr2.rof_4__br.bb4bh.rof_3__b4b.N10 brr2.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[22] brr2.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[21] brr2.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.ci_local[3] brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.ci_local[3] brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[30]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.N2 x_i[17] brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.N0 brr2.rof_4__br.bb4bh.rof_4__b4b.N1 brr2.rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[29] brr2.rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[28] brr2.rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[19] brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.N3 brr2.rof_4__br.bb4bh.rof_4__b4b.N4 brr2.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[27] brr2.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[26] brr2.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[21] brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.N6 brr2.rof_4__br.bb4bh.rof_4__b4b.N7 brr2.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[25] brr2.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[24] brr2.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[23] brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.N9 brr2.rof_4__br.bb4bh.rof_4__b4b.N10 brr2.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[23] brr2.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[22] brr2.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.ci_local[4] brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.ci_local[4] brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[31]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.N2 x_i[17] brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.N0 brr2.rof_4__br.bb4bh.rof_5__b4b.N1 brr2.rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[30] brr2.rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[29] brr2.rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.N5 x_i[19] brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.N3 brr2.rof_4__br.bb4bh.rof_5__b4b.N4 brr2.rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[28] brr2.rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[27] brr2.rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.N8 x_i[21] brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.N6 brr2.rof_4__br.bb4bh.rof_5__b4b.N7 brr2.rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[26] brr2.rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[25] brr2.rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.N11 x_i[23] brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.N9 brr2.rof_4__br.bb4bh.rof_5__b4b.N10 brr2.rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[24] brr2.rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[23] brr2.rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_4__br.bb4bh.ci_local[6]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.ci_local[5] brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.ci_local[5] brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[32]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.N2 x_i[17] brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.N0 brr2.rof_4__br.bb4bh.rof_6__b4b.N1 brr2.rof_4__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[5] y_i[31] brr2.rof_4__br.bb4bh.rof_6__b4b.N0
11 1
.names brr2.SDN_i[4] y_i[30] brr2.rof_4__br.bb4bh.rof_6__b4b.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.N5 x_i[19] brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.N3 brr2.rof_4__br.bb4bh.rof_6__b4b.N4 brr2.rof_4__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[29] brr2.rof_4__br.bb4bh.rof_6__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[28] brr2.rof_4__br.bb4bh.rof_6__b4b.N4
11 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.N8 x_i[21] brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.N6 brr2.rof_4__br.bb4bh.rof_6__b4b.N7 brr2.rof_4__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[27] brr2.rof_4__br.bb4bh.rof_6__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[26] brr2.rof_4__br.bb4bh.rof_6__b4b.N7
11 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.N11 x_i[23] brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.N9 brr2.rof_4__br.bb4bh.rof_6__b4b.N10 brr2.rof_4__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[25] brr2.rof_4__br.bb4bh.rof_6__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[24] brr2.rof_4__br.bb4bh.rof_6__b4b.N10
11 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_4__br.bb4bh.ci_local[7]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.ci_local[6] brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.ci_local[6] brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[33]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.N2 x_i[17] brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.N0 brr2.rof_4__br.bb4bh.rof_7__b4b.N1 brr2.rof_4__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[4] y_i[31] brr2.rof_4__br.bb4bh.rof_7__b4b.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.N5 x_i[19] brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.N3 brr2.rof_4__br.bb4bh.rof_7__b4b.N4 brr2.rof_4__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[8] y_i[30] brr2.rof_4__br.bb4bh.rof_7__b4b.N3
11 1
.names brr2.SDN_i[7] y_i[29] brr2.rof_4__br.bb4bh.rof_7__b4b.N4
11 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.N8 x_i[21] brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.N6 brr2.rof_4__br.bb4bh.rof_7__b4b.N7 brr2.rof_4__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[11] y_i[28] brr2.rof_4__br.bb4bh.rof_7__b4b.N6
11 1
.names brr2.SDN_i[10] y_i[27] brr2.rof_4__br.bb4bh.rof_7__b4b.N7
11 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.N11 x_i[23] brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.N9 brr2.rof_4__br.bb4bh.rof_7__b4b.N10 brr2.rof_4__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names brr2.SDN_i[14] y_i[26] brr2.rof_4__br.bb4bh.rof_7__b4b.N9
11 1
.names brr2.SDN_i[13] y_i[25] brr2.rof_4__br.bb4bh.rof_7__b4b.N10
11 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.carries[5]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.ci_local[7] brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_4__br.bb4bh.ci_local[7] brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[34]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.N0 brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.N3 x_i[17] brr2.rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.N0 brr2.rof_5__br.bb4bh.rof_0__b4b.N2 brr2.rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names brr2.SDN_i[5] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr2.rof_4__br.bb4bh.rof_7__b4b.N0
11 1
.names brr2.SDN_i[4] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr2.rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.N6 x_i[19] brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.N4 brr2.rof_5__br.bb4bh.rof_0__b4b.N5 brr2.rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names brr2.SDN_i[8] y_i[31] brr2.rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names brr2.SDN_i[7] y_i[30] brr2.rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.N9 x_i[21] brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.N7 brr2.rof_5__br.bb4bh.rof_0__b4b.N8 brr2.rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names brr2.SDN_i[11] y_i[29] brr2.rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names brr2.SDN_i[10] y_i[28] brr2.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.N12 x_i[23] brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.N10 brr2.rof_5__br.bb4bh.rof_0__b4b.N11 brr2.rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names brr2.SDN_i[14] y_i[27] brr2.rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names brr2.SDN_i[13] y_i[26] brr2.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr2.carries[5] brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.carries[5] brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[35]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[21] brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.N3 brr2.rof_5__br.bb4bh.rof_1__b4b.N4 brr2.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[11] y_i[30] brr2.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names brr2.SDN_i[10] y_i[29] brr2.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.N8 x_i[23] brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.N6 brr2.rof_5__br.bb4bh.rof_1__b4b.N7 brr2.rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr2.SDN_i[14] y_i[28] brr2.rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names brr2.SDN_i[13] y_i[27] brr2.rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[19] brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.N0 brr2.rof_5__br.bb4bh.rof_1__b4b.N1 brr2.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[7] y_i[31] brr2.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_5__br.bb4bh.ci_local[1] brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_5__br.bb4bh.ci_local[1] brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[36]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.N0 brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[19] brr2.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.N0 brr2.rof_5__br.bb4bh.rof_2__b4b.N2 brr2.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names brr2.SDN_i[8] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr2.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names brr2.SDN_i[7] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr2.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[21] brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.N4 brr2.rof_5__br.bb4bh.rof_2__b4b.N5 brr2.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names brr2.SDN_i[11] y_i[31] brr2.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names brr2.SDN_i[10] y_i[30] brr2.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.N9 x_i[23] brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.N7 brr2.rof_5__br.bb4bh.rof_2__b4b.N8 brr2.rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names brr2.SDN_i[14] y_i[29] brr2.rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names brr2.SDN_i[13] y_i[28] brr2.rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr2.rof_5__br.bb4bh.ci_local[3]
11 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_5__br.bb4bh.ci_local[2] brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr2.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_5__br.bb4bh.ci_local[2] brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr2.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[37]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[21] brr2.rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.N0 brr2.rof_5__br.bb4bh.rof_3__b4b.N1 brr2.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[10] y_i[31] brr2.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.N5 x_i[23] brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.N3 brr2.rof_5__br.bb4bh.rof_3__b4b.N4 brr2.rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr2.SDN_i[14] y_i[30] brr2.rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names brr2.SDN_i[13] y_i[29] brr2.rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_5__br.bb4bh.ci_local[3] brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr2.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_5__br.bb4bh.ci_local[3] brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr2.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[38]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_4__b4b.N0 brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names brr2.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[21] brr2.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.N0 brr2.rof_5__br.bb4bh.rof_4__b4b.N2 brr2.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names brr2.SDN_i[11] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr2.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names brr2.SDN_i[10] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr2.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names brr2.rof_5__br.bb4bh.rof_4__b4b.N6 x_i[23] brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_4__b4b.N4 brr2.rof_5__br.bb4bh.rof_4__b4b.N5 brr2.rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names brr2.SDN_i[14] y_i[31] brr2.rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names brr2.SDN_i[13] y_i[30] brr2.rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr2.rof_5__br.bb4bh.ci_local[4] brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr2.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_5__br.bb4bh.ci_local[4] brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr2.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr2.c_o[39]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_5__b4b.N2 x_i[23] brr2.c_o[40]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_5__b4b.N0 brr2.rof_5__br.bb4bh.rof_5__b4b.N1 brr2.rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr2.SDN_i[13] y_i[31] brr2.rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_6__b4b.N0 brr2.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0
0 1
.names brr2.rof_5__br.bb4bh.rof_6__b4b.N3 x_i[23] brr2.rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_5__b4b.N0 brr2.rof_5__br.bb4bh.rof_6__b4b.N2 brr2.rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names brr2.SDN_i[14] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr2.rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names brr2.SDN_i[13] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr2.rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names brr3.rof_0__br.bb4bh.rof_2__b4b.N0 x_i[25] brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.SDN_i[5] y_i[0] brr3.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[25] brr3.rof_0__br.bb4bh.ci_local[3]
11 1
.names brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[25] brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[25] brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_3__b4b.N0 brr3.rof_0__br.bb4bh.rof_3__b4b.N1 brr3.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[1] brr3.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[0] brr3.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names brr3.rof_0__br.bb4bh.ci_local[3] brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr3.c_o[3]
11 1
.names brr3.rof_0__br.bb4bh.ci_local[3] brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[25] brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_4__b4b.N0 brr3.rof_0__br.bb4bh.rof_4__b4b.N1 brr3.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[2] brr3.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[1] brr3.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names brr3.rof_0__br.bb4bh.rof_4__b4b.N3 x_i[27] brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.SDN_i[8] y_i[0] brr3.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names x_i[27] brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr3.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[27] brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr3.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[25] brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_5__b4b.N0 brr3.rof_0__br.bb4bh.rof_5__b4b.N1 brr3.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[3] brr3.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[2] brr3.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names brr3.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[27] brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_5__b4b.N3 brr3.rof_0__br.bb4bh.rof_5__b4b.N4 brr3.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[1] brr3.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[0] brr3.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr3.rof_0__br.bb4bh.ci_local[6]
11 1
.names brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.ci_local[5] brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr3.c_o[5]
11 1
.names brr3.rof_0__br.bb4bh.ci_local[5] brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.N2 x_i[25] brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.N0 brr3.rof_0__br.bb4bh.rof_6__b4b.N1 brr3.rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[4] brr3.rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[3] brr3.rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.N5 x_i[27] brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.N3 brr3.rof_0__br.bb4bh.rof_6__b4b.N4 brr3.rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[2] brr3.rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[1] brr3.rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.N6 x_i[29] brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.SDN_i[11] y_i[0] brr3.rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names x_i[29] brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names x_i[29] brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.ci_local[6] brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_0__br.bb4bh.ci_local[6] brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[6]
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.N2 x_i[25] brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.N0 brr3.rof_0__br.bb4bh.rof_7__b4b.N1 brr3.rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[5] brr3.rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[4] brr3.rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.N5 x_i[27] brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.N3 brr3.rof_0__br.bb4bh.rof_7__b4b.N4 brr3.rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[3] brr3.rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[2] brr3.rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.N8 x_i[29] brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.N6 brr3.rof_0__br.bb4bh.rof_7__b4b.N7 brr3.rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[1] brr3.rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[0] brr3.rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr3.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr3.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.carries[1]
10 1
01 1
.names brr3.rof_0__br.bb4bh.ci_local[7] brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr3.c_o[7]
11 1
.names brr3.rof_0__br.bb4bh.ci_local[7] brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[25] brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.N0 brr3.rof_1__br.bb4bh.rof_0__b4b.N1 brr3.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[6] brr3.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[5] brr3.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[27] brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.N3 brr3.rof_1__br.bb4bh.rof_0__b4b.N4 brr3.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[4] brr3.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[3] brr3.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[29] brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.N6 brr3.rof_1__br.bb4bh.rof_0__b4b.N7 brr3.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[2] brr3.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[1] brr3.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[31] brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.SDN_i[14] y_i[0] brr3.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr3.carries[1] brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.carries[1] brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[8]
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[25] brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.N0 brr3.rof_1__br.bb4bh.rof_1__b4b.N1 brr3.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[7] brr3.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[6] brr3.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[27] brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.N3 brr3.rof_1__br.bb4bh.rof_1__b4b.N4 brr3.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[5] brr3.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[4] brr3.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[29] brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.N6 brr3.rof_1__br.bb4bh.rof_1__b4b.N7 brr3.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[3] brr3.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[2] brr3.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[31] brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.N9 brr3.rof_1__br.bb4bh.rof_1__b4b.N10 brr3.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[1] brr3.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[0] brr3.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.ci_local[1] brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.ci_local[1] brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[9]
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[25] brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.N0 brr3.rof_1__br.bb4bh.rof_2__b4b.N1 brr3.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[8] brr3.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[7] brr3.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[27] brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.N3 brr3.rof_1__br.bb4bh.rof_2__b4b.N4 brr3.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[6] brr3.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[5] brr3.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[29] brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.N6 brr3.rof_1__br.bb4bh.rof_2__b4b.N7 brr3.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[4] brr3.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[3] brr3.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[31] brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.N9 brr3.rof_1__br.bb4bh.rof_2__b4b.N10 brr3.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[2] brr3.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[1] brr3.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.ci_local[2] brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.ci_local[2] brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[10]
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[25] brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.N0 brr3.rof_1__br.bb4bh.rof_3__b4b.N1 brr3.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[9] brr3.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[8] brr3.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[27] brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.N3 brr3.rof_1__br.bb4bh.rof_3__b4b.N4 brr3.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[7] brr3.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[6] brr3.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[29] brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.N6 brr3.rof_1__br.bb4bh.rof_3__b4b.N7 brr3.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[5] brr3.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[4] brr3.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[31] brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.N9 brr3.rof_1__br.bb4bh.rof_3__b4b.N10 brr3.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[3] brr3.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[2] brr3.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.ci_local[3] brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.ci_local[3] brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[11]
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[25] brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.N0 brr3.rof_1__br.bb4bh.rof_4__b4b.N1 brr3.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[10] brr3.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[9] brr3.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[27] brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.N3 brr3.rof_1__br.bb4bh.rof_4__b4b.N4 brr3.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[8] brr3.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[7] brr3.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[29] brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.N6 brr3.rof_1__br.bb4bh.rof_4__b4b.N7 brr3.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[6] brr3.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[5] brr3.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[31] brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.N9 brr3.rof_1__br.bb4bh.rof_4__b4b.N10 brr3.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[4] brr3.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[3] brr3.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.carries[2]
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.ci_local[4] brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.ci_local[4] brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[12]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[25] brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.N0 brr3.rof_2__br.bb4bh.rof_0__b4b.N1 brr3.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[11] brr3.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[10] brr3.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[27] brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.N3 brr3.rof_2__br.bb4bh.rof_0__b4b.N4 brr3.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[9] brr3.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[8] brr3.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[29] brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.N6 brr3.rof_2__br.bb4bh.rof_0__b4b.N7 brr3.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[7] brr3.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[6] brr3.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[31] brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.N9 brr3.rof_2__br.bb4bh.rof_0__b4b.N10 brr3.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[5] brr3.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[4] brr3.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr3.carries[2] brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.carries[2] brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[13]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[25] brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.N0 brr3.rof_2__br.bb4bh.rof_1__b4b.N1 brr3.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[12] brr3.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[11] brr3.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[27] brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.N3 brr3.rof_2__br.bb4bh.rof_1__b4b.N4 brr3.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[10] brr3.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[9] brr3.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[29] brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.N6 brr3.rof_2__br.bb4bh.rof_1__b4b.N7 brr3.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[8] brr3.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[7] brr3.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[31] brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.N9 brr3.rof_2__br.bb4bh.rof_1__b4b.N10 brr3.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[6] brr3.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[5] brr3.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.ci_local[1] brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.ci_local[1] brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[14]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[25] brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.N0 brr3.rof_2__br.bb4bh.rof_2__b4b.N1 brr3.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[13] brr3.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[12] brr3.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[27] brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.N3 brr3.rof_2__br.bb4bh.rof_2__b4b.N4 brr3.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[11] brr3.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[10] brr3.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[29] brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.N6 brr3.rof_2__br.bb4bh.rof_2__b4b.N7 brr3.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[9] brr3.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[8] brr3.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[31] brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.N9 brr3.rof_2__br.bb4bh.rof_2__b4b.N10 brr3.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[7] brr3.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[6] brr3.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.ci_local[2] brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.ci_local[2] brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[15]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[25] brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.N0 brr3.rof_2__br.bb4bh.rof_3__b4b.N1 brr3.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[14] brr3.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[13] brr3.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[27] brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.N3 brr3.rof_2__br.bb4bh.rof_3__b4b.N4 brr3.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[12] brr3.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[11] brr3.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[29] brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.N6 brr3.rof_2__br.bb4bh.rof_3__b4b.N7 brr3.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[10] brr3.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[9] brr3.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[31] brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.N9 brr3.rof_2__br.bb4bh.rof_3__b4b.N10 brr3.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[8] brr3.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[7] brr3.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.ci_local[3] brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.ci_local[3] brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[16]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[25] brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.N0 brr3.rof_2__br.bb4bh.rof_4__b4b.N1 brr3.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[15] brr3.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[14] brr3.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[27] brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.N3 brr3.rof_2__br.bb4bh.rof_4__b4b.N4 brr3.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[13] brr3.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[12] brr3.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[29] brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.N6 brr3.rof_2__br.bb4bh.rof_4__b4b.N7 brr3.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[11] brr3.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[10] brr3.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[31] brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.N9 brr3.rof_2__br.bb4bh.rof_4__b4b.N10 brr3.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[9] brr3.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[8] brr3.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.ci_local[4] brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.ci_local[4] brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[17]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.N2 x_i[25] brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.N0 brr3.rof_2__br.bb4bh.rof_5__b4b.N1 brr3.rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[16] brr3.rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[15] brr3.rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.N5 x_i[27] brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.N3 brr3.rof_2__br.bb4bh.rof_5__b4b.N4 brr3.rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[14] brr3.rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[13] brr3.rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.N8 x_i[29] brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.N6 brr3.rof_2__br.bb4bh.rof_5__b4b.N7 brr3.rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[12] brr3.rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[11] brr3.rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.N11 x_i[31] brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.N9 brr3.rof_2__br.bb4bh.rof_5__b4b.N10 brr3.rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[10] brr3.rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[9] brr3.rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.carries[3]
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.ci_local[5] brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.ci_local[5] brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[18]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[25] brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.N0 brr3.rof_3__br.bb4bh.rof_0__b4b.N1 brr3.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[17] brr3.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[16] brr3.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[27] brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.N3 brr3.rof_3__br.bb4bh.rof_0__b4b.N4 brr3.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[15] brr3.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[14] brr3.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[29] brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.N6 brr3.rof_3__br.bb4bh.rof_0__b4b.N7 brr3.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[13] brr3.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[12] brr3.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[31] brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.N9 brr3.rof_3__br.bb4bh.rof_0__b4b.N10 brr3.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[11] brr3.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[10] brr3.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr3.carries[3] brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.carries[3] brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[19]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[25] brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.N0 brr3.rof_3__br.bb4bh.rof_1__b4b.N1 brr3.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[18] brr3.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[17] brr3.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[27] brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.N3 brr3.rof_3__br.bb4bh.rof_1__b4b.N4 brr3.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[16] brr3.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[15] brr3.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[29] brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.N6 brr3.rof_3__br.bb4bh.rof_1__b4b.N7 brr3.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[14] brr3.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[13] brr3.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[31] brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.N9 brr3.rof_3__br.bb4bh.rof_1__b4b.N10 brr3.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[12] brr3.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[11] brr3.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.ci_local[1] brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.ci_local[1] brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[20]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[25] brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.N0 brr3.rof_3__br.bb4bh.rof_2__b4b.N1 brr3.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[19] brr3.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[18] brr3.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[27] brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.N3 brr3.rof_3__br.bb4bh.rof_2__b4b.N4 brr3.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[17] brr3.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[16] brr3.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[29] brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.N6 brr3.rof_3__br.bb4bh.rof_2__b4b.N7 brr3.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[15] brr3.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[14] brr3.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[31] brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.N9 brr3.rof_3__br.bb4bh.rof_2__b4b.N10 brr3.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[13] brr3.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[12] brr3.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.ci_local[2] brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.ci_local[2] brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[21]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[25] brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.N0 brr3.rof_3__br.bb4bh.rof_3__b4b.N1 brr3.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[20] brr3.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[19] brr3.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[27] brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.N3 brr3.rof_3__br.bb4bh.rof_3__b4b.N4 brr3.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[18] brr3.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[17] brr3.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[29] brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.N6 brr3.rof_3__br.bb4bh.rof_3__b4b.N7 brr3.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[16] brr3.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[15] brr3.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[31] brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.N9 brr3.rof_3__br.bb4bh.rof_3__b4b.N10 brr3.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[14] brr3.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[13] brr3.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.ci_local[3] brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.ci_local[3] brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[22]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[25] brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.N0 brr3.rof_3__br.bb4bh.rof_4__b4b.N1 brr3.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[21] brr3.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[20] brr3.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[27] brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.N3 brr3.rof_3__br.bb4bh.rof_4__b4b.N4 brr3.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[19] brr3.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[18] brr3.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[29] brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.N6 brr3.rof_3__br.bb4bh.rof_4__b4b.N7 brr3.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[17] brr3.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[16] brr3.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[31] brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.N9 brr3.rof_3__br.bb4bh.rof_4__b4b.N10 brr3.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[15] brr3.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[14] brr3.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.ci_local[4] brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.ci_local[4] brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[23]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.N2 x_i[25] brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.N0 brr3.rof_3__br.bb4bh.rof_5__b4b.N1 brr3.rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[22] brr3.rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[21] brr3.rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.N5 x_i[27] brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.N3 brr3.rof_3__br.bb4bh.rof_5__b4b.N4 brr3.rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[20] brr3.rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[19] brr3.rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.N8 x_i[29] brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.N6 brr3.rof_3__br.bb4bh.rof_5__b4b.N7 brr3.rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[18] brr3.rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[17] brr3.rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.N11 x_i[31] brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.N9 brr3.rof_3__br.bb4bh.rof_5__b4b.N10 brr3.rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[16] brr3.rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[15] brr3.rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_3__br.bb4bh.ci_local[6]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.ci_local[5] brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.ci_local[5] brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[24]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.N2 x_i[25] brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.N0 brr3.rof_3__br.bb4bh.rof_6__b4b.N1 brr3.rof_3__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[23] brr3.rof_3__br.bb4bh.rof_6__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[22] brr3.rof_3__br.bb4bh.rof_6__b4b.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.N5 x_i[27] brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.N3 brr3.rof_3__br.bb4bh.rof_6__b4b.N4 brr3.rof_3__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[21] brr3.rof_3__br.bb4bh.rof_6__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[20] brr3.rof_3__br.bb4bh.rof_6__b4b.N4
11 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.N8 x_i[29] brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.N6 brr3.rof_3__br.bb4bh.rof_6__b4b.N7 brr3.rof_3__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[19] brr3.rof_3__br.bb4bh.rof_6__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[18] brr3.rof_3__br.bb4bh.rof_6__b4b.N7
11 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.N11 x_i[31] brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.N9 brr3.rof_3__br.bb4bh.rof_6__b4b.N10 brr3.rof_3__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[17] brr3.rof_3__br.bb4bh.rof_6__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[16] brr3.rof_3__br.bb4bh.rof_6__b4b.N10
11 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_3__br.bb4bh.ci_local[7]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.ci_local[6] brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.ci_local[6] brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[25]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.N2 x_i[25] brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.N0 brr3.rof_3__br.bb4bh.rof_7__b4b.N1 brr3.rof_3__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[24] brr3.rof_3__br.bb4bh.rof_7__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[23] brr3.rof_3__br.bb4bh.rof_7__b4b.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.N5 x_i[27] brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.N3 brr3.rof_3__br.bb4bh.rof_7__b4b.N4 brr3.rof_3__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[22] brr3.rof_3__br.bb4bh.rof_7__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[21] brr3.rof_3__br.bb4bh.rof_7__b4b.N4
11 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.N8 x_i[29] brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.N6 brr3.rof_3__br.bb4bh.rof_7__b4b.N7 brr3.rof_3__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[20] brr3.rof_3__br.bb4bh.rof_7__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[19] brr3.rof_3__br.bb4bh.rof_7__b4b.N7
11 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.N11 x_i[31] brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.N9 brr3.rof_3__br.bb4bh.rof_7__b4b.N10 brr3.rof_3__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[18] brr3.rof_3__br.bb4bh.rof_7__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[17] brr3.rof_3__br.bb4bh.rof_7__b4b.N10
11 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.carries[4]
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.ci_local[7] brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.ci_local[7] brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[26]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[25] brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.N0 brr3.rof_4__br.bb4bh.rof_0__b4b.N1 brr3.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[25] brr3.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[24] brr3.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[27] brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.N3 brr3.rof_4__br.bb4bh.rof_0__b4b.N4 brr3.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[23] brr3.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[22] brr3.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[29] brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.N6 brr3.rof_4__br.bb4bh.rof_0__b4b.N7 brr3.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[21] brr3.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[20] brr3.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[31] brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.N9 brr3.rof_4__br.bb4bh.rof_0__b4b.N10 brr3.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[19] brr3.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[18] brr3.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr3.carries[4] brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.carries[4] brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[27]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[25] brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.N0 brr3.rof_4__br.bb4bh.rof_1__b4b.N1 brr3.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[26] brr3.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[25] brr3.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[27] brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.N3 brr3.rof_4__br.bb4bh.rof_1__b4b.N4 brr3.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[24] brr3.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[23] brr3.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[29] brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.N6 brr3.rof_4__br.bb4bh.rof_1__b4b.N7 brr3.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[22] brr3.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[21] brr3.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[31] brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.N9 brr3.rof_4__br.bb4bh.rof_1__b4b.N10 brr3.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[20] brr3.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[19] brr3.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.ci_local[1] brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.ci_local[1] brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[28]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[25] brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.N0 brr3.rof_4__br.bb4bh.rof_2__b4b.N1 brr3.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[27] brr3.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[26] brr3.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[27] brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.N3 brr3.rof_4__br.bb4bh.rof_2__b4b.N4 brr3.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[25] brr3.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[24] brr3.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[29] brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.N6 brr3.rof_4__br.bb4bh.rof_2__b4b.N7 brr3.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[23] brr3.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[22] brr3.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[31] brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.N9 brr3.rof_4__br.bb4bh.rof_2__b4b.N10 brr3.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[21] brr3.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[20] brr3.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.ci_local[2] brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.ci_local[2] brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[29]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[25] brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.N0 brr3.rof_4__br.bb4bh.rof_3__b4b.N1 brr3.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[28] brr3.rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[27] brr3.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[27] brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.N3 brr3.rof_4__br.bb4bh.rof_3__b4b.N4 brr3.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[26] brr3.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[25] brr3.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[29] brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.N6 brr3.rof_4__br.bb4bh.rof_3__b4b.N7 brr3.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[24] brr3.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[23] brr3.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[31] brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.N9 brr3.rof_4__br.bb4bh.rof_3__b4b.N10 brr3.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[22] brr3.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[21] brr3.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.ci_local[3] brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.ci_local[3] brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[30]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.N2 x_i[25] brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.N0 brr3.rof_4__br.bb4bh.rof_4__b4b.N1 brr3.rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[29] brr3.rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[28] brr3.rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[27] brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.N3 brr3.rof_4__br.bb4bh.rof_4__b4b.N4 brr3.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[27] brr3.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[26] brr3.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[29] brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.N6 brr3.rof_4__br.bb4bh.rof_4__b4b.N7 brr3.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[25] brr3.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[24] brr3.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[31] brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.N9 brr3.rof_4__br.bb4bh.rof_4__b4b.N10 brr3.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[23] brr3.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[22] brr3.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.ci_local[4] brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.ci_local[4] brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[31]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.N2 x_i[25] brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.N0 brr3.rof_4__br.bb4bh.rof_5__b4b.N1 brr3.rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[30] brr3.rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[29] brr3.rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.N5 x_i[27] brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.N3 brr3.rof_4__br.bb4bh.rof_5__b4b.N4 brr3.rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[28] brr3.rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[27] brr3.rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.N8 x_i[29] brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.N6 brr3.rof_4__br.bb4bh.rof_5__b4b.N7 brr3.rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[26] brr3.rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[25] brr3.rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.N11 x_i[31] brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.N9 brr3.rof_4__br.bb4bh.rof_5__b4b.N10 brr3.rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[24] brr3.rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[23] brr3.rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_4__br.bb4bh.ci_local[6]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.ci_local[5] brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.ci_local[5] brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[32]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.N2 x_i[25] brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.N0 brr3.rof_4__br.bb4bh.rof_6__b4b.N1 brr3.rof_4__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[5] y_i[31] brr3.rof_4__br.bb4bh.rof_6__b4b.N0
11 1
.names brr3.SDN_i[4] y_i[30] brr3.rof_4__br.bb4bh.rof_6__b4b.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.N5 x_i[27] brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.N3 brr3.rof_4__br.bb4bh.rof_6__b4b.N4 brr3.rof_4__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[29] brr3.rof_4__br.bb4bh.rof_6__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[28] brr3.rof_4__br.bb4bh.rof_6__b4b.N4
11 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.N8 x_i[29] brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.N6 brr3.rof_4__br.bb4bh.rof_6__b4b.N7 brr3.rof_4__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[27] brr3.rof_4__br.bb4bh.rof_6__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[26] brr3.rof_4__br.bb4bh.rof_6__b4b.N7
11 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.N11 x_i[31] brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.N9 brr3.rof_4__br.bb4bh.rof_6__b4b.N10 brr3.rof_4__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[25] brr3.rof_4__br.bb4bh.rof_6__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[24] brr3.rof_4__br.bb4bh.rof_6__b4b.N10
11 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_4__br.bb4bh.ci_local[7]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.ci_local[6] brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.ci_local[6] brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[33]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.N2 x_i[25] brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.N0 brr3.rof_4__br.bb4bh.rof_7__b4b.N1 brr3.rof_4__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[4] y_i[31] brr3.rof_4__br.bb4bh.rof_7__b4b.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.N5 x_i[27] brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.N3 brr3.rof_4__br.bb4bh.rof_7__b4b.N4 brr3.rof_4__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[8] y_i[30] brr3.rof_4__br.bb4bh.rof_7__b4b.N3
11 1
.names brr3.SDN_i[7] y_i[29] brr3.rof_4__br.bb4bh.rof_7__b4b.N4
11 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.N8 x_i[29] brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.N6 brr3.rof_4__br.bb4bh.rof_7__b4b.N7 brr3.rof_4__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[11] y_i[28] brr3.rof_4__br.bb4bh.rof_7__b4b.N6
11 1
.names brr3.SDN_i[10] y_i[27] brr3.rof_4__br.bb4bh.rof_7__b4b.N7
11 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.N11 x_i[31] brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.N9 brr3.rof_4__br.bb4bh.rof_7__b4b.N10 brr3.rof_4__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names brr3.SDN_i[14] y_i[26] brr3.rof_4__br.bb4bh.rof_7__b4b.N9
11 1
.names brr3.SDN_i[13] y_i[25] brr3.rof_4__br.bb4bh.rof_7__b4b.N10
11 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.carries[5]
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.ci_local[7] brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.ci_local[7] brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[34]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.N0 brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.N3 x_i[25] brr3.rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.N0 brr3.rof_5__br.bb4bh.rof_0__b4b.N2 brr3.rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names brr3.SDN_i[5] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr3.rof_4__br.bb4bh.rof_7__b4b.N0
11 1
.names brr3.SDN_i[4] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr3.rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.N6 x_i[27] brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.N4 brr3.rof_5__br.bb4bh.rof_0__b4b.N5 brr3.rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names brr3.SDN_i[8] y_i[31] brr3.rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names brr3.SDN_i[7] y_i[30] brr3.rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.N9 x_i[29] brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.N7 brr3.rof_5__br.bb4bh.rof_0__b4b.N8 brr3.rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names brr3.SDN_i[11] y_i[29] brr3.rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names brr3.SDN_i[10] y_i[28] brr3.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.N12 x_i[31] brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.N10 brr3.rof_5__br.bb4bh.rof_0__b4b.N11 brr3.rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names brr3.SDN_i[14] y_i[27] brr3.rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names brr3.SDN_i[13] y_i[26] brr3.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names brr3.carries[5] brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.carries[5] brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[35]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[27] brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.N0 brr3.rof_5__br.bb4bh.rof_1__b4b.N1 brr3.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[7] y_i[31] brr3.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[29] brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.N3 brr3.rof_5__br.bb4bh.rof_1__b4b.N4 brr3.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[11] y_i[30] brr3.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names brr3.SDN_i[10] y_i[29] brr3.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.N8 x_i[31] brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.N6 brr3.rof_5__br.bb4bh.rof_1__b4b.N7 brr3.rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names brr3.SDN_i[14] y_i[28] brr3.rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names brr3.SDN_i[13] y_i[27] brr3.rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_5__br.bb4bh.ci_local[1] brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_5__br.bb4bh.ci_local[1] brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[36]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.N0 brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[27] brr3.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_1__b4b.N0 brr3.rof_5__br.bb4bh.rof_2__b4b.N2 brr3.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names brr3.SDN_i[8] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr3.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names brr3.SDN_i[7] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr3.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[29] brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.N4 brr3.rof_5__br.bb4bh.rof_2__b4b.N5 brr3.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names brr3.SDN_i[11] y_i[31] brr3.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names brr3.SDN_i[10] y_i[30] brr3.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.N9 x_i[31] brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.N7 brr3.rof_5__br.bb4bh.rof_2__b4b.N8 brr3.rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names brr3.SDN_i[14] y_i[29] brr3.rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names brr3.SDN_i[13] y_i[28] brr3.rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr3.rof_5__br.bb4bh.ci_local[3]
11 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_5__br.bb4bh.ci_local[2] brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\brr3.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_5__br.bb4bh.ci_local[2] brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\brr3.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[37]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[29] brr3.rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_3__b4b.N0 brr3.rof_5__br.bb4bh.rof_3__b4b.N1 brr3.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[10] y_i[31] brr3.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names brr3.rof_5__br.bb4bh.rof_3__b4b.N5 x_i[31] brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_3__b4b.N3 brr3.rof_5__br.bb4bh.rof_3__b4b.N4 brr3.rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names brr3.SDN_i[14] y_i[30] brr3.rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names brr3.SDN_i[13] y_i[29] brr3.rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_5__br.bb4bh.ci_local[3] brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\brr3.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_5__br.bb4bh.ci_local[3] brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\brr3.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[38]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_4__b4b.N0 brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names brr3.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[29] brr3.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_3__b4b.N0 brr3.rof_5__br.bb4bh.rof_4__b4b.N2 brr3.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names brr3.SDN_i[11] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr3.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names brr3.SDN_i[10] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr3.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names brr3.rof_5__br.bb4bh.rof_4__b4b.N6 x_i[31] brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_4__b4b.N4 brr3.rof_5__br.bb4bh.rof_4__b4b.N5 brr3.rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names brr3.SDN_i[14] y_i[31] brr3.rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names brr3.SDN_i[13] y_i[30] brr3.rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names brr3.rof_5__br.bb4bh.ci_local[4] brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\brr3.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_5__br.bb4bh.ci_local[4] brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\brr3.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] brr3.c_o[39]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_5__b4b.N2 x_i[31] brr3.c_o[40]
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_5__b4b.N0 brr3.rof_5__br.bb4bh.rof_5__b4b.N1 brr3.rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names brr3.SDN_i[13] y_i[31] brr3.rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names brr3.rof_5__br.bb4bh.rof_6__b4b.N0 brr3.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0
0 1
.names brr3.rof_5__br.bb4bh.rof_6__b4b.N3 x_i[31] brr3.rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names brr3.rof_5__br.bb4bh.rof_5__b4b.N0 brr3.rof_5__br.bb4bh.rof_6__b4b.N2 brr3.rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names brr3.SDN_i[14] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr3.rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names brr3.SDN_i[13] brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] brr3.rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[5] crr01.rof_0__cr.rof_0__c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[5] crr01.rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names x_i[7] crr01.rof_0__cr.rof_0__c.csa_1.N0 $flatten\crr01.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[7] crr01.rof_0__cr.rof_0__c.csa_1.N0 crr01.rof_0__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_0__c.csa_1.N1 $flatten\crr01.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_0__cr.ci_local[1]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[6] crr01.rof_0__cr.ci_local[2]
11 1
.names brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[6] crr01.rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names crr01.rof_0__cr.ci_local[1] crr01.rof_0__cr.rof_1__c.csa_1.N0 crr01.c_o[1]
11 1
.names crr01.rof_0__cr.ci_local[1] crr01.rof_0__cr.rof_1__c.csa_1.N0 crr01.rof_0__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[7] crr01.rof_0__cr.rof_2__c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[7] crr01.rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 crr01.rof_0__cr.rof_2__c.csa_1.N0 $flatten\crr01.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 crr01.rof_0__cr.rof_2__c.csa_1.N0 crr01.rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_2__c.csa_1.N1 $flatten\crr01.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_0__cr.ci_local[3]
10 1
01 1
.names crr01.rof_0__cr.ci_local[2] crr01.rof_0__cr.rof_2__c.csa_1.s_o crr01.c_o[2]
11 1
.names crr01.rof_0__cr.ci_local[2] crr01.rof_0__cr.rof_2__c.csa_1.s_o crr01.rof_0__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr0.c_o[8] crr01.rof_0__cr.rof_3__c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr0.c_o[8] crr01.rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_0__cr.rof_3__c.csa_1.N0 $flatten\crr01.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_0__cr.rof_3__c.csa_1.N0 crr01.rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_3__c.csa_1.N1 $flatten\crr01.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_0__cr.ci_local[4]
10 1
01 1
.names crr01.rof_0__cr.ci_local[3] crr01.rof_0__cr.rof_3__c.csa_1.s_o crr01.c_o[3]
11 1
.names crr01.rof_0__cr.ci_local[3] crr01.rof_0__cr.rof_3__c.csa_1.s_o crr01.rof_0__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr0.c_o[9] crr01.rof_0__cr.rof_4__c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr0.c_o[9] crr01.rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o crr01.rof_0__cr.rof_4__c.csa_1.N0 $flatten\crr01.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o crr01.rof_0__cr.rof_4__c.csa_1.N0 crr01.rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_4__c.csa_1.N1 $flatten\crr01.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_0__cr.ci_local[5]
10 1
01 1
.names brr1.c_o[3] crr01.rof_0__cr.rof_4__c.csa_1.s_o crr01.rof_0__cr.rof_4__c.csa_2.N1
11 1
.names brr1.c_o[3] crr01.rof_0__cr.rof_4__c.csa_1.s_o crr01.rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr01.rof_0__cr.ci_local[4] crr01.rof_0__cr.rof_4__c.csa_2.N0 $flatten\crr01.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_0__cr.ci_local[4] crr01.rof_0__cr.rof_4__c.csa_2.N0 crr01.rof_0__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_4__c.csa_2.N1 $flatten\crr01.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[4]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr0.c_o[10] crr01.rof_0__cr.rof_5__c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr0.c_o[10] crr01.rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr01.rof_0__cr.rof_5__c.csa_1.N0 $flatten\crr01.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr01.rof_0__cr.rof_5__c.csa_1.N0 crr01.rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_5__c.csa_1.N1 $flatten\crr01.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_0__cr.ci_local[6]
10 1
01 1
.names crr01.rof_0__cr.ci_local[5] crr01.rof_0__cr.rof_5__c.csa_1.s_o crr01.c_o[5]
11 1
.names crr01.rof_0__cr.ci_local[5] crr01.rof_0__cr.rof_5__c.csa_1.s_o crr01.rof_0__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr0.c_o[11] crr01.rof_0__cr.rof_6__c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr0.c_o[11] crr01.rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr01.rof_0__cr.rof_6__c.csa_1.N0 $flatten\crr01.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr01.rof_0__cr.rof_6__c.csa_1.N0 crr01.rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_6__c.csa_1.N1 $flatten\crr01.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_0__cr.ci_local[7]
10 1
01 1
.names brr1.c_o[5] crr01.rof_0__cr.rof_6__c.csa_1.s_o crr01.rof_0__cr.rof_6__c.csa_2.N1
11 1
.names brr1.c_o[5] crr01.rof_0__cr.rof_6__c.csa_1.s_o crr01.rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr01.rof_0__cr.ci_local[6] crr01.rof_0__cr.rof_6__c.csa_2.N0 $flatten\crr01.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_0__cr.ci_local[6] crr01.rof_0__cr.rof_6__c.csa_2.N0 crr01.rof_0__cr.rof_6__c.csa_2.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_6__c.csa_2.N1 $flatten\crr01.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[6]
10 1
01 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr0.c_o[12] crr01.rof_0__cr.rof_7__c.csa_1.N1
11 1
.names brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr0.c_o[12] crr01.rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr01.rof_0__cr.rof_7__c.csa_1.N0 $flatten\crr01.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr01.rof_0__cr.rof_7__c.csa_1.N0 crr01.rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_7__c.csa_1.N1 $flatten\crr01.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.carries[1]
10 1
01 1
.names brr1.c_o[6] crr01.rof_0__cr.rof_7__c.csa_1.s_o crr01.rof_0__cr.rof_7__c.csa_2.N1
11 1
.names brr1.c_o[6] crr01.rof_0__cr.rof_7__c.csa_1.s_o crr01.rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr01.rof_0__cr.ci_local[7] crr01.rof_0__cr.rof_7__c.csa_2.N0 $flatten\crr01.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_0__cr.ci_local[7] crr01.rof_0__cr.rof_7__c.csa_2.N0 crr01.rof_0__cr.rof_7__c.csa_2.s_o
10 1
01 1
.names crr01.rof_0__cr.rof_7__c.csa_2.N1 $flatten\crr01.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[7]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[13] crr01.rof_1__cr.rof_0__c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[13] crr01.rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_0__c.csa_1.N0 $flatten\crr01.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_0__c.csa_1.N0 crr01.rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_0__c.csa_1.N1 $flatten\crr01.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_1__cr.ci_local[1]
10 1
01 1
.names brr1.c_o[7] crr01.rof_1__cr.rof_0__c.csa_1.s_o crr01.rof_1__cr.rof_0__c.csa_2.N1
11 1
.names brr1.c_o[7] crr01.rof_1__cr.rof_0__c.csa_1.s_o crr01.rof_1__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr01.carries[1] crr01.rof_1__cr.rof_0__c.csa_2.N0 $flatten\crr01.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.carries[1] crr01.rof_1__cr.rof_0__c.csa_2.N0 crr01.rof_1__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_0__c.csa_2.N1 $flatten\crr01.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[8]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[14] crr01.rof_1__cr.rof_1__c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[14] crr01.rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_1__c.csa_1.N0 $flatten\crr01.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_1__c.csa_1.N0 crr01.rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_1__c.csa_1.N1 $flatten\crr01.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_1__cr.ci_local[2]
10 1
01 1
.names brr1.c_o[8] crr01.rof_1__cr.rof_1__c.csa_1.s_o crr01.rof_1__cr.rof_1__c.csa_2.N1
11 1
.names brr1.c_o[8] crr01.rof_1__cr.rof_1__c.csa_1.s_o crr01.rof_1__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr01.rof_1__cr.ci_local[1] crr01.rof_1__cr.rof_1__c.csa_2.N0 $flatten\crr01.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_1__cr.ci_local[1] crr01.rof_1__cr.rof_1__c.csa_2.N0 crr01.rof_1__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_1__c.csa_2.N1 $flatten\crr01.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[9]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[15] crr01.rof_1__cr.rof_2__c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[15] crr01.rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_2__c.csa_1.N0 $flatten\crr01.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_2__c.csa_1.N0 crr01.rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_2__c.csa_1.N1 $flatten\crr01.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_1__cr.ci_local[3]
10 1
01 1
.names brr1.c_o[9] crr01.rof_1__cr.rof_2__c.csa_1.s_o crr01.rof_1__cr.rof_2__c.csa_2.N1
11 1
.names brr1.c_o[9] crr01.rof_1__cr.rof_2__c.csa_1.s_o crr01.rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr01.rof_1__cr.ci_local[2] crr01.rof_1__cr.rof_2__c.csa_2.N0 $flatten\crr01.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_1__cr.ci_local[2] crr01.rof_1__cr.rof_2__c.csa_2.N0 crr01.rof_1__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_2__c.csa_2.N1 $flatten\crr01.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[10]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr0.c_o[16] crr01.rof_1__cr.rof_3__c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr0.c_o[16] crr01.rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_3__c.csa_1.N0 $flatten\crr01.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_3__c.csa_1.N0 crr01.rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_3__c.csa_1.N1 $flatten\crr01.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_1__cr.ci_local[4]
10 1
01 1
.names brr1.c_o[10] crr01.rof_1__cr.rof_3__c.csa_1.s_o crr01.rof_1__cr.rof_3__c.csa_2.N1
11 1
.names brr1.c_o[10] crr01.rof_1__cr.rof_3__c.csa_1.s_o crr01.rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr01.rof_1__cr.ci_local[3] crr01.rof_1__cr.rof_3__c.csa_2.N0 $flatten\crr01.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_1__cr.ci_local[3] crr01.rof_1__cr.rof_3__c.csa_2.N0 crr01.rof_1__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_3__c.csa_2.N1 $flatten\crr01.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[11]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr0.c_o[17] crr01.rof_1__cr.rof_4__c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr0.c_o[17] crr01.rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_4__c.csa_1.N0 $flatten\crr01.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_4__c.csa_1.N0 crr01.rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_4__c.csa_1.N1 $flatten\crr01.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_1__cr.ci_local[5]
10 1
01 1
.names brr1.c_o[11] crr01.rof_1__cr.rof_4__c.csa_1.s_o crr01.rof_1__cr.rof_4__c.csa_2.N1
11 1
.names brr1.c_o[11] crr01.rof_1__cr.rof_4__c.csa_1.s_o crr01.rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr01.rof_1__cr.ci_local[4] crr01.rof_1__cr.rof_4__c.csa_2.N0 $flatten\crr01.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_1__cr.ci_local[4] crr01.rof_1__cr.rof_4__c.csa_2.N0 crr01.rof_1__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_4__c.csa_2.N1 $flatten\crr01.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[12]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr0.c_o[18] crr01.rof_1__cr.rof_5__c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr0.c_o[18] crr01.rof_1__cr.rof_5__c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_5__c.csa_1.N0 $flatten\crr01.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_5__c.csa_1.N0 crr01.rof_1__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_5__c.csa_1.N1 $flatten\crr01.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_1__cr.ci_local[6]
10 1
01 1
.names brr1.c_o[12] crr01.rof_1__cr.rof_5__c.csa_1.s_o crr01.rof_1__cr.rof_5__c.csa_2.N1
11 1
.names brr1.c_o[12] crr01.rof_1__cr.rof_5__c.csa_1.s_o crr01.rof_1__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr01.rof_1__cr.ci_local[5] crr01.rof_1__cr.rof_5__c.csa_2.N0 $flatten\crr01.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_1__cr.ci_local[5] crr01.rof_1__cr.rof_5__c.csa_2.N0 crr01.rof_1__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_5__c.csa_2.N1 $flatten\crr01.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[13]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr0.c_o[19] crr01.rof_1__cr.rof_6__c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr0.c_o[19] crr01.rof_1__cr.rof_6__c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_6__c.csa_1.N0 $flatten\crr01.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_6__c.csa_1.N0 crr01.rof_1__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_6__c.csa_1.N1 $flatten\crr01.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_1__cr.ci_local[7]
10 1
01 1
.names brr1.c_o[13] crr01.rof_1__cr.rof_6__c.csa_1.s_o crr01.rof_1__cr.rof_6__c.csa_2.N1
11 1
.names brr1.c_o[13] crr01.rof_1__cr.rof_6__c.csa_1.s_o crr01.rof_1__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr01.rof_1__cr.ci_local[6] crr01.rof_1__cr.rof_6__c.csa_2.N0 $flatten\crr01.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_1__cr.ci_local[6] crr01.rof_1__cr.rof_6__c.csa_2.N0 crr01.rof_1__cr.rof_6__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_6__c.csa_2.N1 $flatten\crr01.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[14]
10 1
01 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr0.c_o[20] crr01.rof_1__cr.rof_7__c.csa_1.N1
11 1
.names brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr0.c_o[20] crr01.rof_1__cr.rof_7__c.csa_1.N0
10 1
01 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_7__c.csa_1.N0 $flatten\crr01.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr01.rof_1__cr.rof_7__c.csa_1.N0 crr01.rof_1__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_7__c.csa_1.N1 $flatten\crr01.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.carries[2]
10 1
01 1
.names brr1.c_o[14] crr01.rof_1__cr.rof_7__c.csa_1.s_o crr01.rof_1__cr.rof_7__c.csa_2.N1
11 1
.names brr1.c_o[14] crr01.rof_1__cr.rof_7__c.csa_1.s_o crr01.rof_1__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr01.rof_1__cr.ci_local[7] crr01.rof_1__cr.rof_7__c.csa_2.N0 $flatten\crr01.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_1__cr.ci_local[7] crr01.rof_1__cr.rof_7__c.csa_2.N0 crr01.rof_1__cr.rof_7__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_7__c.csa_2.N1 $flatten\crr01.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[15]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[21] crr01.rof_2__cr.rof_0__c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[21] crr01.rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_0__c.csa_1.N0 $flatten\crr01.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_0__c.csa_1.N0 crr01.rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_0__c.csa_1.N1 $flatten\crr01.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_2__cr.ci_local[1]
10 1
01 1
.names brr1.c_o[15] crr01.rof_2__cr.rof_0__c.csa_1.s_o crr01.rof_2__cr.rof_0__c.csa_2.N1
11 1
.names brr1.c_o[15] crr01.rof_2__cr.rof_0__c.csa_1.s_o crr01.rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr01.carries[2] crr01.rof_2__cr.rof_0__c.csa_2.N0 $flatten\crr01.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.carries[2] crr01.rof_2__cr.rof_0__c.csa_2.N0 crr01.rof_2__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_0__c.csa_2.N1 $flatten\crr01.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[16]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[22] crr01.rof_2__cr.rof_1__c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[22] crr01.rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_1__c.csa_1.N0 $flatten\crr01.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_1__c.csa_1.N0 crr01.rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_1__c.csa_1.N1 $flatten\crr01.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_2__cr.ci_local[2]
10 1
01 1
.names brr1.c_o[16] crr01.rof_2__cr.rof_1__c.csa_1.s_o crr01.rof_2__cr.rof_1__c.csa_2.N1
11 1
.names brr1.c_o[16] crr01.rof_2__cr.rof_1__c.csa_1.s_o crr01.rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr01.rof_2__cr.ci_local[1] crr01.rof_2__cr.rof_1__c.csa_2.N0 $flatten\crr01.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_2__cr.ci_local[1] crr01.rof_2__cr.rof_1__c.csa_2.N0 crr01.rof_2__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_1__c.csa_2.N1 $flatten\crr01.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[17]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[23] crr01.rof_2__cr.rof_2__c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[23] crr01.rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_2__c.csa_1.N0 $flatten\crr01.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_2__c.csa_1.N0 crr01.rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_2__c.csa_1.N1 $flatten\crr01.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_2__cr.ci_local[3]
10 1
01 1
.names brr1.c_o[17] crr01.rof_2__cr.rof_2__c.csa_1.s_o crr01.rof_2__cr.rof_2__c.csa_2.N1
11 1
.names brr1.c_o[17] crr01.rof_2__cr.rof_2__c.csa_1.s_o crr01.rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr01.rof_2__cr.ci_local[2] crr01.rof_2__cr.rof_2__c.csa_2.N0 $flatten\crr01.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_2__cr.ci_local[2] crr01.rof_2__cr.rof_2__c.csa_2.N0 crr01.rof_2__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_2__c.csa_2.N1 $flatten\crr01.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[18]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr0.c_o[24] crr01.rof_2__cr.rof_3__c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr0.c_o[24] crr01.rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_3__c.csa_1.N0 $flatten\crr01.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_3__c.csa_1.N0 crr01.rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_3__c.csa_1.N1 $flatten\crr01.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_2__cr.ci_local[4]
10 1
01 1
.names brr1.c_o[18] crr01.rof_2__cr.rof_3__c.csa_1.s_o crr01.rof_2__cr.rof_3__c.csa_2.N1
11 1
.names brr1.c_o[18] crr01.rof_2__cr.rof_3__c.csa_1.s_o crr01.rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr01.rof_2__cr.ci_local[3] crr01.rof_2__cr.rof_3__c.csa_2.N0 $flatten\crr01.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_2__cr.ci_local[3] crr01.rof_2__cr.rof_3__c.csa_2.N0 crr01.rof_2__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_3__c.csa_2.N1 $flatten\crr01.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[19]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr0.c_o[25] crr01.rof_2__cr.rof_4__c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr0.c_o[25] crr01.rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_4__c.csa_1.N0 $flatten\crr01.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_4__c.csa_1.N0 crr01.rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_4__c.csa_1.N1 $flatten\crr01.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_2__cr.ci_local[5]
10 1
01 1
.names brr1.c_o[19] crr01.rof_2__cr.rof_4__c.csa_1.s_o crr01.rof_2__cr.rof_4__c.csa_2.N1
11 1
.names brr1.c_o[19] crr01.rof_2__cr.rof_4__c.csa_1.s_o crr01.rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr01.rof_2__cr.ci_local[4] crr01.rof_2__cr.rof_4__c.csa_2.N0 $flatten\crr01.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_2__cr.ci_local[4] crr01.rof_2__cr.rof_4__c.csa_2.N0 crr01.rof_2__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_4__c.csa_2.N1 $flatten\crr01.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[20]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr0.c_o[26] crr01.rof_2__cr.rof_5__c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr0.c_o[26] crr01.rof_2__cr.rof_5__c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_5__c.csa_1.N0 $flatten\crr01.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_5__c.csa_1.N0 crr01.rof_2__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_5__c.csa_1.N1 $flatten\crr01.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_2__cr.ci_local[6]
10 1
01 1
.names brr1.c_o[20] crr01.rof_2__cr.rof_5__c.csa_1.s_o crr01.rof_2__cr.rof_5__c.csa_2.N1
11 1
.names brr1.c_o[20] crr01.rof_2__cr.rof_5__c.csa_1.s_o crr01.rof_2__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr01.rof_2__cr.ci_local[5] crr01.rof_2__cr.rof_5__c.csa_2.N0 $flatten\crr01.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_2__cr.ci_local[5] crr01.rof_2__cr.rof_5__c.csa_2.N0 crr01.rof_2__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_5__c.csa_2.N1 $flatten\crr01.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[21]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr0.c_o[27] crr01.rof_2__cr.rof_6__c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr0.c_o[27] crr01.rof_2__cr.rof_6__c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_6__c.csa_1.N0 $flatten\crr01.\rof_2__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_6__c.csa_1.N0 crr01.rof_2__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_6__c.csa_1.N1 $flatten\crr01.\rof_2__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_2__cr.ci_local[7]
10 1
01 1
.names brr1.c_o[21] crr01.rof_2__cr.rof_6__c.csa_1.s_o crr01.rof_2__cr.rof_6__c.csa_2.N1
11 1
.names brr1.c_o[21] crr01.rof_2__cr.rof_6__c.csa_1.s_o crr01.rof_2__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr01.rof_2__cr.ci_local[6] crr01.rof_2__cr.rof_6__c.csa_2.N0 $flatten\crr01.\rof_2__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_2__cr.ci_local[6] crr01.rof_2__cr.rof_6__c.csa_2.N0 crr01.rof_2__cr.rof_6__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_6__c.csa_2.N1 $flatten\crr01.\rof_2__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[22]
10 1
01 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr0.c_o[28] crr01.rof_2__cr.rof_7__c.csa_1.N1
11 1
.names brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr0.c_o[28] crr01.rof_2__cr.rof_7__c.csa_1.N0
10 1
01 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_7__c.csa_1.N0 $flatten\crr01.\rof_2__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr01.rof_2__cr.rof_7__c.csa_1.N0 crr01.rof_2__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_7__c.csa_1.N1 $flatten\crr01.\rof_2__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.carries[3]
10 1
01 1
.names brr1.c_o[22] crr01.rof_2__cr.rof_7__c.csa_1.s_o crr01.rof_2__cr.rof_7__c.csa_2.N1
11 1
.names brr1.c_o[22] crr01.rof_2__cr.rof_7__c.csa_1.s_o crr01.rof_2__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr01.rof_2__cr.ci_local[7] crr01.rof_2__cr.rof_7__c.csa_2.N0 $flatten\crr01.\rof_2__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_2__cr.ci_local[7] crr01.rof_2__cr.rof_7__c.csa_2.N0 crr01.rof_2__cr.rof_7__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_7__c.csa_2.N1 $flatten\crr01.\rof_2__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[23]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[29] crr01.rof_3__cr.rof_0__c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[29] crr01.rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_0__c.csa_1.N0 $flatten\crr01.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_0__c.csa_1.N0 crr01.rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_0__c.csa_1.N1 $flatten\crr01.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_3__cr.ci_local[1]
10 1
01 1
.names brr1.c_o[23] crr01.rof_3__cr.rof_0__c.csa_1.s_o crr01.rof_3__cr.rof_0__c.csa_2.N1
11 1
.names brr1.c_o[23] crr01.rof_3__cr.rof_0__c.csa_1.s_o crr01.rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr01.carries[3] crr01.rof_3__cr.rof_0__c.csa_2.N0 $flatten\crr01.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.carries[3] crr01.rof_3__cr.rof_0__c.csa_2.N0 crr01.rof_3__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_0__c.csa_2.N1 $flatten\crr01.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[24]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[30] crr01.rof_3__cr.rof_1__c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[30] crr01.rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_1__c.csa_1.N0 $flatten\crr01.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_1__c.csa_1.N0 crr01.rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_1__c.csa_1.N1 $flatten\crr01.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_3__cr.ci_local[2]
10 1
01 1
.names brr1.c_o[24] crr01.rof_3__cr.rof_1__c.csa_1.s_o crr01.rof_3__cr.rof_1__c.csa_2.N1
11 1
.names brr1.c_o[24] crr01.rof_3__cr.rof_1__c.csa_1.s_o crr01.rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr01.rof_3__cr.ci_local[1] crr01.rof_3__cr.rof_1__c.csa_2.N0 $flatten\crr01.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_3__cr.ci_local[1] crr01.rof_3__cr.rof_1__c.csa_2.N0 crr01.rof_3__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_1__c.csa_2.N1 $flatten\crr01.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[25]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[31] crr01.rof_3__cr.rof_2__c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[31] crr01.rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_2__c.csa_1.N0 $flatten\crr01.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_2__c.csa_1.N0 crr01.rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_2__c.csa_1.N1 $flatten\crr01.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_3__cr.ci_local[3]
10 1
01 1
.names brr1.c_o[25] crr01.rof_3__cr.rof_2__c.csa_1.s_o crr01.rof_3__cr.rof_2__c.csa_2.N1
11 1
.names brr1.c_o[25] crr01.rof_3__cr.rof_2__c.csa_1.s_o crr01.rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr01.rof_3__cr.ci_local[2] crr01.rof_3__cr.rof_2__c.csa_2.N0 $flatten\crr01.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_3__cr.ci_local[2] crr01.rof_3__cr.rof_2__c.csa_2.N0 crr01.rof_3__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_2__c.csa_2.N1 $flatten\crr01.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[26]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr0.c_o[32] crr01.rof_3__cr.rof_3__c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr0.c_o[32] crr01.rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_3__c.csa_1.N0 $flatten\crr01.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_3__c.csa_1.N0 crr01.rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_3__c.csa_1.N1 $flatten\crr01.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_3__cr.ci_local[4]
10 1
01 1
.names brr1.c_o[26] crr01.rof_3__cr.rof_3__c.csa_1.s_o crr01.rof_3__cr.rof_3__c.csa_2.N1
11 1
.names brr1.c_o[26] crr01.rof_3__cr.rof_3__c.csa_1.s_o crr01.rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr01.rof_3__cr.ci_local[3] crr01.rof_3__cr.rof_3__c.csa_2.N0 $flatten\crr01.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_3__cr.ci_local[3] crr01.rof_3__cr.rof_3__c.csa_2.N0 crr01.rof_3__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_3__c.csa_2.N1 $flatten\crr01.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[27]
10 1
01 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr0.c_o[33] crr01.rof_3__cr.rof_4__c.csa_1.N1
11 1
.names brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr0.c_o[33] crr01.rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_4__c.csa_1.N0 $flatten\crr01.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.rof_3__cr.rof_4__c.csa_1.N0 crr01.rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_4__c.csa_1.N1 $flatten\crr01.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.carries[4]
10 1
01 1
.names brr1.c_o[27] crr01.rof_3__cr.rof_4__c.csa_1.s_o crr01.rof_3__cr.rof_4__c.csa_2.N1
11 1
.names brr1.c_o[27] crr01.rof_3__cr.rof_4__c.csa_1.s_o crr01.rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr01.rof_3__cr.ci_local[4] crr01.rof_3__cr.rof_4__c.csa_2.N0 $flatten\crr01.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_3__cr.ci_local[4] crr01.rof_3__cr.rof_4__c.csa_2.N0 crr01.rof_3__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr01.rof_3__cr.rof_4__c.csa_2.N1 $flatten\crr01.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[28]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[34] crr01.rof_4__cr.rof_0__c.csa_1.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr0.c_o[34] crr01.rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_0__c.csa_1.N0 $flatten\crr01.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_0__c.csa_1.N0 crr01.rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_0__c.csa_1.N1 $flatten\crr01.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_4__cr.ci_local[1]
10 1
01 1
.names brr1.c_o[28] crr01.rof_4__cr.rof_0__c.csa_1.s_o crr01.rof_4__cr.rof_0__c.csa_2.N1
11 1
.names brr1.c_o[28] crr01.rof_4__cr.rof_0__c.csa_1.s_o crr01.rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr01.carries[4] crr01.rof_4__cr.rof_0__c.csa_2.N0 $flatten\crr01.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.carries[4] crr01.rof_4__cr.rof_0__c.csa_2.N0 crr01.rof_4__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_0__c.csa_2.N1 $flatten\crr01.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[29]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[35] crr01.rof_4__cr.rof_1__c.csa_1.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr0.c_o[35] crr01.rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_1__c.csa_1.N0 $flatten\crr01.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_1__c.csa_1.N0 crr01.rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_1__c.csa_1.N1 $flatten\crr01.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_4__cr.ci_local[2]
10 1
01 1
.names brr1.c_o[29] crr01.rof_4__cr.rof_1__c.csa_1.s_o crr01.rof_4__cr.rof_1__c.csa_2.N1
11 1
.names brr1.c_o[29] crr01.rof_4__cr.rof_1__c.csa_1.s_o crr01.rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr01.rof_4__cr.ci_local[1] crr01.rof_4__cr.rof_1__c.csa_2.N0 $flatten\crr01.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_4__cr.ci_local[1] crr01.rof_4__cr.rof_1__c.csa_2.N0 crr01.rof_4__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_1__c.csa_2.N1 $flatten\crr01.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[30]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[36] crr01.rof_4__cr.rof_2__c.csa_1.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr0.c_o[36] crr01.rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_2__c.csa_1.N0 $flatten\crr01.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_2__c.csa_1.N0 crr01.rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_2__c.csa_1.N1 $flatten\crr01.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_4__cr.ci_local[3]
10 1
01 1
.names brr1.c_o[30] crr01.rof_4__cr.rof_2__c.csa_1.s_o crr01.rof_4__cr.rof_2__c.csa_2.N1
11 1
.names brr1.c_o[30] crr01.rof_4__cr.rof_2__c.csa_1.s_o crr01.rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr01.rof_4__cr.ci_local[2] crr01.rof_4__cr.rof_2__c.csa_2.N0 $flatten\crr01.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_4__cr.ci_local[2] crr01.rof_4__cr.rof_2__c.csa_2.N0 crr01.rof_4__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_2__c.csa_2.N1 $flatten\crr01.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[31]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr0.c_o[37] crr01.rof_4__cr.rof_3__c.csa_1.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 brr0.c_o[37] crr01.rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_3__c.csa_1.N0 $flatten\crr01.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_3__c.csa_1.N0 crr01.rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_3__c.csa_1.N1 $flatten\crr01.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_4__cr.ci_local[4]
10 1
01 1
.names brr1.c_o[31] crr01.rof_4__cr.rof_3__c.csa_1.s_o crr01.rof_4__cr.rof_3__c.csa_2.N1
11 1
.names brr1.c_o[31] crr01.rof_4__cr.rof_3__c.csa_1.s_o crr01.rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr01.rof_4__cr.ci_local[3] crr01.rof_4__cr.rof_3__c.csa_2.N0 $flatten\crr01.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_4__cr.ci_local[3] crr01.rof_4__cr.rof_3__c.csa_2.N0 crr01.rof_4__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_3__c.csa_2.N1 $flatten\crr01.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[32]
10 1
01 1
.names brr0.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr0.c_o[38] crr01.rof_4__cr.rof_4__c.csa_1.N1
11 1
.names brr0.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 brr0.c_o[38] crr01.rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_4__c.csa_1.N0 $flatten\crr01.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.rof_4__cr.rof_4__c.csa_1.N0 crr01.rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_4__c.csa_1.N1 $flatten\crr01.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.rof_4__cr.ci_local[5]
10 1
01 1
.names brr1.c_o[32] crr01.rof_4__cr.rof_4__c.csa_1.s_o crr01.rof_4__cr.rof_4__c.csa_2.N1
11 1
.names brr1.c_o[32] crr01.rof_4__cr.rof_4__c.csa_1.s_o crr01.rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr01.rof_4__cr.ci_local[4] crr01.rof_4__cr.rof_4__c.csa_2.N0 $flatten\crr01.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_4__cr.ci_local[4] crr01.rof_4__cr.rof_4__c.csa_2.N0 crr01.rof_4__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_4__c.csa_2.N1 $flatten\crr01.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[33]
10 1
01 1
.names brr1.c_o[33] crr01.rof_4__cr.rof_5__c.csa_1.s_o crr01.rof_4__cr.rof_5__c.csa_2.N1
11 1
.names brr1.c_o[33] crr01.rof_4__cr.rof_5__c.csa_1.s_o crr01.rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr01.rof_4__cr.ci_local[5] crr01.rof_4__cr.rof_5__c.csa_2.N0 $flatten\crr01.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_4__cr.ci_local[5] crr01.rof_4__cr.rof_5__c.csa_2.N0 crr01.rof_4__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr01.rof_4__cr.rof_5__c.csa_2.N1 $flatten\crr01.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[34]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.i[35] crr01.rof_5__cr.ci_local[1]
11 1
.names brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr01.i[35] crr01.rof_5__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names brr1.c_o[34] crr01.rof_5__cr.rof_0__c.csa_1.s_o crr01.rof_5__cr.rof_0__c.csa_2.N1
11 1
.names brr1.c_o[34] crr01.rof_5__cr.rof_0__c.csa_1.s_o crr01.rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr01.rof_5__cr.rof_0__c.csa_2.N0 $flatten\crr01.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr01.rof_5__cr.rof_0__c.csa_2.N0 crr01.rof_5__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr01.rof_5__cr.rof_0__c.csa_2.N1 $flatten\crr01.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[35]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.i[36] crr01.rof_5__cr.ci_local[2]
11 1
.names brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr01.i[36] crr01.rof_5__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names brr1.c_o[35] crr01.rof_5__cr.rof_1__c.csa_1.s_o crr01.rof_5__cr.rof_1__c.csa_2.N1
11 1
.names brr1.c_o[35] crr01.rof_5__cr.rof_1__c.csa_1.s_o crr01.rof_5__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr01.rof_5__cr.ci_local[1] crr01.rof_5__cr.rof_1__c.csa_2.N0 $flatten\crr01.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_5__cr.ci_local[1] crr01.rof_5__cr.rof_1__c.csa_2.N0 crr01.rof_5__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr01.rof_5__cr.rof_1__c.csa_2.N1 $flatten\crr01.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[36]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.i[37] crr01.rof_5__cr.ci_local[3]
11 1
.names brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr01.i[37] crr01.rof_5__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names brr1.c_o[36] crr01.rof_5__cr.rof_2__c.csa_1.s_o crr01.rof_5__cr.rof_2__c.csa_2.N1
11 1
.names brr1.c_o[36] crr01.rof_5__cr.rof_2__c.csa_1.s_o crr01.rof_5__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr01.rof_5__cr.ci_local[2] crr01.rof_5__cr.rof_2__c.csa_2.N0 $flatten\crr01.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_5__cr.ci_local[2] crr01.rof_5__cr.rof_2__c.csa_2.N0 crr01.rof_5__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr01.rof_5__cr.rof_2__c.csa_2.N1 $flatten\crr01.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[37]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.i[38] crr01.rof_5__cr.ci_local[4]
11 1
.names brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr01.i[38] crr01.rof_5__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names brr1.c_o[37] crr01.rof_5__cr.rof_3__c.csa_1.s_o crr01.rof_5__cr.rof_3__c.csa_2.N1
11 1
.names brr1.c_o[37] crr01.rof_5__cr.rof_3__c.csa_1.s_o crr01.rof_5__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr01.rof_5__cr.ci_local[3] crr01.rof_5__cr.rof_3__c.csa_2.N0 $flatten\crr01.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_5__cr.ci_local[3] crr01.rof_5__cr.rof_3__c.csa_2.N0 crr01.rof_5__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr01.rof_5__cr.rof_3__c.csa_2.N1 $flatten\crr01.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[38]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.i[39] crr01.rof_5__cr.ci_local[5]
11 1
.names brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr01.i[39] crr01.rof_5__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names brr1.c_o[38] crr01.rof_5__cr.rof_4__c.csa_1.s_o crr01.rof_5__cr.rof_4__c.csa_2.N1
11 1
.names brr1.c_o[38] crr01.rof_5__cr.rof_4__c.csa_1.s_o crr01.rof_5__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr01.rof_5__cr.ci_local[4] crr01.rof_5__cr.rof_4__c.csa_2.N0 $flatten\crr01.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_5__cr.ci_local[4] crr01.rof_5__cr.rof_4__c.csa_2.N0 crr01.rof_5__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr01.rof_5__cr.rof_4__c.csa_2.N1 $flatten\crr01.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[39]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 crr01.i[40] crr01.rof_5__cr.ci_local[6]
11 1
.names brr1.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 crr01.i[40] crr01.rof_5__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names brr1.c_o[39] crr01.rof_5__cr.rof_5__c.csa_1.s_o crr01.rof_5__cr.rof_5__c.csa_2.N1
11 1
.names brr1.c_o[39] crr01.rof_5__cr.rof_5__c.csa_1.s_o crr01.rof_5__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr01.rof_5__cr.ci_local[5] crr01.rof_5__cr.rof_5__c.csa_2.N0 $flatten\crr01.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_5__cr.ci_local[5] crr01.rof_5__cr.rof_5__c.csa_2.N0 crr01.rof_5__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr01.rof_5__cr.rof_5__c.csa_2.N1 $flatten\crr01.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[40]
10 1
01 1
.names brr1.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 crr01.i[41] crr01.rof_5__cr.ci_local[7]
11 1
.names brr1.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 crr01.i[41] crr01.rof_5__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names brr1.c_o[40] crr01.rof_5__cr.rof_6__c.csa_1.s_o crr01.rof_5__cr.rof_6__c.csa_2.N1
11 1
.names brr1.c_o[40] crr01.rof_5__cr.rof_6__c.csa_1.s_o crr01.rof_5__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr01.rof_5__cr.ci_local[6] crr01.rof_5__cr.rof_6__c.csa_2.N0 $flatten\crr01.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr01.rof_5__cr.ci_local[6] crr01.rof_5__cr.rof_6__c.csa_2.N0 crr01.rof_5__cr.rof_6__c.csa_2.s_o
10 1
01 1
.names crr01.rof_5__cr.rof_6__c.csa_2.N1 $flatten\crr01.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr01.c_o[41]
10 1
01 1
.names crr01.rof_5__cr.ci_local[7] crr01.rof_5__cr.rof_7__c.csa_1.s_o crr01.c_o[42]
11 1
.names crr01.rof_5__cr.ci_local[7] crr01.rof_5__cr.rof_7__c.csa_1.s_o crr01.rof_5__cr.rof_7__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_0__c.csa_2.s_o crr01.c_o[7] crr03.rof_0__cr.rof_0__c.csa_1.N1
11 1
.names crr01.rof_1__cr.rof_0__c.csa_2.s_o crr01.c_o[7] crr03.rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names x_i[15] crr03.rof_0__cr.rof_0__c.csa_1.N0 $flatten\crr03.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[15] crr03.rof_0__cr.rof_0__c.csa_1.N0 crr03.rof_0__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_0__c.csa_1.N1 $flatten\crr03.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_0__cr.ci_local[1]
10 1
01 1
.names crr01.rof_1__cr.rof_1__c.csa_2.s_o crr01.c_o[8] crr03.rof_0__cr.ci_local[2]
11 1
.names crr01.rof_1__cr.rof_1__c.csa_2.s_o crr01.c_o[8] crr03.rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names crr03.rof_0__cr.ci_local[1] crr03.rof_0__cr.rof_1__c.csa_1.N0 crr03.c_o[1]
11 1
.names crr03.rof_0__cr.ci_local[1] crr03.rof_0__cr.rof_1__c.csa_1.N0 crr03.rof_0__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_2__c.csa_2.s_o crr01.c_o[9] crr03.rof_0__cr.rof_2__c.csa_1.N1
11 1
.names crr01.rof_1__cr.rof_2__c.csa_2.s_o crr01.c_o[9] crr03.rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 crr03.rof_0__cr.rof_2__c.csa_1.N0 $flatten\crr03.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 crr03.rof_0__cr.rof_2__c.csa_1.N0 crr03.rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_2__c.csa_1.N1 $flatten\crr03.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_0__cr.ci_local[3]
10 1
01 1
.names crr03.rof_0__cr.ci_local[2] crr03.rof_0__cr.rof_2__c.csa_1.s_o crr03.c_o[2]
11 1
.names crr03.rof_0__cr.ci_local[2] crr03.rof_0__cr.rof_2__c.csa_1.s_o crr03.rof_0__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_3__c.csa_2.s_o crr01.c_o[10] crr03.rof_0__cr.rof_3__c.csa_1.N1
11 1
.names crr01.rof_1__cr.rof_3__c.csa_2.s_o crr01.c_o[10] crr03.rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr03.rof_0__cr.rof_3__c.csa_1.N0 $flatten\crr03.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr03.rof_0__cr.rof_3__c.csa_1.N0 crr03.rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_3__c.csa_1.N1 $flatten\crr03.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_0__cr.ci_local[4]
10 1
01 1
.names crr03.rof_0__cr.ci_local[3] crr03.rof_0__cr.rof_3__c.csa_1.s_o crr03.c_o[3]
11 1
.names crr03.rof_0__cr.ci_local[3] crr03.rof_0__cr.rof_3__c.csa_1.s_o crr03.rof_0__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_4__c.csa_2.s_o crr01.c_o[11] crr03.rof_0__cr.rof_4__c.csa_1.N1
11 1
.names crr01.rof_1__cr.rof_4__c.csa_2.s_o crr01.c_o[11] crr03.rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o crr03.rof_0__cr.rof_4__c.csa_1.N0 $flatten\crr03.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o crr03.rof_0__cr.rof_4__c.csa_1.N0 crr03.rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_4__c.csa_1.N1 $flatten\crr03.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_0__cr.ci_local[5]
10 1
01 1
.names brr2.c_o[3] crr03.rof_0__cr.rof_4__c.csa_1.s_o crr03.rof_0__cr.rof_4__c.csa_2.N1
11 1
.names brr2.c_o[3] crr03.rof_0__cr.rof_4__c.csa_1.s_o crr03.rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr03.rof_0__cr.ci_local[4] crr03.rof_0__cr.rof_4__c.csa_2.N0 $flatten\crr03.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_0__cr.ci_local[4] crr03.rof_0__cr.rof_4__c.csa_2.N0 crr03.rof_0__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_4__c.csa_2.N1 $flatten\crr03.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[4]
10 1
01 1
.names crr01.rof_1__cr.rof_5__c.csa_2.s_o crr01.c_o[12] crr03.rof_0__cr.rof_5__c.csa_1.N1
11 1
.names crr01.rof_1__cr.rof_5__c.csa_2.s_o crr01.c_o[12] crr03.rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr03.rof_0__cr.rof_5__c.csa_1.N0 $flatten\crr03.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr03.rof_0__cr.rof_5__c.csa_1.N0 crr03.rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_5__c.csa_1.N1 $flatten\crr03.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_0__cr.ci_local[6]
10 1
01 1
.names crr03.rof_0__cr.ci_local[5] crr03.rof_0__cr.rof_5__c.csa_1.s_o crr03.c_o[5]
11 1
.names crr03.rof_0__cr.ci_local[5] crr03.rof_0__cr.rof_5__c.csa_1.s_o crr03.rof_0__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr01.rof_1__cr.rof_6__c.csa_2.s_o crr01.c_o[13] crr03.rof_0__cr.rof_6__c.csa_1.N1
11 1
.names crr01.rof_1__cr.rof_6__c.csa_2.s_o crr01.c_o[13] crr03.rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr03.rof_0__cr.rof_6__c.csa_1.N0 $flatten\crr03.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr03.rof_0__cr.rof_6__c.csa_1.N0 crr03.rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_6__c.csa_1.N1 $flatten\crr03.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_0__cr.ci_local[7]
10 1
01 1
.names brr2.c_o[5] crr03.rof_0__cr.rof_6__c.csa_1.s_o crr03.rof_0__cr.rof_6__c.csa_2.N1
11 1
.names brr2.c_o[5] crr03.rof_0__cr.rof_6__c.csa_1.s_o crr03.rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr03.rof_0__cr.ci_local[6] crr03.rof_0__cr.rof_6__c.csa_2.N0 $flatten\crr03.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_0__cr.ci_local[6] crr03.rof_0__cr.rof_6__c.csa_2.N0 crr03.rof_0__cr.rof_6__c.csa_2.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_6__c.csa_2.N1 $flatten\crr03.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[6]
10 1
01 1
.names crr01.rof_1__cr.rof_7__c.csa_2.s_o crr01.c_o[14] crr03.rof_0__cr.rof_7__c.csa_1.N1
11 1
.names crr01.rof_1__cr.rof_7__c.csa_2.s_o crr01.c_o[14] crr03.rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr03.rof_0__cr.rof_7__c.csa_1.N0 $flatten\crr03.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr03.rof_0__cr.rof_7__c.csa_1.N0 crr03.rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_7__c.csa_1.N1 $flatten\crr03.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.carries[1]
10 1
01 1
.names brr2.c_o[6] crr03.rof_0__cr.rof_7__c.csa_1.s_o crr03.rof_0__cr.rof_7__c.csa_2.N1
11 1
.names brr2.c_o[6] crr03.rof_0__cr.rof_7__c.csa_1.s_o crr03.rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr03.rof_0__cr.ci_local[7] crr03.rof_0__cr.rof_7__c.csa_2.N0 $flatten\crr03.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_0__cr.ci_local[7] crr03.rof_0__cr.rof_7__c.csa_2.N0 crr03.rof_0__cr.rof_7__c.csa_2.s_o
10 1
01 1
.names crr03.rof_0__cr.rof_7__c.csa_2.N1 $flatten\crr03.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[7]
10 1
01 1
.names crr01.rof_2__cr.rof_0__c.csa_2.s_o crr01.c_o[15] crr03.rof_1__cr.rof_0__c.csa_1.N1
11 1
.names crr01.rof_2__cr.rof_0__c.csa_2.s_o crr01.c_o[15] crr03.rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names crr03.i[108] crr03.rof_1__cr.rof_0__c.csa_1.N0 $flatten\crr03.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[108] crr03.rof_1__cr.rof_0__c.csa_1.N0 crr03.rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_0__c.csa_1.N1 $flatten\crr03.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_1__cr.ci_local[1]
10 1
01 1
.names crr03.carries[1] crr03.rof_1__cr.rof_0__c.csa_1.s_o crr03.c_o[8]
11 1
.names crr03.carries[1] crr03.rof_1__cr.rof_0__c.csa_1.s_o crr03.rof_1__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_1__c.csa_2.s_o crr01.c_o[16] crr03.rof_1__cr.rof_1__c.csa_1.N1
11 1
.names crr01.rof_2__cr.rof_1__c.csa_2.s_o crr01.c_o[16] crr03.rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names crr03.i[109] crr03.rof_1__cr.rof_1__c.csa_1.N0 $flatten\crr03.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[109] crr03.rof_1__cr.rof_1__c.csa_1.N0 crr03.rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_1__c.csa_1.N1 $flatten\crr03.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_1__cr.ci_local[2]
10 1
01 1
.names crr03.rof_1__cr.ci_local[1] crr03.rof_1__cr.rof_1__c.csa_1.s_o crr03.c_o[9]
11 1
.names crr03.rof_1__cr.ci_local[1] crr03.rof_1__cr.rof_1__c.csa_1.s_o crr03.rof_1__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr01.rof_2__cr.rof_2__c.csa_2.s_o crr01.c_o[17] crr03.rof_1__cr.rof_2__c.csa_1.N1
11 1
.names crr01.rof_2__cr.rof_2__c.csa_2.s_o crr01.c_o[17] crr03.rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names crr03.i[110] crr03.rof_1__cr.rof_2__c.csa_1.N0 $flatten\crr03.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[110] crr03.rof_1__cr.rof_2__c.csa_1.N0 crr03.rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_2__c.csa_1.N1 $flatten\crr03.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_1__cr.ci_local[3]
10 1
01 1
.names crr03.i[160] crr03.rof_1__cr.rof_2__c.csa_1.s_o crr03.rof_1__cr.rof_2__c.csa_2.N1
11 1
.names crr03.i[160] crr03.rof_1__cr.rof_2__c.csa_1.s_o crr03.rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr03.rof_1__cr.ci_local[2] crr03.rof_1__cr.rof_2__c.csa_2.N0 $flatten\crr03.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_1__cr.ci_local[2] crr03.rof_1__cr.rof_2__c.csa_2.N0 crr03.rof_1__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_2__c.csa_2.N1 $flatten\crr03.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[10]
10 1
01 1
.names crr01.rof_2__cr.rof_3__c.csa_2.s_o crr01.c_o[18] crr03.rof_1__cr.rof_3__c.csa_1.N1
11 1
.names crr01.rof_2__cr.rof_3__c.csa_2.s_o crr01.c_o[18] crr03.rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names crr03.i[111] crr03.rof_1__cr.rof_3__c.csa_1.N0 $flatten\crr03.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[111] crr03.rof_1__cr.rof_3__c.csa_1.N0 crr03.rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_3__c.csa_1.N1 $flatten\crr03.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_1__cr.ci_local[4]
10 1
01 1
.names crr03.i[161] crr03.rof_1__cr.rof_3__c.csa_1.s_o crr03.rof_1__cr.rof_3__c.csa_2.N1
11 1
.names crr03.i[161] crr03.rof_1__cr.rof_3__c.csa_1.s_o crr03.rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr03.rof_1__cr.ci_local[3] crr03.rof_1__cr.rof_3__c.csa_2.N0 $flatten\crr03.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_1__cr.ci_local[3] crr03.rof_1__cr.rof_3__c.csa_2.N0 crr03.rof_1__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_3__c.csa_2.N1 $flatten\crr03.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[11]
10 1
01 1
.names crr01.rof_2__cr.rof_4__c.csa_2.s_o crr01.c_o[19] crr03.rof_1__cr.rof_4__c.csa_1.N1
11 1
.names crr01.rof_2__cr.rof_4__c.csa_2.s_o crr01.c_o[19] crr03.rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names crr03.i[112] crr03.rof_1__cr.rof_4__c.csa_1.N0 $flatten\crr03.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[112] crr03.rof_1__cr.rof_4__c.csa_1.N0 crr03.rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_4__c.csa_1.N1 $flatten\crr03.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_1__cr.ci_local[5]
10 1
01 1
.names crr03.i[162] crr03.rof_1__cr.rof_4__c.csa_1.s_o crr03.rof_1__cr.rof_4__c.csa_2.N1
11 1
.names crr03.i[162] crr03.rof_1__cr.rof_4__c.csa_1.s_o crr03.rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr03.rof_1__cr.ci_local[4] crr03.rof_1__cr.rof_4__c.csa_2.N0 $flatten\crr03.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_1__cr.ci_local[4] crr03.rof_1__cr.rof_4__c.csa_2.N0 crr03.rof_1__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_4__c.csa_2.N1 $flatten\crr03.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[12]
10 1
01 1
.names crr01.rof_2__cr.rof_5__c.csa_2.s_o crr01.c_o[20] crr03.rof_1__cr.rof_5__c.csa_1.N1
11 1
.names crr01.rof_2__cr.rof_5__c.csa_2.s_o crr01.c_o[20] crr03.rof_1__cr.rof_5__c.csa_1.N0
10 1
01 1
.names crr03.i[113] crr03.rof_1__cr.rof_5__c.csa_1.N0 $flatten\crr03.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[113] crr03.rof_1__cr.rof_5__c.csa_1.N0 crr03.rof_1__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_5__c.csa_1.N1 $flatten\crr03.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_1__cr.ci_local[6]
10 1
01 1
.names crr03.i[163] crr03.rof_1__cr.rof_5__c.csa_1.s_o crr03.rof_1__cr.rof_5__c.csa_2.N1
11 1
.names crr03.i[163] crr03.rof_1__cr.rof_5__c.csa_1.s_o crr03.rof_1__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr03.rof_1__cr.ci_local[5] crr03.rof_1__cr.rof_5__c.csa_2.N0 $flatten\crr03.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_1__cr.ci_local[5] crr03.rof_1__cr.rof_5__c.csa_2.N0 crr03.rof_1__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_5__c.csa_2.N1 $flatten\crr03.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[13]
10 1
01 1
.names crr01.rof_2__cr.rof_6__c.csa_2.s_o crr01.c_o[21] crr03.rof_1__cr.rof_6__c.csa_1.N1
11 1
.names crr01.rof_2__cr.rof_6__c.csa_2.s_o crr01.c_o[21] crr03.rof_1__cr.rof_6__c.csa_1.N0
10 1
01 1
.names crr03.i[114] crr03.rof_1__cr.rof_6__c.csa_1.N0 $flatten\crr03.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[114] crr03.rof_1__cr.rof_6__c.csa_1.N0 crr03.rof_1__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_6__c.csa_1.N1 $flatten\crr03.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_1__cr.ci_local[7]
10 1
01 1
.names crr03.i[164] crr03.rof_1__cr.rof_6__c.csa_1.s_o crr03.rof_1__cr.rof_6__c.csa_2.N1
11 1
.names crr03.i[164] crr03.rof_1__cr.rof_6__c.csa_1.s_o crr03.rof_1__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr03.rof_1__cr.ci_local[6] crr03.rof_1__cr.rof_6__c.csa_2.N0 $flatten\crr03.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_1__cr.ci_local[6] crr03.rof_1__cr.rof_6__c.csa_2.N0 crr03.rof_1__cr.rof_6__c.csa_2.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_6__c.csa_2.N1 $flatten\crr03.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[14]
10 1
01 1
.names crr01.rof_2__cr.rof_7__c.csa_2.s_o crr01.c_o[22] crr03.rof_1__cr.rof_7__c.csa_1.N1
11 1
.names crr01.rof_2__cr.rof_7__c.csa_2.s_o crr01.c_o[22] crr03.rof_1__cr.rof_7__c.csa_1.N0
10 1
01 1
.names crr03.i[115] crr03.rof_1__cr.rof_7__c.csa_1.N0 $flatten\crr03.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[115] crr03.rof_1__cr.rof_7__c.csa_1.N0 crr03.rof_1__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_7__c.csa_1.N1 $flatten\crr03.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.carries[2]
10 1
01 1
.names crr03.i[165] crr03.rof_1__cr.rof_7__c.csa_1.s_o crr03.rof_1__cr.rof_7__c.csa_2.N1
11 1
.names crr03.i[165] crr03.rof_1__cr.rof_7__c.csa_1.s_o crr03.rof_1__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr03.rof_1__cr.ci_local[7] crr03.rof_1__cr.rof_7__c.csa_2.N0 $flatten\crr03.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_1__cr.ci_local[7] crr03.rof_1__cr.rof_7__c.csa_2.N0 crr03.rof_1__cr.rof_7__c.csa_2.s_o
10 1
01 1
.names crr03.rof_1__cr.rof_7__c.csa_2.N1 $flatten\crr03.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[15]
10 1
01 1
.names crr01.rof_3__cr.rof_0__c.csa_2.s_o crr01.c_o[23] crr03.rof_2__cr.rof_0__c.csa_1.N1
11 1
.names crr01.rof_3__cr.rof_0__c.csa_2.s_o crr01.c_o[23] crr03.rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names crr03.i[116] crr03.rof_2__cr.rof_0__c.csa_1.N0 $flatten\crr03.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[116] crr03.rof_2__cr.rof_0__c.csa_1.N0 crr03.rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_0__c.csa_1.N1 $flatten\crr03.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_2__cr.ci_local[1]
10 1
01 1
.names crr03.i[166] crr03.rof_2__cr.rof_0__c.csa_1.s_o crr03.rof_2__cr.rof_0__c.csa_2.N1
11 1
.names crr03.i[166] crr03.rof_2__cr.rof_0__c.csa_1.s_o crr03.rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr03.carries[2] crr03.rof_2__cr.rof_0__c.csa_2.N0 $flatten\crr03.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.carries[2] crr03.rof_2__cr.rof_0__c.csa_2.N0 crr03.rof_2__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_0__c.csa_2.N1 $flatten\crr03.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[16]
10 1
01 1
.names crr01.rof_3__cr.rof_1__c.csa_2.s_o crr01.c_o[24] crr03.rof_2__cr.rof_1__c.csa_1.N1
11 1
.names crr01.rof_3__cr.rof_1__c.csa_2.s_o crr01.c_o[24] crr03.rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names crr03.i[117] crr03.rof_2__cr.rof_1__c.csa_1.N0 $flatten\crr03.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[117] crr03.rof_2__cr.rof_1__c.csa_1.N0 crr03.rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_1__c.csa_1.N1 $flatten\crr03.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_2__cr.ci_local[2]
10 1
01 1
.names crr03.i[167] crr03.rof_2__cr.rof_1__c.csa_1.s_o crr03.rof_2__cr.rof_1__c.csa_2.N1
11 1
.names crr03.i[167] crr03.rof_2__cr.rof_1__c.csa_1.s_o crr03.rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr03.rof_2__cr.ci_local[1] crr03.rof_2__cr.rof_1__c.csa_2.N0 $flatten\crr03.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_2__cr.ci_local[1] crr03.rof_2__cr.rof_1__c.csa_2.N0 crr03.rof_2__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_1__c.csa_2.N1 $flatten\crr03.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[17]
10 1
01 1
.names crr01.rof_3__cr.rof_2__c.csa_2.s_o crr01.c_o[25] crr03.rof_2__cr.rof_2__c.csa_1.N1
11 1
.names crr01.rof_3__cr.rof_2__c.csa_2.s_o crr01.c_o[25] crr03.rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names crr03.i[118] crr03.rof_2__cr.rof_2__c.csa_1.N0 $flatten\crr03.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[118] crr03.rof_2__cr.rof_2__c.csa_1.N0 crr03.rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_2__c.csa_1.N1 $flatten\crr03.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_2__cr.ci_local[3]
10 1
01 1
.names crr03.i[168] crr03.rof_2__cr.rof_2__c.csa_1.s_o crr03.rof_2__cr.rof_2__c.csa_2.N1
11 1
.names crr03.i[168] crr03.rof_2__cr.rof_2__c.csa_1.s_o crr03.rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr03.rof_2__cr.ci_local[2] crr03.rof_2__cr.rof_2__c.csa_2.N0 $flatten\crr03.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_2__cr.ci_local[2] crr03.rof_2__cr.rof_2__c.csa_2.N0 crr03.rof_2__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_2__c.csa_2.N1 $flatten\crr03.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[18]
10 1
01 1
.names crr01.rof_3__cr.rof_3__c.csa_2.s_o crr01.c_o[26] crr03.rof_2__cr.rof_3__c.csa_1.N1
11 1
.names crr01.rof_3__cr.rof_3__c.csa_2.s_o crr01.c_o[26] crr03.rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names crr03.i[119] crr03.rof_2__cr.rof_3__c.csa_1.N0 $flatten\crr03.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[119] crr03.rof_2__cr.rof_3__c.csa_1.N0 crr03.rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_3__c.csa_1.N1 $flatten\crr03.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_2__cr.ci_local[4]
10 1
01 1
.names crr03.i[169] crr03.rof_2__cr.rof_3__c.csa_1.s_o crr03.rof_2__cr.rof_3__c.csa_2.N1
11 1
.names crr03.i[169] crr03.rof_2__cr.rof_3__c.csa_1.s_o crr03.rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr03.rof_2__cr.ci_local[3] crr03.rof_2__cr.rof_3__c.csa_2.N0 $flatten\crr03.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_2__cr.ci_local[3] crr03.rof_2__cr.rof_3__c.csa_2.N0 crr03.rof_2__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_3__c.csa_2.N1 $flatten\crr03.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[19]
10 1
01 1
.names crr01.rof_3__cr.rof_4__c.csa_2.s_o crr01.c_o[27] crr03.rof_2__cr.rof_4__c.csa_1.N1
11 1
.names crr01.rof_3__cr.rof_4__c.csa_2.s_o crr01.c_o[27] crr03.rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names crr03.i[120] crr03.rof_2__cr.rof_4__c.csa_1.N0 $flatten\crr03.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[120] crr03.rof_2__cr.rof_4__c.csa_1.N0 crr03.rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_4__c.csa_1.N1 $flatten\crr03.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.carries[3]
10 1
01 1
.names crr03.i[170] crr03.rof_2__cr.rof_4__c.csa_1.s_o crr03.rof_2__cr.rof_4__c.csa_2.N1
11 1
.names crr03.i[170] crr03.rof_2__cr.rof_4__c.csa_1.s_o crr03.rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr03.rof_2__cr.ci_local[4] crr03.rof_2__cr.rof_4__c.csa_2.N0 $flatten\crr03.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_2__cr.ci_local[4] crr03.rof_2__cr.rof_4__c.csa_2.N0 crr03.rof_2__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr03.rof_2__cr.rof_4__c.csa_2.N1 $flatten\crr03.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[20]
10 1
01 1
.names crr01.rof_4__cr.rof_0__c.csa_2.s_o crr01.c_o[28] crr03.rof_3__cr.rof_0__c.csa_1.N1
11 1
.names crr01.rof_4__cr.rof_0__c.csa_2.s_o crr01.c_o[28] crr03.rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names crr03.i[121] crr03.rof_3__cr.rof_0__c.csa_1.N0 $flatten\crr03.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[121] crr03.rof_3__cr.rof_0__c.csa_1.N0 crr03.rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_0__c.csa_1.N1 $flatten\crr03.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_3__cr.ci_local[1]
10 1
01 1
.names crr03.i[171] crr03.rof_3__cr.rof_0__c.csa_1.s_o crr03.rof_3__cr.rof_0__c.csa_2.N1
11 1
.names crr03.i[171] crr03.rof_3__cr.rof_0__c.csa_1.s_o crr03.rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr03.carries[3] crr03.rof_3__cr.rof_0__c.csa_2.N0 $flatten\crr03.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.carries[3] crr03.rof_3__cr.rof_0__c.csa_2.N0 crr03.rof_3__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_0__c.csa_2.N1 $flatten\crr03.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[21]
10 1
01 1
.names crr01.rof_4__cr.rof_1__c.csa_2.s_o crr01.c_o[29] crr03.rof_3__cr.rof_1__c.csa_1.N1
11 1
.names crr01.rof_4__cr.rof_1__c.csa_2.s_o crr01.c_o[29] crr03.rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names crr03.i[122] crr03.rof_3__cr.rof_1__c.csa_1.N0 $flatten\crr03.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[122] crr03.rof_3__cr.rof_1__c.csa_1.N0 crr03.rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_1__c.csa_1.N1 $flatten\crr03.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_3__cr.ci_local[2]
10 1
01 1
.names crr03.i[172] crr03.rof_3__cr.rof_1__c.csa_1.s_o crr03.rof_3__cr.rof_1__c.csa_2.N1
11 1
.names crr03.i[172] crr03.rof_3__cr.rof_1__c.csa_1.s_o crr03.rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr03.rof_3__cr.ci_local[1] crr03.rof_3__cr.rof_1__c.csa_2.N0 $flatten\crr03.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_3__cr.ci_local[1] crr03.rof_3__cr.rof_1__c.csa_2.N0 crr03.rof_3__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_1__c.csa_2.N1 $flatten\crr03.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[22]
10 1
01 1
.names crr01.rof_4__cr.rof_2__c.csa_2.s_o crr01.c_o[30] crr03.rof_3__cr.rof_2__c.csa_1.N1
11 1
.names crr01.rof_4__cr.rof_2__c.csa_2.s_o crr01.c_o[30] crr03.rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names crr03.i[123] crr03.rof_3__cr.rof_2__c.csa_1.N0 $flatten\crr03.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[123] crr03.rof_3__cr.rof_2__c.csa_1.N0 crr03.rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_2__c.csa_1.N1 $flatten\crr03.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_3__cr.ci_local[3]
10 1
01 1
.names crr03.i[173] crr03.rof_3__cr.rof_2__c.csa_1.s_o crr03.rof_3__cr.rof_2__c.csa_2.N1
11 1
.names crr03.i[173] crr03.rof_3__cr.rof_2__c.csa_1.s_o crr03.rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr03.rof_3__cr.ci_local[2] crr03.rof_3__cr.rof_2__c.csa_2.N0 $flatten\crr03.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_3__cr.ci_local[2] crr03.rof_3__cr.rof_2__c.csa_2.N0 crr03.rof_3__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_2__c.csa_2.N1 $flatten\crr03.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[23]
10 1
01 1
.names crr01.rof_4__cr.rof_3__c.csa_2.s_o crr01.c_o[31] crr03.rof_3__cr.rof_3__c.csa_1.N1
11 1
.names crr01.rof_4__cr.rof_3__c.csa_2.s_o crr01.c_o[31] crr03.rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names crr03.i[124] crr03.rof_3__cr.rof_3__c.csa_1.N0 $flatten\crr03.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[124] crr03.rof_3__cr.rof_3__c.csa_1.N0 crr03.rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_3__c.csa_1.N1 $flatten\crr03.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_3__cr.ci_local[4]
10 1
01 1
.names crr03.i[174] crr03.rof_3__cr.rof_3__c.csa_1.s_o crr03.rof_3__cr.rof_3__c.csa_2.N1
11 1
.names crr03.i[174] crr03.rof_3__cr.rof_3__c.csa_1.s_o crr03.rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr03.rof_3__cr.ci_local[3] crr03.rof_3__cr.rof_3__c.csa_2.N0 $flatten\crr03.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_3__cr.ci_local[3] crr03.rof_3__cr.rof_3__c.csa_2.N0 crr03.rof_3__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_3__c.csa_2.N1 $flatten\crr03.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[24]
10 1
01 1
.names crr01.rof_4__cr.rof_4__c.csa_2.s_o crr01.c_o[32] crr03.rof_3__cr.rof_4__c.csa_1.N1
11 1
.names crr01.rof_4__cr.rof_4__c.csa_2.s_o crr01.c_o[32] crr03.rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names crr03.i[125] crr03.rof_3__cr.rof_4__c.csa_1.N0 $flatten\crr03.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[125] crr03.rof_3__cr.rof_4__c.csa_1.N0 crr03.rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_4__c.csa_1.N1 $flatten\crr03.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_3__cr.ci_local[5]
10 1
01 1
.names crr03.i[175] crr03.rof_3__cr.rof_4__c.csa_1.s_o crr03.rof_3__cr.rof_4__c.csa_2.N1
11 1
.names crr03.i[175] crr03.rof_3__cr.rof_4__c.csa_1.s_o crr03.rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr03.rof_3__cr.ci_local[4] crr03.rof_3__cr.rof_4__c.csa_2.N0 $flatten\crr03.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_3__cr.ci_local[4] crr03.rof_3__cr.rof_4__c.csa_2.N0 crr03.rof_3__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_4__c.csa_2.N1 $flatten\crr03.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[25]
10 1
01 1
.names crr01.rof_4__cr.rof_5__c.csa_2.s_o crr01.c_o[33] crr03.rof_3__cr.rof_5__c.csa_1.N1
11 1
.names crr01.rof_4__cr.rof_5__c.csa_2.s_o crr01.c_o[33] crr03.rof_3__cr.rof_5__c.csa_1.N0
10 1
01 1
.names crr03.i[126] crr03.rof_3__cr.rof_5__c.csa_1.N0 $flatten\crr03.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[126] crr03.rof_3__cr.rof_5__c.csa_1.N0 crr03.rof_3__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_5__c.csa_1.N1 $flatten\crr03.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.carries[4]
10 1
01 1
.names crr03.i[176] crr03.rof_3__cr.rof_5__c.csa_1.s_o crr03.rof_3__cr.rof_5__c.csa_2.N1
11 1
.names crr03.i[176] crr03.rof_3__cr.rof_5__c.csa_1.s_o crr03.rof_3__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr03.rof_3__cr.ci_local[5] crr03.rof_3__cr.rof_5__c.csa_2.N0 $flatten\crr03.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_3__cr.ci_local[5] crr03.rof_3__cr.rof_5__c.csa_2.N0 crr03.rof_3__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr03.rof_3__cr.rof_5__c.csa_2.N1 $flatten\crr03.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[26]
10 1
01 1
.names crr01.rof_5__cr.rof_0__c.csa_2.s_o crr01.c_o[34] crr03.rof_4__cr.rof_0__c.csa_1.N1
11 1
.names crr01.rof_5__cr.rof_0__c.csa_2.s_o crr01.c_o[34] crr03.rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names crr03.i[127] crr03.rof_4__cr.rof_0__c.csa_1.N0 $flatten\crr03.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[127] crr03.rof_4__cr.rof_0__c.csa_1.N0 crr03.rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_0__c.csa_1.N1 $flatten\crr03.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_4__cr.ci_local[1]
10 1
01 1
.names crr03.i[177] crr03.rof_4__cr.rof_0__c.csa_1.s_o crr03.rof_4__cr.rof_0__c.csa_2.N1
11 1
.names crr03.i[177] crr03.rof_4__cr.rof_0__c.csa_1.s_o crr03.rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr03.carries[4] crr03.rof_4__cr.rof_0__c.csa_2.N0 $flatten\crr03.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.carries[4] crr03.rof_4__cr.rof_0__c.csa_2.N0 crr03.rof_4__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_0__c.csa_2.N1 $flatten\crr03.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[27]
10 1
01 1
.names crr01.rof_5__cr.rof_1__c.csa_2.s_o crr01.c_o[35] crr03.rof_4__cr.rof_1__c.csa_1.N1
11 1
.names crr01.rof_5__cr.rof_1__c.csa_2.s_o crr01.c_o[35] crr03.rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names crr03.i[128] crr03.rof_4__cr.rof_1__c.csa_1.N0 $flatten\crr03.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[128] crr03.rof_4__cr.rof_1__c.csa_1.N0 crr03.rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_1__c.csa_1.N1 $flatten\crr03.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_4__cr.ci_local[2]
10 1
01 1
.names crr03.i[178] crr03.rof_4__cr.rof_1__c.csa_1.s_o crr03.rof_4__cr.rof_1__c.csa_2.N1
11 1
.names crr03.i[178] crr03.rof_4__cr.rof_1__c.csa_1.s_o crr03.rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr03.rof_4__cr.ci_local[1] crr03.rof_4__cr.rof_1__c.csa_2.N0 $flatten\crr03.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_4__cr.ci_local[1] crr03.rof_4__cr.rof_1__c.csa_2.N0 crr03.rof_4__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_1__c.csa_2.N1 $flatten\crr03.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[28]
10 1
01 1
.names crr01.rof_5__cr.rof_2__c.csa_2.s_o crr01.c_o[36] crr03.rof_4__cr.rof_2__c.csa_1.N1
11 1
.names crr01.rof_5__cr.rof_2__c.csa_2.s_o crr01.c_o[36] crr03.rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names crr03.i[129] crr03.rof_4__cr.rof_2__c.csa_1.N0 $flatten\crr03.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[129] crr03.rof_4__cr.rof_2__c.csa_1.N0 crr03.rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_2__c.csa_1.N1 $flatten\crr03.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_4__cr.ci_local[3]
10 1
01 1
.names crr03.i[179] crr03.rof_4__cr.rof_2__c.csa_1.s_o crr03.rof_4__cr.rof_2__c.csa_2.N1
11 1
.names crr03.i[179] crr03.rof_4__cr.rof_2__c.csa_1.s_o crr03.rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr03.rof_4__cr.ci_local[2] crr03.rof_4__cr.rof_2__c.csa_2.N0 $flatten\crr03.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_4__cr.ci_local[2] crr03.rof_4__cr.rof_2__c.csa_2.N0 crr03.rof_4__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_2__c.csa_2.N1 $flatten\crr03.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[29]
10 1
01 1
.names crr01.rof_5__cr.rof_3__c.csa_2.s_o crr01.c_o[37] crr03.rof_4__cr.rof_3__c.csa_1.N1
11 1
.names crr01.rof_5__cr.rof_3__c.csa_2.s_o crr01.c_o[37] crr03.rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names crr03.i[130] crr03.rof_4__cr.rof_3__c.csa_1.N0 $flatten\crr03.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[130] crr03.rof_4__cr.rof_3__c.csa_1.N0 crr03.rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_3__c.csa_1.N1 $flatten\crr03.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_4__cr.ci_local[4]
10 1
01 1
.names crr03.i[180] crr03.rof_4__cr.rof_3__c.csa_1.s_o crr03.rof_4__cr.rof_3__c.csa_2.N1
11 1
.names crr03.i[180] crr03.rof_4__cr.rof_3__c.csa_1.s_o crr03.rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr03.rof_4__cr.ci_local[3] crr03.rof_4__cr.rof_3__c.csa_2.N0 $flatten\crr03.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_4__cr.ci_local[3] crr03.rof_4__cr.rof_3__c.csa_2.N0 crr03.rof_4__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_3__c.csa_2.N1 $flatten\crr03.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[30]
10 1
01 1
.names crr01.rof_5__cr.rof_4__c.csa_2.s_o crr01.c_o[38] crr03.rof_4__cr.rof_4__c.csa_1.N1
11 1
.names crr01.rof_5__cr.rof_4__c.csa_2.s_o crr01.c_o[38] crr03.rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names crr03.i[131] crr03.rof_4__cr.rof_4__c.csa_1.N0 $flatten\crr03.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[131] crr03.rof_4__cr.rof_4__c.csa_1.N0 crr03.rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_4__c.csa_1.N1 $flatten\crr03.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_4__cr.ci_local[5]
10 1
01 1
.names crr03.i[181] crr03.rof_4__cr.rof_4__c.csa_1.s_o crr03.rof_4__cr.rof_4__c.csa_2.N1
11 1
.names crr03.i[181] crr03.rof_4__cr.rof_4__c.csa_1.s_o crr03.rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr03.rof_4__cr.ci_local[4] crr03.rof_4__cr.rof_4__c.csa_2.N0 $flatten\crr03.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_4__cr.ci_local[4] crr03.rof_4__cr.rof_4__c.csa_2.N0 crr03.rof_4__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_4__c.csa_2.N1 $flatten\crr03.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[31]
10 1
01 1
.names crr01.rof_5__cr.rof_5__c.csa_2.s_o crr01.c_o[39] crr03.rof_4__cr.rof_5__c.csa_1.N1
11 1
.names crr01.rof_5__cr.rof_5__c.csa_2.s_o crr01.c_o[39] crr03.rof_4__cr.rof_5__c.csa_1.N0
10 1
01 1
.names crr03.i[132] crr03.rof_4__cr.rof_5__c.csa_1.N0 $flatten\crr03.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[132] crr03.rof_4__cr.rof_5__c.csa_1.N0 crr03.rof_4__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_5__c.csa_1.N1 $flatten\crr03.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_4__cr.ci_local[6]
10 1
01 1
.names crr03.i[182] crr03.rof_4__cr.rof_5__c.csa_1.s_o crr03.rof_4__cr.rof_5__c.csa_2.N1
11 1
.names crr03.i[182] crr03.rof_4__cr.rof_5__c.csa_1.s_o crr03.rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr03.rof_4__cr.ci_local[5] crr03.rof_4__cr.rof_5__c.csa_2.N0 $flatten\crr03.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_4__cr.ci_local[5] crr03.rof_4__cr.rof_5__c.csa_2.N0 crr03.rof_4__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_5__c.csa_2.N1 $flatten\crr03.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[32]
10 1
01 1
.names crr01.rof_5__cr.rof_6__c.csa_2.s_o crr01.c_o[40] crr03.rof_4__cr.rof_6__c.csa_1.N1
11 1
.names crr01.rof_5__cr.rof_6__c.csa_2.s_o crr01.c_o[40] crr03.rof_4__cr.rof_6__c.csa_1.N0
10 1
01 1
.names crr03.i[133] crr03.rof_4__cr.rof_6__c.csa_1.N0 $flatten\crr03.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[133] crr03.rof_4__cr.rof_6__c.csa_1.N0 crr03.rof_4__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_6__c.csa_1.N1 $flatten\crr03.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_4__cr.ci_local[7]
10 1
01 1
.names crr03.i[183] crr03.rof_4__cr.rof_6__c.csa_1.s_o crr03.rof_4__cr.rof_6__c.csa_2.N1
11 1
.names crr03.i[183] crr03.rof_4__cr.rof_6__c.csa_1.s_o crr03.rof_4__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr03.rof_4__cr.ci_local[6] crr03.rof_4__cr.rof_6__c.csa_2.N0 $flatten\crr03.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_4__cr.ci_local[6] crr03.rof_4__cr.rof_6__c.csa_2.N0 crr03.rof_4__cr.rof_6__c.csa_2.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_6__c.csa_2.N1 $flatten\crr03.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[33]
10 1
01 1
.names crr01.rof_5__cr.rof_7__c.csa_2.s_o crr01.c_o[41] crr03.rof_4__cr.rof_7__c.csa_1.N1
11 1
.names crr01.rof_5__cr.rof_7__c.csa_2.s_o crr01.c_o[41] crr03.rof_4__cr.rof_7__c.csa_1.N0
10 1
01 1
.names crr03.i[134] crr03.rof_4__cr.rof_7__c.csa_1.N0 $flatten\crr03.\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[134] crr03.rof_4__cr.rof_7__c.csa_1.N0 crr03.rof_4__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_7__c.csa_1.N1 $flatten\crr03.\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.carries[5]
10 1
01 1
.names crr03.i[184] crr03.rof_4__cr.rof_7__c.csa_1.s_o crr03.rof_4__cr.rof_7__c.csa_2.N1
11 1
.names crr03.i[184] crr03.rof_4__cr.rof_7__c.csa_1.s_o crr03.rof_4__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr03.rof_4__cr.ci_local[7] crr03.rof_4__cr.rof_7__c.csa_2.N0 $flatten\crr03.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_4__cr.ci_local[7] crr03.rof_4__cr.rof_7__c.csa_2.N0 crr03.rof_4__cr.rof_7__c.csa_2.s_o
10 1
01 1
.names crr03.rof_4__cr.rof_7__c.csa_2.N1 $flatten\crr03.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[34]
10 1
01 1
.names crr03.i[35] crr01.c_o[42] crr03.rof_5__cr.rof_0__c.csa_1.N1
11 1
.names crr03.i[35] crr01.c_o[42] crr03.rof_5__cr.rof_0__c.csa_1.N0
10 1
01 1
.names crr03.i[135] crr03.rof_5__cr.rof_0__c.csa_1.N0 $flatten\crr03.\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[135] crr03.rof_5__cr.rof_0__c.csa_1.N0 crr03.rof_5__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_0__c.csa_1.N1 $flatten\crr03.\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_5__cr.ci_local[1]
10 1
01 1
.names crr03.i[185] crr03.rof_5__cr.rof_0__c.csa_1.s_o crr03.rof_5__cr.rof_0__c.csa_2.N1
11 1
.names crr03.i[185] crr03.rof_5__cr.rof_0__c.csa_1.s_o crr03.rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr03.carries[5] crr03.rof_5__cr.rof_0__c.csa_2.N0 $flatten\crr03.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.carries[5] crr03.rof_5__cr.rof_0__c.csa_2.N0 crr03.rof_5__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_0__c.csa_2.N1 $flatten\crr03.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[35]
10 1
01 1
.names crr03.i[36] crr03.i[86] crr03.rof_5__cr.rof_1__c.csa_1.N1
11 1
.names crr03.i[36] crr03.i[86] crr03.rof_5__cr.rof_1__c.csa_1.N0
10 1
01 1
.names crr03.i[136] crr03.rof_5__cr.rof_1__c.csa_1.N0 $flatten\crr03.\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.i[136] crr03.rof_5__cr.rof_1__c.csa_1.N0 crr03.rof_5__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_1__c.csa_1.N1 $flatten\crr03.\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.rof_5__cr.ci_local[2]
10 1
01 1
.names crr03.i[186] crr03.rof_5__cr.rof_1__c.csa_1.s_o crr03.rof_5__cr.rof_1__c.csa_2.N1
11 1
.names crr03.i[186] crr03.rof_5__cr.rof_1__c.csa_1.s_o crr03.rof_5__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr03.rof_5__cr.ci_local[1] crr03.rof_5__cr.rof_1__c.csa_2.N0 $flatten\crr03.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_5__cr.ci_local[1] crr03.rof_5__cr.rof_1__c.csa_2.N0 crr03.rof_5__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_1__c.csa_2.N1 $flatten\crr03.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[36]
10 1
01 1
.names crr03.i[137] crr03.i[37] crr03.rof_5__cr.ci_local[3]
11 1
.names crr03.i[137] crr03.i[37] crr03.rof_5__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr03.i[187] crr03.rof_5__cr.rof_2__c.csa_1.s_o crr03.rof_5__cr.rof_2__c.csa_2.N1
11 1
.names crr03.i[187] crr03.rof_5__cr.rof_2__c.csa_1.s_o crr03.rof_5__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr03.rof_5__cr.ci_local[2] crr03.rof_5__cr.rof_2__c.csa_2.N0 $flatten\crr03.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_5__cr.ci_local[2] crr03.rof_5__cr.rof_2__c.csa_2.N0 crr03.rof_5__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_2__c.csa_2.N1 $flatten\crr03.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[37]
10 1
01 1
.names crr03.i[138] crr03.i[38] crr03.rof_5__cr.ci_local[4]
11 1
.names crr03.i[138] crr03.i[38] crr03.rof_5__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr03.i[188] crr03.rof_5__cr.rof_3__c.csa_1.s_o crr03.rof_5__cr.rof_3__c.csa_2.N1
11 1
.names crr03.i[188] crr03.rof_5__cr.rof_3__c.csa_1.s_o crr03.rof_5__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr03.rof_5__cr.ci_local[3] crr03.rof_5__cr.rof_3__c.csa_2.N0 $flatten\crr03.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_5__cr.ci_local[3] crr03.rof_5__cr.rof_3__c.csa_2.N0 crr03.rof_5__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_3__c.csa_2.N1 $flatten\crr03.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[38]
10 1
01 1
.names crr03.i[139] crr03.i[39] crr03.rof_5__cr.ci_local[5]
11 1
.names crr03.i[139] crr03.i[39] crr03.rof_5__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr03.i[189] crr03.rof_5__cr.rof_4__c.csa_1.s_o crr03.rof_5__cr.rof_4__c.csa_2.N1
11 1
.names crr03.i[189] crr03.rof_5__cr.rof_4__c.csa_1.s_o crr03.rof_5__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr03.rof_5__cr.ci_local[4] crr03.rof_5__cr.rof_4__c.csa_2.N0 $flatten\crr03.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_5__cr.ci_local[4] crr03.rof_5__cr.rof_4__c.csa_2.N0 crr03.rof_5__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_4__c.csa_2.N1 $flatten\crr03.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[39]
10 1
01 1
.names crr03.i[140] crr03.i[40] crr03.rof_5__cr.ci_local[6]
11 1
.names crr03.i[140] crr03.i[40] crr03.rof_5__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr03.i[190] crr03.rof_5__cr.rof_5__c.csa_1.s_o crr03.rof_5__cr.rof_5__c.csa_2.N1
11 1
.names crr03.i[190] crr03.rof_5__cr.rof_5__c.csa_1.s_o crr03.rof_5__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr03.rof_5__cr.ci_local[5] crr03.rof_5__cr.rof_5__c.csa_2.N0 $flatten\crr03.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_5__cr.ci_local[5] crr03.rof_5__cr.rof_5__c.csa_2.N0 crr03.rof_5__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_5__c.csa_2.N1 $flatten\crr03.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[40]
10 1
01 1
.names crr03.i[141] crr03.i[41] crr03.rof_5__cr.ci_local[7]
11 1
.names crr03.i[141] crr03.i[41] crr03.rof_5__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr03.i[191] crr03.rof_5__cr.rof_6__c.csa_1.s_o crr03.rof_5__cr.rof_6__c.csa_2.N1
11 1
.names crr03.i[191] crr03.rof_5__cr.rof_6__c.csa_1.s_o crr03.rof_5__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr03.rof_5__cr.ci_local[6] crr03.rof_5__cr.rof_6__c.csa_2.N0 $flatten\crr03.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_5__cr.ci_local[6] crr03.rof_5__cr.rof_6__c.csa_2.N0 crr03.rof_5__cr.rof_6__c.csa_2.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_6__c.csa_2.N1 $flatten\crr03.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[41]
10 1
01 1
.names crr03.i[142] crr03.i[42] crr03.carries[6]
11 1
.names crr03.i[142] crr03.i[42] crr03.rof_5__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names crr03.i[192] crr03.rof_5__cr.rof_7__c.csa_1.s_o crr03.rof_5__cr.rof_7__c.csa_2.N1
11 1
.names crr03.i[192] crr03.rof_5__cr.rof_7__c.csa_1.s_o crr03.rof_5__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr03.rof_5__cr.ci_local[7] crr03.rof_5__cr.rof_7__c.csa_2.N0 $flatten\crr03.\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_5__cr.ci_local[7] crr03.rof_5__cr.rof_7__c.csa_2.N0 crr03.rof_5__cr.rof_7__c.csa_2.s_o
10 1
01 1
.names crr03.rof_5__cr.rof_7__c.csa_2.N1 $flatten\crr03.\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[42]
10 1
01 1
.names crr03.i[143] crr03.i[43] crr03.rof_6__cr.ci_local[1]
11 1
.names crr03.i[143] crr03.i[43] crr03.rof_6__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr03.i[193] crr03.rof_6__cr.rof_0__c.csa_1.s_o crr03.rof_6__cr.rof_0__c.csa_2.N1
11 1
.names crr03.i[193] crr03.rof_6__cr.rof_0__c.csa_1.s_o crr03.rof_6__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr03.carries[6] crr03.rof_6__cr.rof_0__c.csa_2.N0 $flatten\crr03.\rof_6__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.carries[6] crr03.rof_6__cr.rof_0__c.csa_2.N0 crr03.rof_6__cr.rof_0__c.csa_2.s_o
10 1
01 1
.names crr03.rof_6__cr.rof_0__c.csa_2.N1 $flatten\crr03.\rof_6__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[43]
10 1
01 1
.names crr03.i[144] crr03.i[44] crr03.rof_6__cr.ci_local[2]
11 1
.names crr03.i[144] crr03.i[44] crr03.rof_6__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr03.i[194] crr03.rof_6__cr.rof_1__c.csa_1.s_o crr03.rof_6__cr.rof_1__c.csa_2.N1
11 1
.names crr03.i[194] crr03.rof_6__cr.rof_1__c.csa_1.s_o crr03.rof_6__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr03.rof_6__cr.ci_local[1] crr03.rof_6__cr.rof_1__c.csa_2.N0 $flatten\crr03.\rof_6__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_6__cr.ci_local[1] crr03.rof_6__cr.rof_1__c.csa_2.N0 crr03.rof_6__cr.rof_1__c.csa_2.s_o
10 1
01 1
.names crr03.rof_6__cr.rof_1__c.csa_2.N1 $flatten\crr03.\rof_6__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[44]
10 1
01 1
.names crr03.i[145] crr03.i[45] crr03.rof_6__cr.ci_local[3]
11 1
.names crr03.i[145] crr03.i[45] crr03.rof_6__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr03.i[195] crr03.rof_6__cr.rof_2__c.csa_1.s_o crr03.rof_6__cr.rof_2__c.csa_2.N1
11 1
.names crr03.i[195] crr03.rof_6__cr.rof_2__c.csa_1.s_o crr03.rof_6__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr03.rof_6__cr.ci_local[2] crr03.rof_6__cr.rof_2__c.csa_2.N0 $flatten\crr03.\rof_6__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_6__cr.ci_local[2] crr03.rof_6__cr.rof_2__c.csa_2.N0 crr03.rof_6__cr.rof_2__c.csa_2.s_o
10 1
01 1
.names crr03.rof_6__cr.rof_2__c.csa_2.N1 $flatten\crr03.\rof_6__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[45]
10 1
01 1
.names crr03.i[146] crr03.i[46] crr03.rof_6__cr.ci_local[4]
11 1
.names crr03.i[146] crr03.i[46] crr03.rof_6__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr03.i[196] crr03.rof_6__cr.rof_3__c.csa_1.s_o crr03.rof_6__cr.rof_3__c.csa_2.N1
11 1
.names crr03.i[196] crr03.rof_6__cr.rof_3__c.csa_1.s_o crr03.rof_6__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr03.rof_6__cr.ci_local[3] crr03.rof_6__cr.rof_3__c.csa_2.N0 $flatten\crr03.\rof_6__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_6__cr.ci_local[3] crr03.rof_6__cr.rof_3__c.csa_2.N0 crr03.rof_6__cr.rof_3__c.csa_2.s_o
10 1
01 1
.names crr03.rof_6__cr.rof_3__c.csa_2.N1 $flatten\crr03.\rof_6__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[46]
10 1
01 1
.names crr03.i[147] crr03.i[47] crr03.rof_6__cr.ci_local[5]
11 1
.names crr03.i[147] crr03.i[47] crr03.rof_6__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr03.i[197] crr03.rof_6__cr.rof_4__c.csa_1.s_o crr03.rof_6__cr.rof_4__c.csa_2.N1
11 1
.names crr03.i[197] crr03.rof_6__cr.rof_4__c.csa_1.s_o crr03.rof_6__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr03.rof_6__cr.ci_local[4] crr03.rof_6__cr.rof_4__c.csa_2.N0 $flatten\crr03.\rof_6__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_6__cr.ci_local[4] crr03.rof_6__cr.rof_4__c.csa_2.N0 crr03.rof_6__cr.rof_4__c.csa_2.s_o
10 1
01 1
.names crr03.rof_6__cr.rof_4__c.csa_2.N1 $flatten\crr03.\rof_6__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[47]
10 1
01 1
.names crr03.i[148] crr03.i[48] crr03.rof_6__cr.ci_local[6]
11 1
.names crr03.i[148] crr03.i[48] crr03.rof_6__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr03.i[198] crr03.rof_6__cr.rof_5__c.csa_1.s_o crr03.rof_6__cr.rof_5__c.csa_2.N1
11 1
.names crr03.i[198] crr03.rof_6__cr.rof_5__c.csa_1.s_o crr03.rof_6__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr03.rof_6__cr.ci_local[5] crr03.rof_6__cr.rof_5__c.csa_2.N0 $flatten\crr03.\rof_6__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr03.rof_6__cr.ci_local[5] crr03.rof_6__cr.rof_5__c.csa_2.N0 crr03.rof_6__cr.rof_5__c.csa_2.s_o
10 1
01 1
.names crr03.rof_6__cr.rof_5__c.csa_2.N1 $flatten\crr03.\rof_6__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.c_o[48]
10 1
01 1
.names crr03.i[149] crr03.i[49] crr03.rof_6__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr03.i[199] crr03.rof_6__cr.rof_6__c.csa_1.s_o crr03.rof_6__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr03.rof_6__cr.ci_local[6] crr03.rof_6__cr.rof_6__c.csa_2.N0 crr03.rof_6__cr.rof_6__c.csa_2.s_o
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[7] crr23.rof_0__cr.rof_0__c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[7] crr23.rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names x_i[23] crr23.rof_0__cr.rof_0__c.csa_1.N0 $flatten\crr23.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[23] crr23.rof_0__cr.rof_0__c.csa_1.N0 crr03.i[108]
10 1
01 1
.names crr23.rof_0__cr.rof_0__c.csa_1.N1 $flatten\crr23.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_0__cr.ci_local[1]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[8] crr23.rof_0__cr.ci_local[2]
11 1
.names brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[8] crr23.rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names crr23.rof_0__cr.ci_local[1] crr23.rof_0__cr.rof_1__c.csa_1.N0 crr03.i[160]
11 1
.names crr23.rof_0__cr.ci_local[1] crr23.rof_0__cr.rof_1__c.csa_1.N0 crr03.i[109]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[9] crr23.rof_0__cr.rof_2__c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[9] crr23.rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 crr23.rof_0__cr.rof_2__c.csa_1.N0 $flatten\crr23.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 crr23.rof_0__cr.rof_2__c.csa_1.N0 crr23.rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr23.rof_0__cr.rof_2__c.csa_1.N1 $flatten\crr23.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_0__cr.ci_local[3]
10 1
01 1
.names crr23.rof_0__cr.ci_local[2] crr23.rof_0__cr.rof_2__c.csa_1.s_o crr03.i[161]
11 1
.names crr23.rof_0__cr.ci_local[2] crr23.rof_0__cr.rof_2__c.csa_1.s_o crr03.i[110]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[10] crr23.rof_0__cr.rof_3__c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[10] crr23.rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_0__cr.rof_3__c.csa_1.N0 $flatten\crr23.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_0__cr.rof_3__c.csa_1.N0 crr23.rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr23.rof_0__cr.rof_3__c.csa_1.N1 $flatten\crr23.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_0__cr.ci_local[4]
10 1
01 1
.names crr23.rof_0__cr.ci_local[3] crr23.rof_0__cr.rof_3__c.csa_1.s_o crr03.i[162]
11 1
.names crr23.rof_0__cr.ci_local[3] crr23.rof_0__cr.rof_3__c.csa_1.s_o crr03.i[111]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[11] crr23.rof_0__cr.rof_4__c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[11] crr23.rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o crr23.rof_0__cr.rof_4__c.csa_1.N0 $flatten\crr23.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o crr23.rof_0__cr.rof_4__c.csa_1.N0 crr23.rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr23.rof_0__cr.rof_4__c.csa_1.N1 $flatten\crr23.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_0__cr.ci_local[5]
10 1
01 1
.names brr3.c_o[3] crr23.rof_0__cr.rof_4__c.csa_1.s_o crr23.rof_0__cr.rof_4__c.csa_2.N1
11 1
.names brr3.c_o[3] crr23.rof_0__cr.rof_4__c.csa_1.s_o crr23.rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr23.rof_0__cr.ci_local[4] crr23.rof_0__cr.rof_4__c.csa_2.N0 $flatten\crr23.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_0__cr.ci_local[4] crr23.rof_0__cr.rof_4__c.csa_2.N0 crr03.i[112]
10 1
01 1
.names crr23.rof_0__cr.rof_4__c.csa_2.N1 $flatten\crr23.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[163]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr2.c_o[12] crr23.rof_0__cr.rof_5__c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr2.c_o[12] crr23.rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr23.rof_0__cr.rof_5__c.csa_1.N0 $flatten\crr23.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr23.rof_0__cr.rof_5__c.csa_1.N0 crr23.rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr23.rof_0__cr.rof_5__c.csa_1.N1 $flatten\crr23.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_0__cr.ci_local[6]
10 1
01 1
.names crr23.rof_0__cr.ci_local[5] crr23.rof_0__cr.rof_5__c.csa_1.s_o crr03.i[164]
11 1
.names crr23.rof_0__cr.ci_local[5] crr23.rof_0__cr.rof_5__c.csa_1.s_o crr03.i[113]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr2.c_o[13] crr23.rof_0__cr.rof_6__c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr2.c_o[13] crr23.rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr23.rof_0__cr.rof_6__c.csa_1.N0 $flatten\crr23.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr23.rof_0__cr.rof_6__c.csa_1.N0 crr23.rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr23.rof_0__cr.rof_6__c.csa_1.N1 $flatten\crr23.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_0__cr.ci_local[7]
10 1
01 1
.names brr3.c_o[5] crr23.rof_0__cr.rof_6__c.csa_1.s_o crr23.rof_0__cr.rof_6__c.csa_2.N1
11 1
.names brr3.c_o[5] crr23.rof_0__cr.rof_6__c.csa_1.s_o crr23.rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr23.rof_0__cr.ci_local[6] crr23.rof_0__cr.rof_6__c.csa_2.N0 $flatten\crr23.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_0__cr.ci_local[6] crr23.rof_0__cr.rof_6__c.csa_2.N0 crr03.i[114]
10 1
01 1
.names crr23.rof_0__cr.rof_6__c.csa_2.N1 $flatten\crr23.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[165]
10 1
01 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr2.c_o[14] crr23.rof_0__cr.rof_7__c.csa_1.N1
11 1
.names brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr2.c_o[14] crr23.rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr23.rof_0__cr.rof_7__c.csa_1.N0 $flatten\crr23.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr23.rof_0__cr.rof_7__c.csa_1.N0 crr23.rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names crr23.rof_0__cr.rof_7__c.csa_1.N1 $flatten\crr23.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.carries[1]
10 1
01 1
.names brr3.c_o[6] crr23.rof_0__cr.rof_7__c.csa_1.s_o crr23.rof_0__cr.rof_7__c.csa_2.N1
11 1
.names brr3.c_o[6] crr23.rof_0__cr.rof_7__c.csa_1.s_o crr23.rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr23.rof_0__cr.ci_local[7] crr23.rof_0__cr.rof_7__c.csa_2.N0 $flatten\crr23.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_0__cr.ci_local[7] crr23.rof_0__cr.rof_7__c.csa_2.N0 crr03.i[115]
10 1
01 1
.names crr23.rof_0__cr.rof_7__c.csa_2.N1 $flatten\crr23.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[166]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[15] crr23.rof_1__cr.rof_0__c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[15] crr23.rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_0__c.csa_1.N0 $flatten\crr23.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_0__c.csa_1.N0 crr23.rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr23.rof_1__cr.rof_0__c.csa_1.N1 $flatten\crr23.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_1__cr.ci_local[1]
10 1
01 1
.names brr3.c_o[7] crr23.rof_1__cr.rof_0__c.csa_1.s_o crr23.rof_1__cr.rof_0__c.csa_2.N1
11 1
.names brr3.c_o[7] crr23.rof_1__cr.rof_0__c.csa_1.s_o crr23.rof_1__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr23.carries[1] crr23.rof_1__cr.rof_0__c.csa_2.N0 $flatten\crr23.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.carries[1] crr23.rof_1__cr.rof_0__c.csa_2.N0 crr03.i[116]
10 1
01 1
.names crr23.rof_1__cr.rof_0__c.csa_2.N1 $flatten\crr23.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[167]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[16] crr23.rof_1__cr.rof_1__c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[16] crr23.rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_1__c.csa_1.N0 $flatten\crr23.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_1__c.csa_1.N0 crr23.rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr23.rof_1__cr.rof_1__c.csa_1.N1 $flatten\crr23.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_1__cr.ci_local[2]
10 1
01 1
.names brr3.c_o[8] crr23.rof_1__cr.rof_1__c.csa_1.s_o crr23.rof_1__cr.rof_1__c.csa_2.N1
11 1
.names brr3.c_o[8] crr23.rof_1__cr.rof_1__c.csa_1.s_o crr23.rof_1__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr23.rof_1__cr.ci_local[1] crr23.rof_1__cr.rof_1__c.csa_2.N0 $flatten\crr23.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_1__cr.ci_local[1] crr23.rof_1__cr.rof_1__c.csa_2.N0 crr03.i[117]
10 1
01 1
.names crr23.rof_1__cr.rof_1__c.csa_2.N1 $flatten\crr23.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[168]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[17] crr23.rof_1__cr.rof_2__c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[17] crr23.rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_2__c.csa_1.N0 $flatten\crr23.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_2__c.csa_1.N0 crr23.rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr23.rof_1__cr.rof_2__c.csa_1.N1 $flatten\crr23.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_1__cr.ci_local[3]
10 1
01 1
.names brr3.c_o[9] crr23.rof_1__cr.rof_2__c.csa_1.s_o crr23.rof_1__cr.rof_2__c.csa_2.N1
11 1
.names brr3.c_o[9] crr23.rof_1__cr.rof_2__c.csa_1.s_o crr23.rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr23.rof_1__cr.ci_local[2] crr23.rof_1__cr.rof_2__c.csa_2.N0 $flatten\crr23.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_1__cr.ci_local[2] crr23.rof_1__cr.rof_2__c.csa_2.N0 crr03.i[118]
10 1
01 1
.names crr23.rof_1__cr.rof_2__c.csa_2.N1 $flatten\crr23.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[169]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[18] crr23.rof_1__cr.rof_3__c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[18] crr23.rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_3__c.csa_1.N0 $flatten\crr23.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_3__c.csa_1.N0 crr23.rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr23.rof_1__cr.rof_3__c.csa_1.N1 $flatten\crr23.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_1__cr.ci_local[4]
10 1
01 1
.names brr3.c_o[10] crr23.rof_1__cr.rof_3__c.csa_1.s_o crr23.rof_1__cr.rof_3__c.csa_2.N1
11 1
.names brr3.c_o[10] crr23.rof_1__cr.rof_3__c.csa_1.s_o crr23.rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr23.rof_1__cr.ci_local[3] crr23.rof_1__cr.rof_3__c.csa_2.N0 $flatten\crr23.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_1__cr.ci_local[3] crr23.rof_1__cr.rof_3__c.csa_2.N0 crr03.i[119]
10 1
01 1
.names crr23.rof_1__cr.rof_3__c.csa_2.N1 $flatten\crr23.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[170]
10 1
01 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[19] crr23.rof_1__cr.rof_4__c.csa_1.N1
11 1
.names brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[19] crr23.rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_4__c.csa_1.N0 $flatten\crr23.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr23.rof_1__cr.rof_4__c.csa_1.N0 crr23.rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr23.rof_1__cr.rof_4__c.csa_1.N1 $flatten\crr23.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.carries[2]
10 1
01 1
.names brr3.c_o[11] crr23.rof_1__cr.rof_4__c.csa_1.s_o crr23.rof_1__cr.rof_4__c.csa_2.N1
11 1
.names brr3.c_o[11] crr23.rof_1__cr.rof_4__c.csa_1.s_o crr23.rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr23.rof_1__cr.ci_local[4] crr23.rof_1__cr.rof_4__c.csa_2.N0 $flatten\crr23.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_1__cr.ci_local[4] crr23.rof_1__cr.rof_4__c.csa_2.N0 crr03.i[120]
10 1
01 1
.names crr23.rof_1__cr.rof_4__c.csa_2.N1 $flatten\crr23.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[171]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[20] crr23.rof_2__cr.rof_0__c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[20] crr23.rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_0__c.csa_1.N0 $flatten\crr23.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_0__c.csa_1.N0 crr23.rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr23.rof_2__cr.rof_0__c.csa_1.N1 $flatten\crr23.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_2__cr.ci_local[1]
10 1
01 1
.names brr3.c_o[12] crr23.rof_2__cr.rof_0__c.csa_1.s_o crr23.rof_2__cr.rof_0__c.csa_2.N1
11 1
.names brr3.c_o[12] crr23.rof_2__cr.rof_0__c.csa_1.s_o crr23.rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr23.carries[2] crr23.rof_2__cr.rof_0__c.csa_2.N0 $flatten\crr23.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.carries[2] crr23.rof_2__cr.rof_0__c.csa_2.N0 crr03.i[121]
10 1
01 1
.names crr23.rof_2__cr.rof_0__c.csa_2.N1 $flatten\crr23.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[172]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[21] crr23.rof_2__cr.rof_1__c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[21] crr23.rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_1__c.csa_1.N0 $flatten\crr23.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_1__c.csa_1.N0 crr23.rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr23.rof_2__cr.rof_1__c.csa_1.N1 $flatten\crr23.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_2__cr.ci_local[2]
10 1
01 1
.names brr3.c_o[13] crr23.rof_2__cr.rof_1__c.csa_1.s_o crr23.rof_2__cr.rof_1__c.csa_2.N1
11 1
.names brr3.c_o[13] crr23.rof_2__cr.rof_1__c.csa_1.s_o crr23.rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr23.rof_2__cr.ci_local[1] crr23.rof_2__cr.rof_1__c.csa_2.N0 $flatten\crr23.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_2__cr.ci_local[1] crr23.rof_2__cr.rof_1__c.csa_2.N0 crr03.i[122]
10 1
01 1
.names crr23.rof_2__cr.rof_1__c.csa_2.N1 $flatten\crr23.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[173]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[22] crr23.rof_2__cr.rof_2__c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[22] crr23.rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_2__c.csa_1.N0 $flatten\crr23.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_2__c.csa_1.N0 crr23.rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr23.rof_2__cr.rof_2__c.csa_1.N1 $flatten\crr23.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_2__cr.ci_local[3]
10 1
01 1
.names brr3.c_o[14] crr23.rof_2__cr.rof_2__c.csa_1.s_o crr23.rof_2__cr.rof_2__c.csa_2.N1
11 1
.names brr3.c_o[14] crr23.rof_2__cr.rof_2__c.csa_1.s_o crr23.rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr23.rof_2__cr.ci_local[2] crr23.rof_2__cr.rof_2__c.csa_2.N0 $flatten\crr23.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_2__cr.ci_local[2] crr23.rof_2__cr.rof_2__c.csa_2.N0 crr03.i[123]
10 1
01 1
.names crr23.rof_2__cr.rof_2__c.csa_2.N1 $flatten\crr23.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[174]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[23] crr23.rof_2__cr.rof_3__c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[23] crr23.rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_3__c.csa_1.N0 $flatten\crr23.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_3__c.csa_1.N0 crr23.rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr23.rof_2__cr.rof_3__c.csa_1.N1 $flatten\crr23.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_2__cr.ci_local[4]
10 1
01 1
.names brr3.c_o[15] crr23.rof_2__cr.rof_3__c.csa_1.s_o crr23.rof_2__cr.rof_3__c.csa_2.N1
11 1
.names brr3.c_o[15] crr23.rof_2__cr.rof_3__c.csa_1.s_o crr23.rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr23.rof_2__cr.ci_local[3] crr23.rof_2__cr.rof_3__c.csa_2.N0 $flatten\crr23.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_2__cr.ci_local[3] crr23.rof_2__cr.rof_3__c.csa_2.N0 crr03.i[124]
10 1
01 1
.names crr23.rof_2__cr.rof_3__c.csa_2.N1 $flatten\crr23.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[175]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[24] crr23.rof_2__cr.rof_4__c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[24] crr23.rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_4__c.csa_1.N0 $flatten\crr23.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_4__c.csa_1.N0 crr23.rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr23.rof_2__cr.rof_4__c.csa_1.N1 $flatten\crr23.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_2__cr.ci_local[5]
10 1
01 1
.names brr3.c_o[16] crr23.rof_2__cr.rof_4__c.csa_1.s_o crr23.rof_2__cr.rof_4__c.csa_2.N1
11 1
.names brr3.c_o[16] crr23.rof_2__cr.rof_4__c.csa_1.s_o crr23.rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr23.rof_2__cr.ci_local[4] crr23.rof_2__cr.rof_4__c.csa_2.N0 $flatten\crr23.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_2__cr.ci_local[4] crr23.rof_2__cr.rof_4__c.csa_2.N0 crr03.i[125]
10 1
01 1
.names crr23.rof_2__cr.rof_4__c.csa_2.N1 $flatten\crr23.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[176]
10 1
01 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr2.c_o[25] crr23.rof_2__cr.rof_5__c.csa_1.N1
11 1
.names brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr2.c_o[25] crr23.rof_2__cr.rof_5__c.csa_1.N0
10 1
01 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_5__c.csa_1.N0 $flatten\crr23.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr23.rof_2__cr.rof_5__c.csa_1.N0 crr23.rof_2__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr23.rof_2__cr.rof_5__c.csa_1.N1 $flatten\crr23.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.carries[3]
10 1
01 1
.names brr3.c_o[17] crr23.rof_2__cr.rof_5__c.csa_1.s_o crr23.rof_2__cr.rof_5__c.csa_2.N1
11 1
.names brr3.c_o[17] crr23.rof_2__cr.rof_5__c.csa_1.s_o crr23.rof_2__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr23.rof_2__cr.ci_local[5] crr23.rof_2__cr.rof_5__c.csa_2.N0 $flatten\crr23.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_2__cr.ci_local[5] crr23.rof_2__cr.rof_5__c.csa_2.N0 crr03.i[126]
10 1
01 1
.names crr23.rof_2__cr.rof_5__c.csa_2.N1 $flatten\crr23.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[177]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[26] crr23.rof_3__cr.rof_0__c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[26] crr23.rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_0__c.csa_1.N0 $flatten\crr23.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_0__c.csa_1.N0 crr23.rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr23.rof_3__cr.rof_0__c.csa_1.N1 $flatten\crr23.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_3__cr.ci_local[1]
10 1
01 1
.names brr3.c_o[18] crr23.rof_3__cr.rof_0__c.csa_1.s_o crr23.rof_3__cr.rof_0__c.csa_2.N1
11 1
.names brr3.c_o[18] crr23.rof_3__cr.rof_0__c.csa_1.s_o crr23.rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr23.carries[3] crr23.rof_3__cr.rof_0__c.csa_2.N0 $flatten\crr23.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.carries[3] crr23.rof_3__cr.rof_0__c.csa_2.N0 crr03.i[127]
10 1
01 1
.names crr23.rof_3__cr.rof_0__c.csa_2.N1 $flatten\crr23.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[178]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[27] crr23.rof_3__cr.rof_1__c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[27] crr23.rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_1__c.csa_1.N0 $flatten\crr23.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_1__c.csa_1.N0 crr23.rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr23.rof_3__cr.rof_1__c.csa_1.N1 $flatten\crr23.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_3__cr.ci_local[2]
10 1
01 1
.names brr3.c_o[19] crr23.rof_3__cr.rof_1__c.csa_1.s_o crr23.rof_3__cr.rof_1__c.csa_2.N1
11 1
.names brr3.c_o[19] crr23.rof_3__cr.rof_1__c.csa_1.s_o crr23.rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr23.rof_3__cr.ci_local[1] crr23.rof_3__cr.rof_1__c.csa_2.N0 $flatten\crr23.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_3__cr.ci_local[1] crr23.rof_3__cr.rof_1__c.csa_2.N0 crr03.i[128]
10 1
01 1
.names crr23.rof_3__cr.rof_1__c.csa_2.N1 $flatten\crr23.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[179]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[28] crr23.rof_3__cr.rof_2__c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[28] crr23.rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_2__c.csa_1.N0 $flatten\crr23.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_2__c.csa_1.N0 crr23.rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr23.rof_3__cr.rof_2__c.csa_1.N1 $flatten\crr23.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_3__cr.ci_local[3]
10 1
01 1
.names brr3.c_o[20] crr23.rof_3__cr.rof_2__c.csa_1.s_o crr23.rof_3__cr.rof_2__c.csa_2.N1
11 1
.names brr3.c_o[20] crr23.rof_3__cr.rof_2__c.csa_1.s_o crr23.rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr23.rof_3__cr.ci_local[2] crr23.rof_3__cr.rof_2__c.csa_2.N0 $flatten\crr23.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_3__cr.ci_local[2] crr23.rof_3__cr.rof_2__c.csa_2.N0 crr03.i[129]
10 1
01 1
.names crr23.rof_3__cr.rof_2__c.csa_2.N1 $flatten\crr23.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[180]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[29] crr23.rof_3__cr.rof_3__c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[29] crr23.rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_3__c.csa_1.N0 $flatten\crr23.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_3__c.csa_1.N0 crr23.rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr23.rof_3__cr.rof_3__c.csa_1.N1 $flatten\crr23.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_3__cr.ci_local[4]
10 1
01 1
.names brr3.c_o[21] crr23.rof_3__cr.rof_3__c.csa_1.s_o crr23.rof_3__cr.rof_3__c.csa_2.N1
11 1
.names brr3.c_o[21] crr23.rof_3__cr.rof_3__c.csa_1.s_o crr23.rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr23.rof_3__cr.ci_local[3] crr23.rof_3__cr.rof_3__c.csa_2.N0 $flatten\crr23.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_3__cr.ci_local[3] crr23.rof_3__cr.rof_3__c.csa_2.N0 crr03.i[130]
10 1
01 1
.names crr23.rof_3__cr.rof_3__c.csa_2.N1 $flatten\crr23.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[181]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[30] crr23.rof_3__cr.rof_4__c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[30] crr23.rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_4__c.csa_1.N0 $flatten\crr23.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_4__c.csa_1.N0 crr23.rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr23.rof_3__cr.rof_4__c.csa_1.N1 $flatten\crr23.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_3__cr.ci_local[5]
10 1
01 1
.names brr3.c_o[22] crr23.rof_3__cr.rof_4__c.csa_1.s_o crr23.rof_3__cr.rof_4__c.csa_2.N1
11 1
.names brr3.c_o[22] crr23.rof_3__cr.rof_4__c.csa_1.s_o crr23.rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr23.rof_3__cr.ci_local[4] crr23.rof_3__cr.rof_4__c.csa_2.N0 $flatten\crr23.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_3__cr.ci_local[4] crr23.rof_3__cr.rof_4__c.csa_2.N0 crr03.i[131]
10 1
01 1
.names crr23.rof_3__cr.rof_4__c.csa_2.N1 $flatten\crr23.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[182]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr2.c_o[31] crr23.rof_3__cr.rof_5__c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o brr2.c_o[31] crr23.rof_3__cr.rof_5__c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_5__c.csa_1.N0 $flatten\crr23.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_5__c.csa_1.N0 crr23.rof_3__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr23.rof_3__cr.rof_5__c.csa_1.N1 $flatten\crr23.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_3__cr.ci_local[6]
10 1
01 1
.names brr3.c_o[23] crr23.rof_3__cr.rof_5__c.csa_1.s_o crr23.rof_3__cr.rof_5__c.csa_2.N1
11 1
.names brr3.c_o[23] crr23.rof_3__cr.rof_5__c.csa_1.s_o crr23.rof_3__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr23.rof_3__cr.ci_local[5] crr23.rof_3__cr.rof_5__c.csa_2.N0 $flatten\crr23.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_3__cr.ci_local[5] crr23.rof_3__cr.rof_5__c.csa_2.N0 crr03.i[132]
10 1
01 1
.names crr23.rof_3__cr.rof_5__c.csa_2.N1 $flatten\crr23.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[183]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr2.c_o[32] crr23.rof_3__cr.rof_6__c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o brr2.c_o[32] crr23.rof_3__cr.rof_6__c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_6__c.csa_1.N0 $flatten\crr23.\rof_3__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_6__c.csa_1.N0 crr23.rof_3__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr23.rof_3__cr.rof_6__c.csa_1.N1 $flatten\crr23.\rof_3__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_3__cr.ci_local[7]
10 1
01 1
.names brr3.c_o[24] crr23.rof_3__cr.rof_6__c.csa_1.s_o crr23.rof_3__cr.rof_6__c.csa_2.N1
11 1
.names brr3.c_o[24] crr23.rof_3__cr.rof_6__c.csa_1.s_o crr23.rof_3__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr23.rof_3__cr.ci_local[6] crr23.rof_3__cr.rof_6__c.csa_2.N0 $flatten\crr23.\rof_3__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_3__cr.ci_local[6] crr23.rof_3__cr.rof_6__c.csa_2.N0 crr03.i[133]
10 1
01 1
.names crr23.rof_3__cr.rof_6__c.csa_2.N1 $flatten\crr23.\rof_3__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[184]
10 1
01 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr2.c_o[33] crr23.rof_3__cr.rof_7__c.csa_1.N1
11 1
.names brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o brr2.c_o[33] crr23.rof_3__cr.rof_7__c.csa_1.N0
10 1
01 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_7__c.csa_1.N0 $flatten\crr23.\rof_3__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr23.rof_3__cr.rof_7__c.csa_1.N0 crr23.rof_3__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names crr23.rof_3__cr.rof_7__c.csa_1.N1 $flatten\crr23.\rof_3__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.carries[4]
10 1
01 1
.names brr3.c_o[25] crr23.rof_3__cr.rof_7__c.csa_1.s_o crr23.rof_3__cr.rof_7__c.csa_2.N1
11 1
.names brr3.c_o[25] crr23.rof_3__cr.rof_7__c.csa_1.s_o crr23.rof_3__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr23.rof_3__cr.ci_local[7] crr23.rof_3__cr.rof_7__c.csa_2.N0 $flatten\crr23.\rof_3__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_3__cr.ci_local[7] crr23.rof_3__cr.rof_7__c.csa_2.N0 crr03.i[134]
10 1
01 1
.names crr23.rof_3__cr.rof_7__c.csa_2.N1 $flatten\crr23.\rof_3__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[185]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[34] crr23.rof_4__cr.rof_0__c.csa_1.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o brr2.c_o[34] crr23.rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_0__c.csa_1.N0 $flatten\crr23.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_0__c.csa_1.N0 crr23.rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names crr23.rof_4__cr.rof_0__c.csa_1.N1 $flatten\crr23.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_4__cr.ci_local[1]
10 1
01 1
.names brr3.c_o[26] crr23.rof_4__cr.rof_0__c.csa_1.s_o crr23.rof_4__cr.rof_0__c.csa_2.N1
11 1
.names brr3.c_o[26] crr23.rof_4__cr.rof_0__c.csa_1.s_o crr23.rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names crr23.carries[4] crr23.rof_4__cr.rof_0__c.csa_2.N0 $flatten\crr23.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.carries[4] crr23.rof_4__cr.rof_0__c.csa_2.N0 crr03.i[135]
10 1
01 1
.names crr23.rof_4__cr.rof_0__c.csa_2.N1 $flatten\crr23.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[186]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[35] crr23.rof_4__cr.rof_1__c.csa_1.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o brr2.c_o[35] crr23.rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_1__c.csa_1.N0 $flatten\crr23.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_1__c.csa_1.N0 crr23.rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names crr23.rof_4__cr.rof_1__c.csa_1.N1 $flatten\crr23.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_4__cr.ci_local[2]
10 1
01 1
.names brr3.c_o[27] crr23.rof_4__cr.rof_1__c.csa_1.s_o crr23.rof_4__cr.rof_1__c.csa_2.N1
11 1
.names brr3.c_o[27] crr23.rof_4__cr.rof_1__c.csa_1.s_o crr23.rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names crr23.rof_4__cr.ci_local[1] crr23.rof_4__cr.rof_1__c.csa_2.N0 $flatten\crr23.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_4__cr.ci_local[1] crr23.rof_4__cr.rof_1__c.csa_2.N0 crr03.i[136]
10 1
01 1
.names crr23.rof_4__cr.rof_1__c.csa_2.N1 $flatten\crr23.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[187]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[36] crr23.rof_4__cr.rof_2__c.csa_1.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o brr2.c_o[36] crr23.rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_2__c.csa_1.N0 $flatten\crr23.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_2__c.csa_1.N0 crr23.rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names crr23.rof_4__cr.rof_2__c.csa_1.N1 $flatten\crr23.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_4__cr.ci_local[3]
10 1
01 1
.names brr3.c_o[28] crr23.rof_4__cr.rof_2__c.csa_1.s_o crr23.rof_4__cr.rof_2__c.csa_2.N1
11 1
.names brr3.c_o[28] crr23.rof_4__cr.rof_2__c.csa_1.s_o crr23.rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names crr23.rof_4__cr.ci_local[2] crr23.rof_4__cr.rof_2__c.csa_2.N0 $flatten\crr23.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_4__cr.ci_local[2] crr23.rof_4__cr.rof_2__c.csa_2.N0 crr03.i[137]
10 1
01 1
.names crr23.rof_4__cr.rof_2__c.csa_2.N1 $flatten\crr23.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[188]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[37] crr23.rof_4__cr.rof_3__c.csa_1.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o brr2.c_o[37] crr23.rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_3__c.csa_1.N0 $flatten\crr23.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_3__c.csa_1.N0 crr23.rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names crr23.rof_4__cr.rof_3__c.csa_1.N1 $flatten\crr23.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_4__cr.ci_local[4]
10 1
01 1
.names brr3.c_o[29] crr23.rof_4__cr.rof_3__c.csa_1.s_o crr23.rof_4__cr.rof_3__c.csa_2.N1
11 1
.names brr3.c_o[29] crr23.rof_4__cr.rof_3__c.csa_1.s_o crr23.rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names crr23.rof_4__cr.ci_local[3] crr23.rof_4__cr.rof_3__c.csa_2.N0 $flatten\crr23.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_4__cr.ci_local[3] crr23.rof_4__cr.rof_3__c.csa_2.N0 crr03.i[138]
10 1
01 1
.names crr23.rof_4__cr.rof_3__c.csa_2.N1 $flatten\crr23.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[189]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[38] crr23.rof_4__cr.rof_4__c.csa_1.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o brr2.c_o[38] crr23.rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_4__c.csa_1.N0 $flatten\crr23.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_4__c.csa_1.N0 crr23.rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names crr23.rof_4__cr.rof_4__c.csa_1.N1 $flatten\crr23.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_4__cr.ci_local[5]
10 1
01 1
.names brr3.c_o[30] crr23.rof_4__cr.rof_4__c.csa_1.s_o crr23.rof_4__cr.rof_4__c.csa_2.N1
11 1
.names brr3.c_o[30] crr23.rof_4__cr.rof_4__c.csa_1.s_o crr23.rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names crr23.rof_4__cr.ci_local[4] crr23.rof_4__cr.rof_4__c.csa_2.N0 $flatten\crr23.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_4__cr.ci_local[4] crr23.rof_4__cr.rof_4__c.csa_2.N0 crr03.i[139]
10 1
01 1
.names crr23.rof_4__cr.rof_4__c.csa_2.N1 $flatten\crr23.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[190]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr2.c_o[39] crr23.rof_4__cr.rof_5__c.csa_1.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 brr2.c_o[39] crr23.rof_4__cr.rof_5__c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_5__c.csa_1.N0 $flatten\crr23.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_5__c.csa_1.N0 crr23.rof_4__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names crr23.rof_4__cr.rof_5__c.csa_1.N1 $flatten\crr23.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_4__cr.ci_local[6]
10 1
01 1
.names brr3.c_o[31] crr23.rof_4__cr.rof_5__c.csa_1.s_o crr23.rof_4__cr.rof_5__c.csa_2.N1
11 1
.names brr3.c_o[31] crr23.rof_4__cr.rof_5__c.csa_1.s_o crr23.rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names crr23.rof_4__cr.ci_local[5] crr23.rof_4__cr.rof_5__c.csa_2.N0 $flatten\crr23.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_4__cr.ci_local[5] crr23.rof_4__cr.rof_5__c.csa_2.N0 crr03.i[140]
10 1
01 1
.names crr23.rof_4__cr.rof_5__c.csa_2.N1 $flatten\crr23.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[191]
10 1
01 1
.names brr2.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr2.c_o[40] crr23.rof_4__cr.rof_6__c.csa_1.N1
11 1
.names brr2.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 brr2.c_o[40] crr23.rof_4__cr.rof_6__c.csa_1.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_6__c.csa_1.N0 $flatten\crr23.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o crr23.rof_4__cr.rof_6__c.csa_1.N0 crr23.rof_4__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names crr23.rof_4__cr.rof_6__c.csa_1.N1 $flatten\crr23.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr23.rof_4__cr.ci_local[7]
10 1
01 1
.names brr3.c_o[32] crr23.rof_4__cr.rof_6__c.csa_1.s_o crr23.rof_4__cr.rof_6__c.csa_2.N1
11 1
.names brr3.c_o[32] crr23.rof_4__cr.rof_6__c.csa_1.s_o crr23.rof_4__cr.rof_6__c.csa_2.N0
10 1
01 1
.names crr23.rof_4__cr.ci_local[6] crr23.rof_4__cr.rof_6__c.csa_2.N0 $flatten\crr23.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_4__cr.ci_local[6] crr23.rof_4__cr.rof_6__c.csa_2.N0 crr03.i[141]
10 1
01 1
.names crr23.rof_4__cr.rof_6__c.csa_2.N1 $flatten\crr23.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[192]
10 1
01 1
.names brr3.c_o[33] crr23.rof_4__cr.rof_7__c.csa_1.s_o crr23.rof_4__cr.rof_7__c.csa_2.N1
11 1
.names brr3.c_o[33] crr23.rof_4__cr.rof_7__c.csa_1.s_o crr23.rof_4__cr.rof_7__c.csa_2.N0
10 1
01 1
.names crr23.rof_4__cr.ci_local[7] crr23.rof_4__cr.rof_7__c.csa_2.N0 $flatten\crr23.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names crr23.rof_4__cr.ci_local[7] crr23.rof_4__cr.rof_7__c.csa_2.N0 crr03.i[142]
10 1
01 1
.names crr23.rof_4__cr.rof_7__c.csa_2.N1 $flatten\crr23.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[193]
10 1
01 1
.names brr3.c_o[34] brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_5__cr.rof_0__c.csa_2.N1
11 1
.names brr3.c_o[34] brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o crr23.rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr23.rof_5__cr.rof_0__c.csa_2.N0 $flatten\crr23.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o crr23.rof_5__cr.rof_0__c.csa_2.N0 crr03.i[143]
10 1
01 1
.names crr23.rof_5__cr.rof_0__c.csa_2.N1 $flatten\crr23.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] crr03.i[194]
10 1
01 1
.names brr3.c_o[35] brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr03.i[195]
11 1
.names brr3.c_o[35] brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o crr03.i[144]
10 1
01 1
.names brr3.c_o[36] brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr03.i[196]
11 1
.names brr3.c_o[36] brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o crr03.i[145]
10 1
01 1
.names brr3.c_o[37] brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr03.i[197]
11 1
.names brr3.c_o[37] brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o crr03.i[146]
10 1
01 1
.names brr3.c_o[38] brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr03.i[198]
11 1
.names brr3.c_o[38] brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o crr03.i[147]
10 1
01 1
.names brr3.c_o[39] brr3.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 crr03.i[199]
11 1
.names brr3.c_o[39] brr3.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 crr03.i[148]
10 1
01 1
.names brr3.c_o[40] brr3.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 crr03.i[149]
10 1
01 1
.names gb.a_i[0] gb.b_i[0] gb.rof_0__rof_0__csa.N1
11 1
.names gb.a_i[0] gb.b_i[0] gb.rof_0__rof_0__csa.N0
10 1
01 1
.names gb.c_i[0] gb.rof_0__rof_0__csa.N0 $flatten\gb.\rof_0__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[0] gb.rof_0__rof_0__csa.N0 gb.rof_0__rof_0__csa.s_o
10 1
01 1
.names gb.rof_0__rof_0__csa.N1 $flatten\gb.\rof_0__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[0]
10 1
01 1
.names gb.c_i[1] gb.b_i[1] gb.c_o[1]
11 1
.names gb.c_i[1] gb.b_i[1] gb.rof_0__rof_1__csa.s_o
10 1
01 1
.names gb.a_i[2] gb.b_i[2] gb.rof_0__rof_2__csa.N1
11 1
.names gb.a_i[2] gb.b_i[2] gb.rof_0__rof_2__csa.N0
10 1
01 1
.names gb.c_i[2] gb.rof_0__rof_2__csa.N0 $flatten\gb.\rof_0__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[2] gb.rof_0__rof_2__csa.N0 gb.rof_0__rof_2__csa.s_o
10 1
01 1
.names gb.rof_0__rof_2__csa.N1 $flatten\gb.\rof_0__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[2]
10 1
01 1
.names gb.a_i[3] gb.b_i[3] gb.rof_0__rof_3__csa.N1
11 1
.names gb.a_i[3] gb.b_i[3] gb.rof_0__rof_3__csa.N0
10 1
01 1
.names gb.c_i[3] gb.rof_0__rof_3__csa.N0 $flatten\gb.\rof_0__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[3] gb.rof_0__rof_3__csa.N0 gb.rof_0__rof_3__csa.s_o
10 1
01 1
.names gb.rof_0__rof_3__csa.N1 $flatten\gb.\rof_0__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[3]
10 1
01 1
.names gb.a_i[4] gb.b_i[4] gb.rof_0__rof_4__csa.N1
11 1
.names gb.a_i[4] gb.b_i[4] gb.rof_0__rof_4__csa.N0
10 1
01 1
.names gb.c_i[4] gb.rof_0__rof_4__csa.N0 $flatten\gb.\rof_0__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[4] gb.rof_0__rof_4__csa.N0 gb.rof_0__rof_4__csa.s_o
10 1
01 1
.names gb.rof_0__rof_4__csa.N1 $flatten\gb.\rof_0__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[4]
10 1
01 1
.names gb.a_i[5] gb.b_i[5] gb.rof_1__rof_0__csa.N1
11 1
.names gb.a_i[5] gb.b_i[5] gb.rof_1__rof_0__csa.N0
10 1
01 1
.names gb.c_i[5] gb.rof_1__rof_0__csa.N0 $flatten\gb.\rof_1__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[5] gb.rof_1__rof_0__csa.N0 gb.rof_1__rof_0__csa.s_o
10 1
01 1
.names gb.rof_1__rof_0__csa.N1 $flatten\gb.\rof_1__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[5]
10 1
01 1
.names gb.a_i[6] gb.b_i[6] gb.rof_1__rof_1__csa.N1
11 1
.names gb.a_i[6] gb.b_i[6] gb.rof_1__rof_1__csa.N0
10 1
01 1
.names gb.c_i[6] gb.rof_1__rof_1__csa.N0 $flatten\gb.\rof_1__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[6] gb.rof_1__rof_1__csa.N0 gb.rof_1__rof_1__csa.s_o
10 1
01 1
.names gb.rof_1__rof_1__csa.N1 $flatten\gb.\rof_1__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[6]
10 1
01 1
.names gb.a_i[7] gb.b_i[7] gb.rof_1__rof_2__csa.N1
11 1
.names gb.a_i[7] gb.b_i[7] gb.rof_1__rof_2__csa.N0
10 1
01 1
.names gb.c_i[7] gb.rof_1__rof_2__csa.N0 $flatten\gb.\rof_1__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[7] gb.rof_1__rof_2__csa.N0 gb.rof_1__rof_2__csa.s_o
10 1
01 1
.names gb.rof_1__rof_2__csa.N1 $flatten\gb.\rof_1__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[7]
10 1
01 1
.names gb.a_i[8] gb.b_i[8] gb.rof_1__rof_3__csa.N1
11 1
.names gb.a_i[8] gb.b_i[8] gb.rof_1__rof_3__csa.N0
10 1
01 1
.names gb.c_i[8] gb.rof_1__rof_3__csa.N0 $flatten\gb.\rof_1__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[8] gb.rof_1__rof_3__csa.N0 gb.rof_1__rof_3__csa.s_o
10 1
01 1
.names gb.rof_1__rof_3__csa.N1 $flatten\gb.\rof_1__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[8]
10 1
01 1
.names gb.a_i[9] gb.b_i[9] gb.rof_1__rof_4__csa.N1
11 1
.names gb.a_i[9] gb.b_i[9] gb.rof_1__rof_4__csa.N0
10 1
01 1
.names gb.c_i[9] gb.rof_1__rof_4__csa.N0 $flatten\gb.\rof_1__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[9] gb.rof_1__rof_4__csa.N0 gb.rof_1__rof_4__csa.s_o
10 1
01 1
.names gb.rof_1__rof_4__csa.N1 $flatten\gb.\rof_1__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[9]
10 1
01 1
.names gb.a_i[10] gb.b_i[10] gb.rof_1__rof_5__csa.N1
11 1
.names gb.a_i[10] gb.b_i[10] gb.rof_1__rof_5__csa.N0
10 1
01 1
.names gb.c_i[10] gb.rof_1__rof_5__csa.N0 $flatten\gb.\rof_1__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names gb.c_i[10] gb.rof_1__rof_5__csa.N0 gb.rof_1__rof_5__csa.s_o
10 1
01 1
.names gb.rof_1__rof_5__csa.N1 $flatten\gb.\rof_1__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] gb.c_o[10]
10 1
01 1
.names gb.c_i[11] gb.b_i[11] gb.c_o[11]
11 1
.names gb.c_i[11] gb.b_i[11] gb.rof_2__rof_0__csa.s_o
10 1
01 1
.names gb.c_i[12] gb.b_i[12] gb.c_o[12]
11 1
.names gb.c_i[12] gb.b_i[12] gb.rof_2__rof_1__csa.s_o
10 1
01 1
.names gb.c_i[13] gb.b_i[13] gb.c_o[13]
11 1
.names gb.c_i[13] gb.b_i[13] gb.rof_2__rof_2__csa.s_o
10 1
01 1
.names gb.c_i[14] gb.b_i[14] gb.c_o[14]
11 1
.names gb.c_i[14] gb.b_i[14] gb.rof_2__rof_3__csa.s_o
10 1
01 1
.names gb.c_i[15] gb.b_i[15] gb.c_o[15]
11 1
.names gb.c_i[15] gb.b_i[15] gb.rof_2__rof_4__csa.s_o
10 1
01 1
.names gb.c_i[16] gb.b_i[16] gb.c_o[16]
11 1
.names gb.c_i[16] gb.b_i[16] gb.rof_2__rof_5__csa.s_o
10 1
01 1
.names gb.c_i[17] gb.b_i[17] gb.c_o[17]
11 1
.names gb.c_i[17] gb.b_i[17] gb.rof_2__rof_6__csa.s_o
10 1
01 1
.names gb.c_i[18] gb.b_i[18] gb.c_o[18]
11 1
.names gb.c_i[18] gb.b_i[18] gb.rof_2__rof_7__csa.s_o
10 1
01 1
.names gb.c_i[19] gb.b_i[19] gb.c_o[19]
11 1
.names gb.c_i[19] gb.b_i[19] gb.rof_3__rof_0__csa.s_o
10 1
01 1
.names gb.c_i[20] gb.b_i[20] gb.c_o[20]
11 1
.names gb.c_i[20] gb.b_i[20] gb.rof_3__rof_1__csa.s_o
10 1
01 1
.names gb.c_i[21] gb.b_i[21] gb.c_o[21]
11 1
.names gb.c_i[21] gb.b_i[21] gb.rof_3__rof_2__csa.s_o
10 1
01 1
.names gb.c_i[22] gb.b_i[22] gb.c_o[22]
11 1
.names gb.c_i[22] gb.b_i[22] gb.rof_3__rof_3__csa.s_o
10 1
01 1
.names gb.c_i[23] gb.b_i[23] gb.c_o[23]
11 1
.names gb.c_i[23] gb.b_i[23] gb.rof_3__rof_4__csa.s_o
10 1
01 1
.names gb.c_i[24] gb.b_i[24] gb.c_o[24]
11 1
.names gb.c_i[24] gb.b_i[24] gb.rof_3__rof_5__csa.s_o
10 1
01 1
.names gb.c_i[25] gb.b_i[25] gb.c_o[25]
11 1
.names gb.c_i[25] gb.b_i[25] gb.rof_3__rof_6__csa.s_o
10 1
01 1
.names gb.c_i[26] gb.b_i[26] gb.c_o[26]
11 1
.names gb.c_i[26] gb.b_i[26] gb.rof_3__rof_7__csa.s_o
10 1
01 1
.names gb.c_i[27] gb.b_i[27] gb.c_o[27]
11 1
.names gb.c_i[27] gb.b_i[27] gb.rof_4__rof_0__csa.s_o
10 1
01 1
.names gb.c_i[28] gb.b_i[28] gb.c_o[28]
11 1
.names gb.c_i[28] gb.b_i[28] gb.rof_4__rof_1__csa.s_o
10 1
01 1
.names gb.c_i[29] gb.b_i[29] gb.c_o[29]
11 1
.names gb.c_i[29] gb.b_i[29] gb.rof_4__rof_2__csa.s_o
10 1
01 1
.names gb.c_i[30] gb.b_i[30] gb.c_o[30]
11 1
.names gb.c_i[30] gb.b_i[30] gb.rof_4__rof_3__csa.s_o
10 1
01 1
.names gb.c_i[31] gb.b_i[31] gb.c_o[31]
11 1
.names gb.c_i[31] gb.b_i[31] gb.rof_4__rof_4__csa.s_o
10 1
01 1
.names gb.c_i[32] gb.b_i[32] gb.c_o[32]
11 1
.names gb.c_i[32] gb.b_i[32] gb.rof_4__rof_5__csa.s_o
10 1
01 1
.names gb.c_i[33] gb.b_i[33] gb.rof_4__rof_6__csa.s_o
10 1
01 1
.names gbd.SDN_i[5] y_i[0] gbd.dot_o[2]
11 1
.names gbd.SDN_i[5] y_i[1] gbd.dot_o[3]
11 1
.names gbd.SDN_i[5] y_i[2] gbd.dot_o[4]
11 1
.names gbd.SDN_i[5] y_i[8] gbd.blk_1__macro_ba.o[5]
11 1
.names gbd.SDN_i[5] y_i[7] gbd.blk_1__macro_ba.o[4]
11 1
.names gbd.SDN_i[5] y_i[6] gbd.blk_1__macro_ba.o[3]
11 1
.names gbd.SDN_i[5] y_i[5] gbd.blk_1__macro_ba.o[2]
11 1
.names gbd.SDN_i[5] y_i[4] gbd.blk_1__macro_ba.o[1]
11 1
.names gbd.SDN_i[5] y_i[3] gbd.blk_1__macro_ba.o[0]
11 1
.names gbd.SDN_i[5] y_i[16] crr01.cl_o
11 1
.names gbd.SDN_i[5] y_i[15] crr01.i[41]
11 1
.names gbd.SDN_i[5] y_i[14] crr01.i[40]
11 1
.names gbd.SDN_i[5] y_i[13] crr01.i[39]
11 1
.names gbd.SDN_i[5] y_i[12] crr01.i[38]
11 1
.names gbd.SDN_i[5] y_i[11] crr01.i[37]
11 1
.names gbd.SDN_i[5] y_i[10] crr01.i[36]
11 1
.names gbd.SDN_i[5] y_i[9] crr01.i[35]
11 1
.names gbd.SDN_i[5] y_i[24] crr03.i[42]
11 1
.names gbd.SDN_i[5] y_i[23] crr03.i[41]
11 1
.names gbd.SDN_i[5] y_i[22] crr03.i[40]
11 1
.names gbd.SDN_i[5] y_i[21] crr03.i[39]
11 1
.names gbd.SDN_i[5] y_i[20] crr03.i[38]
11 1
.names gbd.SDN_i[5] y_i[19] crr03.i[37]
11 1
.names gbd.SDN_i[5] y_i[18] crr03.i[36]
11 1
.names gbd.SDN_i[5] y_i[17] gbd.blk_3__macro_ba.o[0]
11 1
.names gbd.SDN_i[5] y_i[31] crr03.i[49]
11 1
.names gbd.SDN_i[5] y_i[30] crr03.i[48]
11 1
.names gbd.SDN_i[5] y_i[29] crr03.i[47]
11 1
.names gbd.SDN_i[5] y_i[28] crr03.i[46]
11 1
.names gbd.SDN_i[5] y_i[27] crr03.i[45]
11 1
.names gbd.SDN_i[5] y_i[26] crr03.i[44]
11 1
.names gbd.SDN_i[5] y_i[25] crr03.i[43]
11 1
.subckt $_DFFE_PP_ C=clk_i D=brr0.c_o[1] E=en_i Q=pipe0_dffe_c30_r.data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=brr0.c_o[3] E=en_i Q=pipe0_dffe_c30_r.data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=brr0.c_o[4] E=en_i Q=pipe0_dffe_c30_r.data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=crr01.c_o[1] E=en_i Q=pipe0_dffe_c42_01c_r.data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=crr01.c_o[2] E=en_i Q=pipe0_dffe_c42_01c_r.data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=crr01.c_o[3] E=en_i Q=pipe0_dffe_c42_01c_r.data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=crr01.c_o[4] E=en_i Q=pipe0_dffe_c42_01c_r.data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=crr01.c_o[5] E=en_i Q=pipe0_dffe_c42_01c_r.data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=crr01.c_o[6] E=en_i Q=pipe0_dffe_c42_01c_r.data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=crr01.rof_0__cr.rof_0__c.csa_1.s_o E=en_i Q=pipe0_dffe_c42_01s_r.data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=crr01.rof_0__cr.rof_1__c.csa_2.s_o E=en_i Q=pipe0_dffe_c42_01s_r.data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=crr01.rof_0__cr.rof_2__c.csa_2.s_o E=en_i Q=pipe0_dffe_c42_01s_r.data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=crr01.rof_0__cr.rof_3__c.csa_2.s_o E=en_i Q=pipe0_dffe_c42_01s_r.data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=crr01.rof_0__cr.rof_4__c.csa_2.s_o E=en_i Q=pipe0_dffe_c42_01s_r.data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=crr01.rof_0__cr.rof_5__c.csa_2.s_o E=en_i Q=pipe0_dffe_c42_01s_r.data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=crr01.rof_0__cr.rof_6__c.csa_2.s_o E=en_i Q=pipe0_dffe_c42_01s_r.data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=crr01.rof_0__cr.rof_7__c.csa_2.s_o E=en_i Q=pipe0_dffe_c42_01s_r.data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=x_i[31] E=en_i Q=gb.a_i[0]
.subckt $_DFFE_PP_ C=clk_i D=gbd.dot_o[2] E=en_i Q=gb.a_i[2]
.subckt $_DFFE_PP_ C=clk_i D=gbd.dot_o[3] E=en_i Q=gb.a_i[3]
.subckt $_DFFE_PP_ C=clk_i D=gbd.dot_o[4] E=en_i Q=gb.a_i[4]
.subckt $_DFFE_PP_ C=clk_i D=gbd.blk_1__macro_ba.o[0] E=en_i Q=gb.a_i[5]
.subckt $_DFFE_PP_ C=clk_i D=gbd.blk_1__macro_ba.o[1] E=en_i Q=gb.a_i[6]
.subckt $_DFFE_PP_ C=clk_i D=gbd.blk_1__macro_ba.o[2] E=en_i Q=gb.a_i[7]
.subckt $_DFFE_PP_ C=clk_i D=gbd.blk_1__macro_ba.o[3] E=en_i Q=gb.a_i[8]
.subckt $_DFFE_PP_ C=clk_i D=gbd.blk_1__macro_ba.o[4] E=en_i Q=gb.a_i[9]
.subckt $_DFFE_PP_ C=clk_i D=gbd.blk_1__macro_ba.o[5] E=en_i Q=gb.a_i[10]
.subckt $_DFFE_PP_ C=clk_i D=brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.N0 E=en_i Q=z_o[0]
.subckt $_DFFE_PP_ C=clk_i D=brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_2.s_o E=en_i Q=z_o[1]
.subckt $_DFFE_PP_ C=clk_i D=brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.s_o E=en_i Q=pipe0_dffe_s30_r.data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o E=en_i Q=pipe0_dffe_s30_r.data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.s_o E=en_i Q=pipe0_dffe_s30_r.data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o E=en_i Q=pipe0_dffe_s30_r.data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_0__cr.rof_0__c.csa_1.s_o E=en_i Q=pipe_bt2.i[0]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_0__cr.rof_1__c.csa_2.s_o E=en_i Q=pipe_bt2.i[2]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[1] E=en_i Q=pipe_bt2.i[3]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_0__cr.rof_2__c.csa_2.s_o E=en_i Q=pipe_bt2.i[4]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[2] E=en_i Q=pipe_bt2.i[5]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_0__cr.rof_3__c.csa_2.s_o E=en_i Q=pipe_bt2.i[6]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[3] E=en_i Q=pipe_bt2.i[7]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_0__cr.rof_4__c.csa_2.s_o E=en_i Q=pipe_bt2.i[8]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[4] E=en_i Q=pipe_bt2.i[9]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_0__cr.rof_5__c.csa_2.s_o E=en_i Q=pipe_bt2.i[10]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[5] E=en_i Q=pipe_bt2.i[11]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_0__cr.rof_6__c.csa_2.s_o E=en_i Q=pipe_bt2.i[12]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[6] E=en_i Q=pipe_bt2.i[13]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_0__cr.rof_7__c.csa_2.s_o E=en_i Q=pipe_bt2.i[14]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[7] E=en_i Q=pipe_bt2.i[15]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_1__cr.rof_0__c.csa_2.s_o E=en_i Q=pipe_bt2.i[16]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[8] E=en_i Q=pipe_bt2.i[17]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_1__cr.rof_1__c.csa_2.s_o E=en_i Q=pipe_bt2.i[18]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[9] E=en_i Q=pipe_bt2.i[19]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_1__cr.rof_2__c.csa_2.s_o E=en_i Q=pipe_bt2.i[20]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[10] E=en_i Q=pipe_bt2.i[21]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_1__cr.rof_3__c.csa_2.s_o E=en_i Q=pipe_bt2.i[22]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[11] E=en_i Q=pipe_bt2.i[23]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_1__cr.rof_4__c.csa_2.s_o E=en_i Q=pipe_bt2.i[24]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[12] E=en_i Q=pipe_bt2.i[25]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_1__cr.rof_5__c.csa_2.s_o E=en_i Q=pipe_bt2.i[26]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[13] E=en_i Q=pipe_bt2.i[27]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_1__cr.rof_6__c.csa_2.s_o E=en_i Q=pipe_bt2.i[28]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[14] E=en_i Q=pipe_bt2.i[29]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_1__cr.rof_7__c.csa_2.s_o E=en_i Q=pipe_bt2.i[30]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[15] E=en_i Q=gb.c_i[0]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_2__cr.rof_0__c.csa_2.s_o E=en_i Q=gb.b_i[0]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[16] E=en_i Q=gb.c_i[1]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_2__cr.rof_1__c.csa_2.s_o E=en_i Q=gb.b_i[1]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[17] E=en_i Q=gb.c_i[2]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_2__cr.rof_2__c.csa_2.s_o E=en_i Q=gb.b_i[2]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[18] E=en_i Q=gb.c_i[3]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_2__cr.rof_3__c.csa_2.s_o E=en_i Q=gb.b_i[3]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[19] E=en_i Q=gb.c_i[4]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_2__cr.rof_4__c.csa_2.s_o E=en_i Q=gb.b_i[4]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[20] E=en_i Q=gb.c_i[5]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_3__cr.rof_0__c.csa_2.s_o E=en_i Q=gb.b_i[5]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[21] E=en_i Q=gb.c_i[6]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_3__cr.rof_1__c.csa_2.s_o E=en_i Q=gb.b_i[6]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[22] E=en_i Q=gb.c_i[7]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_3__cr.rof_2__c.csa_2.s_o E=en_i Q=gb.b_i[7]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[23] E=en_i Q=gb.c_i[8]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_3__cr.rof_3__c.csa_2.s_o E=en_i Q=gb.b_i[8]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[24] E=en_i Q=gb.c_i[9]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_3__cr.rof_4__c.csa_2.s_o E=en_i Q=gb.b_i[9]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[25] E=en_i Q=gb.c_i[10]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_3__cr.rof_5__c.csa_2.s_o E=en_i Q=gb.b_i[10]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[26] E=en_i Q=gb.c_i[11]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_4__cr.rof_0__c.csa_2.s_o E=en_i Q=gb.b_i[11]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[27] E=en_i Q=gb.c_i[12]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_4__cr.rof_1__c.csa_2.s_o E=en_i Q=gb.b_i[12]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[28] E=en_i Q=gb.c_i[13]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_4__cr.rof_2__c.csa_2.s_o E=en_i Q=gb.b_i[13]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[29] E=en_i Q=gb.c_i[14]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_4__cr.rof_3__c.csa_2.s_o E=en_i Q=gb.b_i[14]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[30] E=en_i Q=gb.c_i[15]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_4__cr.rof_4__c.csa_2.s_o E=en_i Q=gb.b_i[15]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[31] E=en_i Q=gb.c_i[16]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_4__cr.rof_5__c.csa_2.s_o E=en_i Q=gb.b_i[16]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[32] E=en_i Q=gb.c_i[17]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_4__cr.rof_6__c.csa_2.s_o E=en_i Q=gb.b_i[17]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[33] E=en_i Q=gb.c_i[18]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_4__cr.rof_7__c.csa_2.s_o E=en_i Q=gb.b_i[18]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[34] E=en_i Q=gb.c_i[19]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_5__cr.rof_0__c.csa_2.s_o E=en_i Q=gb.b_i[19]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[35] E=en_i Q=gb.c_i[20]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_5__cr.rof_1__c.csa_2.s_o E=en_i Q=gb.b_i[20]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[36] E=en_i Q=gb.c_i[21]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_5__cr.rof_2__c.csa_2.s_o E=en_i Q=gb.b_i[21]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[37] E=en_i Q=gb.c_i[22]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_5__cr.rof_3__c.csa_2.s_o E=en_i Q=gb.b_i[22]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[38] E=en_i Q=gb.c_i[23]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_5__cr.rof_4__c.csa_2.s_o E=en_i Q=gb.b_i[23]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[39] E=en_i Q=gb.c_i[24]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_5__cr.rof_5__c.csa_2.s_o E=en_i Q=gb.b_i[24]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[40] E=en_i Q=gb.c_i[25]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_5__cr.rof_6__c.csa_2.s_o E=en_i Q=gb.b_i[25]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[41] E=en_i Q=gb.c_i[26]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_5__cr.rof_7__c.csa_2.s_o E=en_i Q=gb.b_i[26]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[42] E=en_i Q=gb.c_i[27]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_6__cr.rof_0__c.csa_2.s_o E=en_i Q=gb.b_i[27]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[43] E=en_i Q=gb.c_i[28]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_6__cr.rof_1__c.csa_2.s_o E=en_i Q=gb.b_i[28]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[44] E=en_i Q=gb.c_i[29]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_6__cr.rof_2__c.csa_2.s_o E=en_i Q=gb.b_i[29]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[45] E=en_i Q=gb.c_i[30]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_6__cr.rof_3__c.csa_2.s_o E=en_i Q=gb.b_i[30]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[46] E=en_i Q=gb.c_i[31]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_6__cr.rof_4__c.csa_2.s_o E=en_i Q=gb.b_i[31]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[47] E=en_i Q=gb.c_i[32]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_6__cr.rof_5__c.csa_2.s_o E=en_i Q=gb.b_i[32]
.subckt $_DFFE_PP_ C=clk_i D=crr03.c_o[48] E=en_i Q=gb.c_i[33]
.subckt $_DFFE_PP_ C=clk_i D=crr03.rof_6__cr.rof_6__c.csa_2.s_o E=en_i Q=gb.b_i[33]
.names x_i[0] sdn.N4
0 1
.names x_i[3] sdn.N7
0 1
.names sdn.N9 sdn.N10
0 1
.names x_i[5] sdn.N13
0 1
.names sdn.N15 sdn.N16
0 1
.names x_i[7] sdn.N19
0 1
.names sdn.N21 sdn.N22
0 1
.names x_i[9] sdn.N25
0 1
.names sdn.N27 sdn.N28
0 1
.names x_i[11] sdn.N31
0 1
.names sdn.N33 sdn.N34
0 1
.names x_i[13] sdn.N37
0 1
.names sdn.N39 sdn.N40
0 1
.names x_i[15] sdn.N43
0 1
.names sdn.N45 sdn.N46
0 1
.names x_i[17] sdn.N49
0 1
.names sdn.N51 sdn.N52
0 1
.names x_i[19] sdn.N55
0 1
.names sdn.N57 sdn.N58
0 1
.names x_i[21] sdn.N61
0 1
.names sdn.N63 sdn.N64
0 1
.names x_i[23] sdn.N67
0 1
.names sdn.N69 sdn.N70
0 1
.names x_i[25] sdn.N73
0 1
.names sdn.N75 sdn.N76
0 1
.names x_i[27] sdn.N79
0 1
.names sdn.N81 sdn.N82
0 1
.names x_i[29] sdn.N85
0 1
.names sdn.N87 sdn.N88
0 1
.names x_i[31] sdn.N91
0 1
.names sdn.N93 sdn.N94
0 1
.names signed_i sdn.N96
0 1
.names sdn.N4 x_i[1] brr0.SDN_i[4]
11 1
.names sdn.N8 sdn.N11 brr0.SDN_i[7]
1- 1
-1 1
.names sdn.N6 sdn.N7 sdn.N8
11 1
.names x_i[2] x_i[1] sdn.N6
11 1
.names sdn.N10 x_i[3] sdn.N11
11 1
.names x_i[2] x_i[1] sdn.N9
1- 1
-1 1
.names x_i[1] x_i[2] brr0.SDN_i[8]
10 1
01 1
.names sdn.N14 sdn.N17 brr0.SDN_i[10]
1- 1
-1 1
.names sdn.N12 sdn.N13 sdn.N14
11 1
.names x_i[4] x_i[3] sdn.N12
11 1
.names sdn.N16 x_i[5] sdn.N17
11 1
.names x_i[4] x_i[3] sdn.N15
1- 1
-1 1
.names x_i[3] x_i[4] brr0.SDN_i[11]
10 1
01 1
.names sdn.N20 sdn.N23 brr0.SDN_i[13]
1- 1
-1 1
.names sdn.N18 sdn.N19 sdn.N20
11 1
.names x_i[6] x_i[5] sdn.N18
11 1
.names sdn.N22 x_i[7] sdn.N23
11 1
.names x_i[6] x_i[5] sdn.N21
1- 1
-1 1
.names x_i[5] x_i[6] brr0.SDN_i[14]
10 1
01 1
.names sdn.N26 sdn.N29 brr1.SDN_i[4]
1- 1
-1 1
.names sdn.N24 sdn.N25 sdn.N26
11 1
.names x_i[8] x_i[7] sdn.N24
11 1
.names sdn.N28 x_i[9] sdn.N29
11 1
.names x_i[8] x_i[7] sdn.N27
1- 1
-1 1
.names x_i[7] x_i[8] brr1.SDN_i[5]
10 1
01 1
.names sdn.N32 sdn.N35 brr1.SDN_i[7]
1- 1
-1 1
.names sdn.N30 sdn.N31 sdn.N32
11 1
.names x_i[10] x_i[9] sdn.N30
11 1
.names sdn.N34 x_i[11] sdn.N35
11 1
.names x_i[10] x_i[9] sdn.N33
1- 1
-1 1
.names x_i[9] x_i[10] brr1.SDN_i[8]
10 1
01 1
.names sdn.N38 sdn.N41 brr1.SDN_i[10]
1- 1
-1 1
.names sdn.N36 sdn.N37 sdn.N38
11 1
.names x_i[12] x_i[11] sdn.N36
11 1
.names sdn.N40 x_i[13] sdn.N41
11 1
.names x_i[12] x_i[11] sdn.N39
1- 1
-1 1
.names x_i[11] x_i[12] brr1.SDN_i[11]
10 1
01 1
.names sdn.N44 sdn.N47 brr1.SDN_i[13]
1- 1
-1 1
.names sdn.N42 sdn.N43 sdn.N44
11 1
.names x_i[14] x_i[13] sdn.N42
11 1
.names sdn.N46 x_i[15] sdn.N47
11 1
.names x_i[14] x_i[13] sdn.N45
1- 1
-1 1
.names x_i[13] x_i[14] brr1.SDN_i[14]
10 1
01 1
.names sdn.N50 sdn.N53 brr2.SDN_i[4]
1- 1
-1 1
.names sdn.N48 sdn.N49 sdn.N50
11 1
.names x_i[16] x_i[15] sdn.N48
11 1
.names sdn.N52 x_i[17] sdn.N53
11 1
.names x_i[16] x_i[15] sdn.N51
1- 1
-1 1
.names x_i[15] x_i[16] brr2.SDN_i[5]
10 1
01 1
.names sdn.N56 sdn.N59 brr2.SDN_i[7]
1- 1
-1 1
.names sdn.N54 sdn.N55 sdn.N56
11 1
.names x_i[18] x_i[17] sdn.N54
11 1
.names sdn.N58 x_i[19] sdn.N59
11 1
.names x_i[18] x_i[17] sdn.N57
1- 1
-1 1
.names x_i[17] x_i[18] brr2.SDN_i[8]
10 1
01 1
.names sdn.N62 sdn.N65 brr2.SDN_i[10]
1- 1
-1 1
.names sdn.N60 sdn.N61 sdn.N62
11 1
.names x_i[20] x_i[19] sdn.N60
11 1
.names sdn.N64 x_i[21] sdn.N65
11 1
.names x_i[20] x_i[19] sdn.N63
1- 1
-1 1
.names x_i[19] x_i[20] brr2.SDN_i[11]
10 1
01 1
.names sdn.N68 sdn.N71 brr2.SDN_i[13]
1- 1
-1 1
.names sdn.N66 sdn.N67 sdn.N68
11 1
.names x_i[22] x_i[21] sdn.N66
11 1
.names sdn.N70 x_i[23] sdn.N71
11 1
.names x_i[22] x_i[21] sdn.N69
1- 1
-1 1
.names x_i[21] x_i[22] brr2.SDN_i[14]
10 1
01 1
.names sdn.N74 sdn.N77 brr3.SDN_i[4]
1- 1
-1 1
.names sdn.N72 sdn.N73 sdn.N74
11 1
.names x_i[24] x_i[23] sdn.N72
11 1
.names sdn.N76 x_i[25] sdn.N77
11 1
.names x_i[24] x_i[23] sdn.N75
1- 1
-1 1
.names x_i[23] x_i[24] brr3.SDN_i[5]
10 1
01 1
.names sdn.N80 sdn.N83 brr3.SDN_i[7]
1- 1
-1 1
.names sdn.N78 sdn.N79 sdn.N80
11 1
.names x_i[26] x_i[25] sdn.N78
11 1
.names sdn.N82 x_i[27] sdn.N83
11 1
.names x_i[26] x_i[25] sdn.N81
1- 1
-1 1
.names x_i[25] x_i[26] brr3.SDN_i[8]
10 1
01 1
.names sdn.N86 sdn.N89 brr3.SDN_i[10]
1- 1
-1 1
.names sdn.N84 sdn.N85 sdn.N86
11 1
.names x_i[28] x_i[27] sdn.N84
11 1
.names sdn.N88 x_i[29] sdn.N89
11 1
.names x_i[28] x_i[27] sdn.N87
1- 1
-1 1
.names x_i[27] x_i[28] brr3.SDN_i[11]
10 1
01 1
.names sdn.N92 sdn.N95 brr3.SDN_i[13]
1- 1
-1 1
.names sdn.N90 sdn.N91 sdn.N92
11 1
.names x_i[30] x_i[29] sdn.N90
11 1
.names sdn.N94 x_i[31] sdn.N95
11 1
.names x_i[30] x_i[29] sdn.N93
1- 1
-1 1
.names x_i[29] x_i[30] brr3.SDN_i[14]
10 1
01 1
.names x_i[31] sdn.N96 gbd.SDN_i[5]
11 1
.end

.model bsg_mul_B4B_rep_00000005_0000000000001e_32_00000_00000_00000_00000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4]
.names $false
.names $true
1
.names $undef
.names y_i[31] signed_i bb4bh.rof_2__b4b.y_i[1]
11 1
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[30] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[29] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[28] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[27] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[26] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[25] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[24] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[23] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[31] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[30] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[29] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[28] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[27] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[26] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[25] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[24] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[4] y_i[31] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[30] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[29] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[28] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[27] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[26] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[25] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[31] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[30] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[29] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[28] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[27] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[26] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] bb4bh.rof_2__b4b.y_i[1] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] bb4bh.rof_2__b4b.y_i[1] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] bb4bh.rof_2__b4b.y_i[1] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[31] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[30] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[29] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[28] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[27] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000005_00000100000006_32_00000_00000_00000_00000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[6] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[5] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[4] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[3] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[2] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[1] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names SDN_i[14] y_i[0] bb4bh.rof_0__b4b.N11
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[7] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[6] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[5] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[4] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[3] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[2] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[1] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[0] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[8] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[7] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[6] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[5] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[4] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[3] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[2] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[1] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[9] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[8] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[7] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[6] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[5] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[4] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[3] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[2] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[10] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[9] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[8] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[7] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[6] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[5] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[4] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[3] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000005_0000010000000e_32_00000_00000_00000_00000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[14] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[13] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[12] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[11] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[10] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[9] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[8] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[7] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[15] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[14] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[13] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[12] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[11] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[10] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[9] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[8] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[16] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[15] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[14] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[13] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[12] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[11] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[10] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[9] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[17] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[16] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[15] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[14] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[13] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[12] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[11] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[10] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[18] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[17] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[16] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[15] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[14] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[13] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[12] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[11] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000005_00000100000016_32_00000_00000_00000_00000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[22] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[21] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[20] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[19] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[18] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[17] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[16] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[15] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[23] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[22] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[21] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[20] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[19] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[18] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[17] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[16] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[24] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[23] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[22] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[21] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[20] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[19] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[18] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[17] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[25] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[24] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[23] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[22] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[21] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[20] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[19] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[18] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[26] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[25] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[24] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[23] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[22] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[21] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[20] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[19] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000006_00000000000000_32_080402_000000_80c8ec_000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N0 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names SDN_i[5] y_i[0] bb4bh.rof_0__b4b.N0
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i SDN_i[3] bb4bh.ci_local[1]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_1.N0 c_o[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_1.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[1] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[0] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_1.N0 c_o[1]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_1.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[2] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[1] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N3 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names SDN_i[8] y_i[0] bb4bh.rof_2__b4b.N3
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[3] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[2] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[1] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[0] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.ci_local[4]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_1.N0 c_o[3]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_1.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[4] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[3] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[2] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[1] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N6 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names SDN_i[11] y_i[0] bb4bh.rof_4__b4b.N6
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[5] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[4] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[3] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[2] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[1] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[0] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_1.s_o c_o[5]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_1.s_o s_o[5]
10 1
01 1
.names $false c_o[2]
1 1
.end

.model bsg_mul_B4B_rep_00000006_00000000000023_32_000000_080403_773310_804020_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names bb4bh.ci_local[2] bb4bh.rof_1__b4b.c.csa_1.s_o
0 1
.names c_o[3] s_o[3]
0 1
.names y_i[31] signed_i bb4bh.rof_0__b4b.y_i[0]
11 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.c.csa_1.y_i
0 1
.names bb4bh.rof_0__b4b.N4 SDN_i[3] bb4bh.rof_0__b4b.N0
10 1
01 1
.names bb4bh.rof_0__b4b.N2 bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4
1- 1
-1 1
.names SDN_i[5] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_0__b4b.N2
11 1
.names SDN_i[4] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_0__b4b.N3
11 1
.names bb4bh.rof_0__b4b.N7 SDN_i[6] bb4bh.rof_0__b4b.N1
10 1
01 1
.names bb4bh.rof_0__b4b.N5 bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7
1- 1
-1 1
.names SDN_i[8] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_0__b4b.N5
11 1
.names SDN_i[7] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_0__b4b.N6
11 1
.names bb4bh.rof_0__b4b.N10 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N8 bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10
1- 1
-1 1
.names SDN_i[11] y_i[31] bb4bh.rof_0__b4b.N8
11 1
.names SDN_i[10] y_i[30] bb4bh.rof_0__b4b.N9
11 1
.names bb4bh.rof_0__b4b.N13 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N11 bb4bh.rof_0__b4b.N12 bb4bh.rof_0__b4b.N13
1- 1
-1 1
.names SDN_i[14] y_i[29] bb4bh.rof_0__b4b.N11
11 1
.names SDN_i[13] y_i[28] bb4bh.rof_0__b4b.N12
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[9] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[10] y_i[31] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_i[30] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[13] y_i[29] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
0 1
.names bb4bh.rof_2__b4b.N3 SDN_i[9] bb4bh.rof_2__b4b.N0
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_2__b4b.N2 bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[11] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[10] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_2__b4b.N2
11 1
.names bb4bh.rof_2__b4b.N6 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5 bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_i[31] bb4bh.rof_2__b4b.N4
11 1
.names SDN_i[13] y_i[30] bb4bh.rof_2__b4b.N5
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[12] c_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[14] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[13] y_i[31] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N0 s_o[4]
0 1
.names bb4bh.rof_4__b4b.N3 SDN_i[12] bb4bh.rof_4__b4b.N0
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_4__b4b.N2 bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[13] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_4__b4b.N2
11 1
.names $false c_o[4]
1 1
.names $false c_o[5]
1 1
.names $false cl_o
1 1
.names $true s_o[5]
1 1
.end

.model bsg_mul_B4B_rep_00000006_0000010000000b_32_000000_000000_000000_000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[11] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[10] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[9] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[8] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[7] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[6] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[5] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[4] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[12] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[11] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[10] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[9] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[8] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[7] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[6] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[5] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[13] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[12] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[11] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[10] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[9] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[8] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[7] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[6] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[14] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[13] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[12] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[11] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[10] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[9] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[8] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[7] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[15] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[14] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[13] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[12] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[11] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[10] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[9] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[8] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[16] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[15] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[14] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[13] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[12] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[11] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[10] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[9] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000006_00000100000013_32_000000_000000_000000_000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[19] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[18] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[17] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[16] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[15] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[14] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[13] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[12] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[20] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[19] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[18] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[17] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[16] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[15] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[14] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[13] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[21] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[20] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[19] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[18] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[17] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[16] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[15] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[14] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[22] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[21] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[20] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[19] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[18] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[17] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[16] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[15] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[23] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[22] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[21] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[20] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[19] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[18] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[17] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[16] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[24] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[23] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[22] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[21] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[20] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[19] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[18] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[17] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000006_0000010000001b_32_000000_000000_000000_000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names y_i[31] signed_i bb4bh.rof_5__b4b.y_i[1]
11 1
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[27] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[26] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[25] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[24] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[23] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[22] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[21] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[20] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[28] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[27] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[26] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[25] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[24] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[23] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[22] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[21] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[29] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[28] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[27] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[26] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[25] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[24] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[23] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[22] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[30] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[29] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[28] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[27] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[26] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[25] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[24] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[23] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[31] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[30] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[29] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[28] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[27] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[26] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[25] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[24] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] bb4bh.rof_5__b4b.y_i[1] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[31] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[30] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[29] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[28] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[27] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[26] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[25] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000007_00000100000021_32_0000000_8040201_7331100_0402010_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6]
.names $false
.names $true
1
.names $undef
.names bb4bh.ci_local[4] bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names c_o[5] s_o[5]
0 1
.names y_i[31] signed_i bb4bh.rof_0__b4b.y_i[0]
11 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names bb4bh.rof_0__b4b.N3 SDN_i[3] bb4bh.rof_0__b4b.N0
10 1
01 1
.names bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2 bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names SDN_i[5] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_0__b4b.N1
11 1
.names SDN_i[4] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_0__b4b.N2
11 1
.names bb4bh.rof_0__b4b.N6 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5 bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names SDN_i[8] y_i[31] bb4bh.rof_0__b4b.N4
11 1
.names SDN_i[7] y_i[30] bb4bh.rof_0__b4b.N5
11 1
.names bb4bh.rof_0__b4b.N9 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8 bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names SDN_i[11] y_i[29] bb4bh.rof_0__b4b.N7
11 1
.names SDN_i[10] y_i[28] bb4bh.rof_0__b4b.N8
11 1
.names bb4bh.rof_0__b4b.N12 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11 bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names SDN_i[14] y_i[27] bb4bh.rof_0__b4b.N10
11 1
.names SDN_i[13] y_i[26] bb4bh.rof_0__b4b.N11
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[7] y_i[31] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[11] y_i[30] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[10] y_i[29] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[14] y_i[28] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[13] y_i[27] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names bb4bh.rof_2__b4b.N3 SDN_i[6] bb4bh.rof_2__b4b.N0
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_2__b4b.N2 bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[8] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[7] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_2__b4b.N2
11 1
.names bb4bh.rof_2__b4b.N6 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5 bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[11] y_i[31] bb4bh.rof_2__b4b.N4
11 1
.names SDN_i[10] y_i[30] bb4bh.rof_2__b4b.N5
11 1
.names bb4bh.rof_2__b4b.N9 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8 bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names SDN_i[14] y_i[29] bb4bh.rof_2__b4b.N7
11 1
.names SDN_i[13] y_i[28] bb4bh.rof_2__b4b.N8
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.ci_local[3]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[9] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[10] y_i[31] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_i[30] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[13] y_i[29] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names bb4bh.rof_4__b4b.N3 SDN_i[9] bb4bh.rof_4__b4b.N0
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_4__b4b.N2 bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[11] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[10] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_4__b4b.N2
11 1
.names bb4bh.rof_4__b4b.N6 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5 bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_i[31] bb4bh.rof_4__b4b.N4
11 1
.names SDN_i[13] y_i[30] bb4bh.rof_4__b4b.N5
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[12] c_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[13] y_i[31] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N0 s_o[6]
0 1
.names bb4bh.rof_6__b4b.N3 SDN_i[12] bb4bh.rof_6__b4b.N0
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_6__b4b.N2 bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names SDN_i[14] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[13] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_6__b4b.N2
11 1
.names $false c_o[6]
1 1
.names $false cl_o
1 1
.end

.model bsg_mul_B4B_rep_00000008_00000000000006_32_00000000_00000000_00000000_00000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[6] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[5] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[4] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[3] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[2] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[1] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names SDN_i[14] y_i[0] bb4bh.rof_0__b4b.N11
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[7] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[6] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[5] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[4] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[3] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[2] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[1] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[0] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[8] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[7] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[6] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[5] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[4] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[3] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[2] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[1] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[9] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[8] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[7] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[6] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[5] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[4] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[3] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[2] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[10] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[9] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[8] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[7] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[6] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[5] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[4] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[3] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[11] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[10] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[9] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[8] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[7] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[6] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[5] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[4] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[6]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names bb4bh.rof_6__b4b.N2 SDN_i[3] bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N0 bb4bh.rof_6__b4b.N1 bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[12] bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[11] bb4bh.rof_6__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N5 SDN_i[6] bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_6__b4b.N3 bb4bh.rof_6__b4b.N4 bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[10] bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[9] bb4bh.rof_6__b4b.N4
11 1
.names bb4bh.rof_6__b4b.N8 SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_6__b4b.N6 bb4bh.rof_6__b4b.N7 bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[8] bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[7] bb4bh.rof_6__b4b.N7
11 1
.names bb4bh.rof_6__b4b.N11 SDN_i[12] bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N9 bb4bh.rof_6__b4b.N10 bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[6] bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[5] bb4bh.rof_6__b4b.N10
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[7]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names bb4bh.rof_7__b4b.N2 SDN_i[3] bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N0 bb4bh.rof_7__b4b.N1 bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[13] bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[12] bb4bh.rof_7__b4b.N1
11 1
.names bb4bh.rof_7__b4b.N5 SDN_i[6] bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_7__b4b.N3 bb4bh.rof_7__b4b.N4 bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[11] bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[10] bb4bh.rof_7__b4b.N4
11 1
.names bb4bh.rof_7__b4b.N8 SDN_i[9] bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_7__b4b.N6 bb4bh.rof_7__b4b.N7 bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[9] bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[8] bb4bh.rof_7__b4b.N7
11 1
.names bb4bh.rof_7__b4b.N11 SDN_i[12] bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N9 bb4bh.rof_7__b4b.N10 bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[7] bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[6] bb4bh.rof_7__b4b.N10
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 s_o[7]
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000008_0000000000000e_32_00000000_00000000_00000000_00000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[14] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[13] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[12] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[11] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[10] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[9] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[8] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[7] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[15] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[14] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[13] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[12] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[11] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[10] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[9] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[8] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[16] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[15] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[14] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[13] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[12] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[11] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[10] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[9] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[17] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[16] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[15] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[14] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[13] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[12] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[11] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[10] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[18] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[17] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[16] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[15] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[14] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[13] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[12] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[11] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[19] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[18] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[17] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[16] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[15] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[14] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[13] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[12] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[6]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names bb4bh.rof_6__b4b.N2 SDN_i[3] bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N0 bb4bh.rof_6__b4b.N1 bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[20] bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[19] bb4bh.rof_6__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N5 SDN_i[6] bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_6__b4b.N3 bb4bh.rof_6__b4b.N4 bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[18] bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[17] bb4bh.rof_6__b4b.N4
11 1
.names bb4bh.rof_6__b4b.N8 SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_6__b4b.N6 bb4bh.rof_6__b4b.N7 bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[16] bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[15] bb4bh.rof_6__b4b.N7
11 1
.names bb4bh.rof_6__b4b.N11 SDN_i[12] bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N9 bb4bh.rof_6__b4b.N10 bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[14] bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[13] bb4bh.rof_6__b4b.N10
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[7]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names bb4bh.rof_7__b4b.N2 SDN_i[3] bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N0 bb4bh.rof_7__b4b.N1 bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[21] bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[20] bb4bh.rof_7__b4b.N1
11 1
.names bb4bh.rof_7__b4b.N5 SDN_i[6] bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_7__b4b.N3 bb4bh.rof_7__b4b.N4 bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[19] bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[18] bb4bh.rof_7__b4b.N4
11 1
.names bb4bh.rof_7__b4b.N8 SDN_i[9] bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_7__b4b.N6 bb4bh.rof_7__b4b.N7 bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[17] bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[16] bb4bh.rof_7__b4b.N7
11 1
.names bb4bh.rof_7__b4b.N11 SDN_i[12] bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N9 bb4bh.rof_7__b4b.N10 bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[15] bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[14] bb4bh.rof_7__b4b.N10
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 s_o[7]
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000008_00000000000016_32_00000000_00000000_00000000_00000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[22] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[21] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[20] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[19] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[18] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[17] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[16] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[15] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[23] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[22] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[21] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[20] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[19] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[18] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[17] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[16] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[24] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[23] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[22] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[21] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[20] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[19] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[18] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[17] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[25] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[24] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[23] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[22] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[21] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[20] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[19] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[18] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[26] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[25] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[24] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[23] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[22] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[21] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[20] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[19] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[27] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[26] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[25] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[24] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[23] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[22] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[21] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[20] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[6]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names bb4bh.rof_6__b4b.N2 SDN_i[3] bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N0 bb4bh.rof_6__b4b.N1 bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[28] bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[27] bb4bh.rof_6__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N5 SDN_i[6] bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_6__b4b.N3 bb4bh.rof_6__b4b.N4 bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[26] bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[25] bb4bh.rof_6__b4b.N4
11 1
.names bb4bh.rof_6__b4b.N8 SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_6__b4b.N6 bb4bh.rof_6__b4b.N7 bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[24] bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[23] bb4bh.rof_6__b4b.N7
11 1
.names bb4bh.rof_6__b4b.N11 SDN_i[12] bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N9 bb4bh.rof_6__b4b.N10 bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[22] bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[21] bb4bh.rof_6__b4b.N10
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[7]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names bb4bh.rof_7__b4b.N2 SDN_i[3] bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N0 bb4bh.rof_7__b4b.N1 bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[29] bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[28] bb4bh.rof_7__b4b.N1
11 1
.names bb4bh.rof_7__b4b.N5 SDN_i[6] bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_7__b4b.N3 bb4bh.rof_7__b4b.N4 bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[27] bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[26] bb4bh.rof_7__b4b.N4
11 1
.names bb4bh.rof_7__b4b.N8 SDN_i[9] bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_7__b4b.N6 bb4bh.rof_7__b4b.N7 bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[25] bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[24] bb4bh.rof_7__b4b.N7
11 1
.names bb4bh.rof_7__b4b.N11 SDN_i[12] bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N9 bb4bh.rof_7__b4b.N10 bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[23] bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[22] bb4bh.rof_7__b4b.N10
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 s_o[7]
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000008_000000fffffffe_32_08040201_00000000_80c8ecfe_00000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names cr_i SDN_i[0] c_o[0]
11 1
.names cr_i SDN_i[0] s_o[0]
10 1
01 1
.names bb4bh.rof_2__b4b.N0 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names SDN_i[5] y_i[0] bb4bh.rof_2__b4b.N0
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i SDN_i[3] bb4bh.ci_local[3]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i SDN_i[3] s_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[1] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[0] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_1.N0 c_o[3]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_1.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[2] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[1] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N3 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names SDN_i[8] y_i[0] bb4bh.rof_4__b4b.N3
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[3] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[2] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[1] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[0] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.ci_local[6]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_1.N0 c_o[5]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_1.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_6__b4b.N2 SDN_i[3] bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N0 bb4bh.rof_6__b4b.N1 bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[4] bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[3] bb4bh.rof_6__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N5 SDN_i[6] bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_6__b4b.N3 bb4bh.rof_6__b4b.N4 bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[2] bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[1] bb4bh.rof_6__b4b.N4
11 1
.names bb4bh.rof_6__b4b.N6 SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names SDN_i[11] y_i[0] bb4bh.rof_6__b4b.N6
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[7]
10 1
01 1
.names SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names bb4bh.rof_7__b4b.N2 SDN_i[3] bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N0 bb4bh.rof_7__b4b.N1 bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[5] bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[4] bb4bh.rof_7__b4b.N1
11 1
.names bb4bh.rof_7__b4b.N5 SDN_i[6] bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_7__b4b.N3 bb4bh.rof_7__b4b.N4 bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[3] bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[2] bb4bh.rof_7__b4b.N4
11 1
.names bb4bh.rof_7__b4b.N8 SDN_i[9] bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_7__b4b.N6 bb4bh.rof_7__b4b.N7 bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[1] bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[0] bb4bh.rof_7__b4b.N7
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_1.s_o c_o[7]
11 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_1.s_o s_o[7]
10 1
01 1
.names $false c_o[1]
1 1
.names $false c_o[2]
1 1
.names $false c_o[4]
1 1
.names $false s_o[1]
1 1
.end

.model bsg_mul_B4B_rep_00000008_00000100000006_32_00000000_00000000_00000000_00000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[6] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[5] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[4] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[3] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[2] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[1] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names SDN_i[14] y_i[0] bb4bh.rof_0__b4b.N11
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[7] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[6] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[5] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[4] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[3] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[2] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[1] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[0] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[8] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[7] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[6] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[5] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[4] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[3] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[2] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[1] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[9] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[8] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[7] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[6] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[5] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[4] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[3] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[2] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[10] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[9] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[8] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[7] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[6] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[5] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[4] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[3] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[11] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[10] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[9] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[8] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[7] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[6] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[5] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[4] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[6]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names bb4bh.rof_6__b4b.N2 SDN_i[3] bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N0 bb4bh.rof_6__b4b.N1 bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[12] bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[11] bb4bh.rof_6__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N5 SDN_i[6] bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_6__b4b.N3 bb4bh.rof_6__b4b.N4 bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[10] bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[9] bb4bh.rof_6__b4b.N4
11 1
.names bb4bh.rof_6__b4b.N8 SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_6__b4b.N6 bb4bh.rof_6__b4b.N7 bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[8] bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[7] bb4bh.rof_6__b4b.N7
11 1
.names bb4bh.rof_6__b4b.N11 SDN_i[12] bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N9 bb4bh.rof_6__b4b.N10 bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[6] bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[5] bb4bh.rof_6__b4b.N10
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[7]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names bb4bh.rof_7__b4b.N2 SDN_i[3] bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N0 bb4bh.rof_7__b4b.N1 bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[13] bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[12] bb4bh.rof_7__b4b.N1
11 1
.names bb4bh.rof_7__b4b.N5 SDN_i[6] bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_7__b4b.N3 bb4bh.rof_7__b4b.N4 bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[11] bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[10] bb4bh.rof_7__b4b.N4
11 1
.names bb4bh.rof_7__b4b.N8 SDN_i[9] bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_7__b4b.N6 bb4bh.rof_7__b4b.N7 bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[9] bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[8] bb4bh.rof_7__b4b.N7
11 1
.names bb4bh.rof_7__b4b.N11 SDN_i[12] bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N9 bb4bh.rof_7__b4b.N10 bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[7] bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[6] bb4bh.rof_7__b4b.N10
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 s_o[7]
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000008_0000010000000e_32_00000000_00000000_00000000_00000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[14] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[13] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[12] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[11] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[10] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[9] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[8] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[7] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[15] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[14] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[13] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[12] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[11] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[10] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[9] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[8] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[16] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[15] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[14] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[13] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[12] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[11] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[10] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[9] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[17] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[16] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[15] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[14] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[13] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[12] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[11] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[10] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[18] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[17] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[16] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[15] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[14] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[13] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[12] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[11] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[19] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[18] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[17] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[16] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[15] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[14] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[13] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[12] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[6]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names bb4bh.rof_6__b4b.N2 SDN_i[3] bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N0 bb4bh.rof_6__b4b.N1 bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[20] bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[19] bb4bh.rof_6__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N5 SDN_i[6] bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_6__b4b.N3 bb4bh.rof_6__b4b.N4 bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[18] bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[17] bb4bh.rof_6__b4b.N4
11 1
.names bb4bh.rof_6__b4b.N8 SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_6__b4b.N6 bb4bh.rof_6__b4b.N7 bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[16] bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[15] bb4bh.rof_6__b4b.N7
11 1
.names bb4bh.rof_6__b4b.N11 SDN_i[12] bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N9 bb4bh.rof_6__b4b.N10 bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[14] bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[13] bb4bh.rof_6__b4b.N10
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[7]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names bb4bh.rof_7__b4b.N2 SDN_i[3] bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N0 bb4bh.rof_7__b4b.N1 bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[21] bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[20] bb4bh.rof_7__b4b.N1
11 1
.names bb4bh.rof_7__b4b.N5 SDN_i[6] bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_7__b4b.N3 bb4bh.rof_7__b4b.N4 bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[19] bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[18] bb4bh.rof_7__b4b.N4
11 1
.names bb4bh.rof_7__b4b.N8 SDN_i[9] bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_7__b4b.N6 bb4bh.rof_7__b4b.N7 bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[17] bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[16] bb4bh.rof_7__b4b.N7
11 1
.names bb4bh.rof_7__b4b.N11 SDN_i[12] bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N9 bb4bh.rof_7__b4b.N10 bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[15] bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[14] bb4bh.rof_7__b4b.N10
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 s_o[7]
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000008_00000100000011_32_00000000_00000000_00000000_00000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[17] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[16] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[15] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[14] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[13] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[12] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[11] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[10] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[18] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[17] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[16] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[15] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[14] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[13] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[12] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[11] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[19] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[18] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[17] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[16] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[15] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[14] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[13] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[12] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[20] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[19] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[18] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[17] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[16] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[15] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[14] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[13] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[21] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[20] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[19] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[18] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[17] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[16] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[15] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[14] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[22] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[21] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[20] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[19] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[18] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[17] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[16] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[15] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[6]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names bb4bh.rof_6__b4b.N2 SDN_i[3] bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N0 bb4bh.rof_6__b4b.N1 bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[23] bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[22] bb4bh.rof_6__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N5 SDN_i[6] bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_6__b4b.N3 bb4bh.rof_6__b4b.N4 bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[21] bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[20] bb4bh.rof_6__b4b.N4
11 1
.names bb4bh.rof_6__b4b.N8 SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_6__b4b.N6 bb4bh.rof_6__b4b.N7 bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[19] bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[18] bb4bh.rof_6__b4b.N7
11 1
.names bb4bh.rof_6__b4b.N11 SDN_i[12] bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N9 bb4bh.rof_6__b4b.N10 bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[17] bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[16] bb4bh.rof_6__b4b.N10
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[7]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names bb4bh.rof_7__b4b.N2 SDN_i[3] bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N0 bb4bh.rof_7__b4b.N1 bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[24] bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[23] bb4bh.rof_7__b4b.N1
11 1
.names bb4bh.rof_7__b4b.N5 SDN_i[6] bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_7__b4b.N3 bb4bh.rof_7__b4b.N4 bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[22] bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[21] bb4bh.rof_7__b4b.N4
11 1
.names bb4bh.rof_7__b4b.N8 SDN_i[9] bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_7__b4b.N6 bb4bh.rof_7__b4b.N7 bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[20] bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[19] bb4bh.rof_7__b4b.N7
11 1
.names bb4bh.rof_7__b4b.N11 SDN_i[12] bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N9 bb4bh.rof_7__b4b.N10 bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[18] bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[17] bb4bh.rof_7__b4b.N10
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 s_o[7]
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000008_00000100000019_32_00000000_00000000_00000000_00000000_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names y_i[31] signed_i bb4bh.rof_7__b4b.y_i[1]
11 1
.names bb4bh.rof_0__b4b.N2 SDN_i[3] bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[25] bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[24] bb4bh.rof_0__b4b.N1
11 1
.names bb4bh.rof_0__b4b.N5 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N3 bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[23] bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[22] bb4bh.rof_0__b4b.N4
11 1
.names bb4bh.rof_0__b4b.N8 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N6 bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[21] bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[20] bb4bh.rof_0__b4b.N7
11 1
.names bb4bh.rof_0__b4b.N11 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N9 bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[19] bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[18] bb4bh.rof_0__b4b.N10
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N2 SDN_i[3] bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[26] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[25] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.N5 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[24] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[23] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[22] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[21] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N11 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N9 bb4bh.rof_1__b4b.N10 bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[20] bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[19] bb4bh.rof_1__b4b.N10
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.x_i bb4bh.rof_1__b4b.c.csa_1.y_i bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N2 SDN_i[3] bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.N1 bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[27] bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[26] bb4bh.rof_2__b4b.N1
11 1
.names bb4bh.rof_2__b4b.N5 SDN_i[6] bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_2__b4b.N3 bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[25] bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[24] bb4bh.rof_2__b4b.N4
11 1
.names bb4bh.rof_2__b4b.N8 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N6 bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[23] bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[22] bb4bh.rof_2__b4b.N7
11 1
.names bb4bh.rof_2__b4b.N11 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N9 bb4bh.rof_2__b4b.N10 bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[21] bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[20] bb4bh.rof_2__b4b.N10
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_1.x_i bb4bh.rof_2__b4b.c.csa_1.y_i bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[3]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[3] bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[28] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[27] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[6] bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[26] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[25] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.N8 SDN_i[9] bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_3__b4b.N6 bb4bh.rof_3__b4b.N7 bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[24] bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[23] bb4bh.rof_3__b4b.N7
11 1
.names bb4bh.rof_3__b4b.N11 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N9 bb4bh.rof_3__b4b.N10 bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[22] bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[21] bb4bh.rof_3__b4b.N10
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_1.x_i bb4bh.rof_3__b4b.c.csa_1.y_i bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_3__b4b.c.csa_1.z_i bb4bh.rof_3__b4b.c.csa_1.N0 bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N2 SDN_i[3] bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.N1 bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[29] bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[28] bb4bh.rof_4__b4b.N1
11 1
.names bb4bh.rof_4__b4b.N5 SDN_i[6] bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_4__b4b.N3 bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[27] bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[26] bb4bh.rof_4__b4b.N4
11 1
.names bb4bh.rof_4__b4b.N8 SDN_i[9] bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_4__b4b.N6 bb4bh.rof_4__b4b.N7 bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[25] bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[24] bb4bh.rof_4__b4b.N7
11 1
.names bb4bh.rof_4__b4b.N11 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N9 bb4bh.rof_4__b4b.N10 bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[23] bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[22] bb4bh.rof_4__b4b.N10
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_1.x_i bb4bh.rof_4__b4b.c.csa_1.y_i bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_4__b4b.c.csa_1.z_i bb4bh.rof_4__b4b.c.csa_1.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[5]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[3] bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[30] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[29] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_5__b4b.N5 SDN_i[6] bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_5__b4b.N3 bb4bh.rof_5__b4b.N4 bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[28] bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[27] bb4bh.rof_5__b4b.N4
11 1
.names bb4bh.rof_5__b4b.N8 SDN_i[9] bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_5__b4b.N6 bb4bh.rof_5__b4b.N7 bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[26] bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[25] bb4bh.rof_5__b4b.N7
11 1
.names bb4bh.rof_5__b4b.N11 SDN_i[12] bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_5__b4b.N9 bb4bh.rof_5__b4b.N10 bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[24] bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[23] bb4bh.rof_5__b4b.N10
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_1.x_i bb4bh.rof_5__b4b.c.csa_1.y_i bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_5__b4b.c.csa_1.z_i bb4bh.rof_5__b4b.c.csa_1.N0 bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[6]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_5__b4b.c.csa_2.x_i bb4bh.rof_5__b4b.c.csa_1.s_o bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[5] bb4bh.rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names bb4bh.rof_6__b4b.N2 SDN_i[3] bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N0 bb4bh.rof_6__b4b.N1 bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[31] bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[30] bb4bh.rof_6__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N5 SDN_i[6] bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_6__b4b.N3 bb4bh.rof_6__b4b.N4 bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[29] bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[28] bb4bh.rof_6__b4b.N4
11 1
.names bb4bh.rof_6__b4b.N8 SDN_i[9] bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_6__b4b.N6 bb4bh.rof_6__b4b.N7 bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[27] bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[26] bb4bh.rof_6__b4b.N7
11 1
.names bb4bh.rof_6__b4b.N11 SDN_i[12] bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_6__b4b.N9 bb4bh.rof_6__b4b.N10 bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[25] bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[24] bb4bh.rof_6__b4b.N10
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_1.x_i bb4bh.rof_6__b4b.c.csa_1.y_i bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_6__b4b.c.csa_1.z_i bb4bh.rof_6__b4b.c.csa_1.N0 bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[7]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_6__b4b.c.csa_2.x_i bb4bh.rof_6__b4b.c.csa_1.s_o bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[6] bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names bb4bh.rof_7__b4b.N2 SDN_i[3] bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N0 bb4bh.rof_7__b4b.N1 bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] bb4bh.rof_7__b4b.y_i[1] bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[31] bb4bh.rof_7__b4b.N1
11 1
.names bb4bh.rof_7__b4b.N5 SDN_i[6] bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_7__b4b.N3 bb4bh.rof_7__b4b.N4 bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[30] bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[29] bb4bh.rof_7__b4b.N4
11 1
.names bb4bh.rof_7__b4b.N8 SDN_i[9] bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_7__b4b.N6 bb4bh.rof_7__b4b.N7 bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[28] bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[27] bb4bh.rof_7__b4b.N7
11 1
.names bb4bh.rof_7__b4b.N11 SDN_i[12] bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_7__b4b.N9 bb4bh.rof_7__b4b.N10 bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[26] bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[25] bb4bh.rof_7__b4b.N10
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_1.x_i bb4bh.rof_7__b4b.c.csa_1.y_i bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_7__b4b.c.csa_1.z_i bb4bh.rof_7__b4b.c.csa_1.N0 bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_7__b4b.c.csa_2.x_i bb4bh.rof_7__b4b.c.csa_1.s_o bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[7] bb4bh.rof_7__b4b.c.csa_2.N0 s_o[7]
10 1
01 1
.names bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_B4B_rep_00000008_00000100000021_32_00000000_08040201_77331100_80402010_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names bb4bh.ci_local[4] bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names c_o[5] s_o[5]
0 1
.names y_i[31] signed_i bb4bh.rof_0__b4b.y_i[0]
11 1
.names bb4bh.rof_0__b4b.N0 bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names bb4bh.rof_0__b4b.N3 SDN_i[3] bb4bh.rof_0__b4b.N0
10 1
01 1
.names bb4bh.rof_0__b4b.N1 bb4bh.rof_0__b4b.N2 bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names SDN_i[5] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_0__b4b.N1
11 1
.names SDN_i[4] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_0__b4b.N2
11 1
.names bb4bh.rof_0__b4b.N6 SDN_i[6] bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names bb4bh.rof_0__b4b.N4 bb4bh.rof_0__b4b.N5 bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names SDN_i[8] y_i[31] bb4bh.rof_0__b4b.N4
11 1
.names SDN_i[7] y_i[30] bb4bh.rof_0__b4b.N5
11 1
.names bb4bh.rof_0__b4b.N9 SDN_i[9] bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_0__b4b.N7 bb4bh.rof_0__b4b.N8 bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names SDN_i[11] y_i[29] bb4bh.rof_0__b4b.N7
11 1
.names SDN_i[10] y_i[28] bb4bh.rof_0__b4b.N8
11 1
.names bb4bh.rof_0__b4b.N12 SDN_i[12] bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_0__b4b.N10 bb4bh.rof_0__b4b.N11 bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names SDN_i[14] y_i[27] bb4bh.rof_0__b4b.N10
11 1
.names SDN_i[13] y_i[26] bb4bh.rof_0__b4b.N11
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_1.x_i bb4bh.rof_0__b4b.c.csa_1.y_i bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_0__b4b.c.csa_1.z_i bb4bh.rof_0__b4b.c.csa_1.N0 bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[1]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_0__b4b.c.csa_2.x_i bb4bh.rof_0__b4b.c.csa_1.s_o bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i bb4bh.rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names bb4bh.rof_1__b4b.N5 SDN_i[9] bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_1__b4b.N3 bb4bh.rof_1__b4b.N4 bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[11] y_i[30] bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[10] y_i[29] bb4bh.rof_1__b4b.N4
11 1
.names bb4bh.rof_1__b4b.N8 SDN_i[12] bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_1__b4b.N6 bb4bh.rof_1__b4b.N7 bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[14] y_i[28] bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[13] y_i[27] bb4bh.rof_1__b4b.N7
11 1
.names bb4bh.rof_1__b4b.N2 SDN_i[6] bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_1__b4b.N1 bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[7] y_i[31] bb4bh.rof_1__b4b.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.rof_1__b4b.c.csa_1.z_i bb4bh.rof_1__b4b.c.csa_1.N0 bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] bb4bh.ci_local[2]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_1__b4b.c.csa_2.x_i bb4bh.rof_1__b4b.c.csa_1.s_o bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[1] bb4bh.rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names bb4bh.rof_2__b4b.N0 bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names bb4bh.rof_2__b4b.N3 SDN_i[6] bb4bh.rof_2__b4b.N0
10 1
01 1
.names bb4bh.rof_1__b4b.N0 bb4bh.rof_2__b4b.N2 bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[8] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[7] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_2__b4b.N2
11 1
.names bb4bh.rof_2__b4b.N6 SDN_i[9] bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names bb4bh.rof_2__b4b.N4 bb4bh.rof_2__b4b.N5 bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[11] y_i[31] bb4bh.rof_2__b4b.N4
11 1
.names SDN_i[10] y_i[30] bb4bh.rof_2__b4b.N5
11 1
.names bb4bh.rof_2__b4b.N9 SDN_i[12] bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_2__b4b.N7 bb4bh.rof_2__b4b.N8 bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names SDN_i[14] y_i[29] bb4bh.rof_2__b4b.N7
11 1
.names SDN_i[13] y_i[28] bb4bh.rof_2__b4b.N8
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.ci_local[3]
11 1
.names bb4bh.rof_2__b4b.c.csa_1.z_i bb4bh.rof_2__b4b.c.csa_1.N0 bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_2__b4b.c.csa_2.x_i bb4bh.rof_2__b4b.c.csa_1.s_o bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[2] bb4bh.rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names bb4bh.rof_3__b4b.N2 SDN_i[9] bb4bh.ci_local[4]
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_3__b4b.N1 bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[10] y_i[31] bb4bh.rof_3__b4b.N1
11 1
.names bb4bh.rof_3__b4b.N5 SDN_i[12] bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_3__b4b.N3 bb4bh.rof_3__b4b.N4 bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_i[30] bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[13] y_i[29] bb4bh.rof_3__b4b.N4
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_3__b4b.c.csa_2.x_i bb4bh.rof_3__b4b.c.csa_1.s_o bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[3] bb4bh.rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names bb4bh.rof_4__b4b.N0 bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names bb4bh.rof_4__b4b.N3 SDN_i[9] bb4bh.rof_4__b4b.N0
10 1
01 1
.names bb4bh.rof_3__b4b.N0 bb4bh.rof_4__b4b.N2 bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[11] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[10] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_4__b4b.N2
11 1
.names bb4bh.rof_4__b4b.N6 SDN_i[12] bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names bb4bh.rof_4__b4b.N4 bb4bh.rof_4__b4b.N5 bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_i[31] bb4bh.rof_4__b4b.N4
11 1
.names SDN_i[13] y_i[30] bb4bh.rof_4__b4b.N5
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names bb4bh.rof_4__b4b.c.csa_2.x_i bb4bh.rof_4__b4b.c.csa_1.s_o bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names bb4bh.ci_local[4] bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names bb4bh.rof_5__b4b.N2 SDN_i[12] c_o[5]
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_5__b4b.N1 bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[14] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[13] y_i[31] bb4bh.rof_5__b4b.N1
11 1
.names bb4bh.rof_6__b4b.N0 s_o[6]
0 1
.names bb4bh.rof_6__b4b.N3 SDN_i[12] bb4bh.rof_6__b4b.N0
10 1
01 1
.names bb4bh.rof_5__b4b.N0 bb4bh.rof_6__b4b.N2 bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names SDN_i[13] bb4bh.rof_0__b4b.y_i[0] bb4bh.rof_6__b4b.N2
11 1
.names $false c_o[6]
1 1
.names $false c_o[7]
1 1
.names $false cl_o
1 1
.names $true s_o[7]
1 1
.end

.model bsg_mul_B4B_rep_rep_6_41_29231e160e0600_0_32_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] c_o[8] c_o[9] c_o[10] c_o[11] c_o[12] c_o[13] c_o[14] c_o[15] c_o[16] c_o[17] c_o[18] c_o[19] c_o[20] c_o[21] c_o[22] c_o[23] c_o[24] c_o[25] c_o[26] c_o[27] c_o[28] c_o[29] c_o[30] c_o[31] c_o[32] c_o[33] c_o[34] c_o[35] c_o[36] c_o[37] c_o[38] c_o[39] c_o[40] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] s_o[16] s_o[17] s_o[18] s_o[19] s_o[20] s_o[21] s_o[22] s_o[23] s_o[24] s_o[25] s_o[26] s_o[27] s_o[28] s_o[29] s_o[30] s_o[31] s_o[32] s_o[33] s_o[34] s_o[35] s_o[36] s_o[37] s_o[38] s_o[39] s_o[40]
.names $false
.names $true
1
.names $undef
.names rof_5__br.bb4bh.ci_local[2] rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
0 1
.names c_o[38] s_o[38]
0 1
.names rof_0__br.bb4bh.rof_0__b4b.N0 SDN_i[3] rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names SDN_i[5] y_i[0] rof_0__br.bb4bh.rof_0__b4b.N0
11 1
.names rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i SDN_i[3] rof_0__br.bb4bh.ci_local[1]
11 1
.names rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i SDN_i[3] rof_0__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names cr_i rof_0__br.bb4bh.rof_0__b4b.c.csa_1.N0 c_o[0]
11 1
.names cr_i rof_0__br.bb4bh.rof_0__b4b.c.csa_1.N0 s_o[0]
10 1
01 1
.names rof_0__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_1__b4b.N0 rof_0__br.bb4bh.rof_1__b4b.N1 rof_0__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[1] rof_0__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[0] rof_0__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_0__br.bb4bh.ci_local[1] rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0 c_o[1]
11 1
.names rof_0__br.bb4bh.ci_local[1] rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0 s_o[1]
10 1
01 1
.names rof_0__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_2__b4b.N0 rof_0__br.bb4bh.rof_2__b4b.N1 rof_0__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[2] rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[1] rof_0__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_2__b4b.N3 SDN_i[6] rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names SDN_i[8] y_i[0] rof_0__br.bb4bh.rof_2__b4b.N3
11 1
.names rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names SDN_i[6] rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 s_o[2]
10 1
01 1
.names rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_0__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_3__b4b.N0 rof_0__br.bb4bh.rof_3__b4b.N1 rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[3] rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[2] rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_3__b4b.N3 rof_0__br.bb4bh.rof_3__b4b.N4 rof_0__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[1] rof_0__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[0] rof_0__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_0__br.bb4bh.ci_local[4]
11 1
.names rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.ci_local[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 c_o[3]
11 1
.names rof_0__br.bb4bh.ci_local[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 s_o[3]
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.N0 rof_0__br.bb4bh.rof_4__b4b.N1 rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[4] rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[3] rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.N3 rof_0__br.bb4bh.rof_4__b4b.N4 rof_0__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[2] rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[1] rof_0__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_4__b4b.N6 SDN_i[9] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names SDN_i[11] y_i[0] rof_0__br.bb4bh.rof_4__b4b.N6
11 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names SDN_i[9] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names SDN_i[9] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__br.bb4bh.ci_local[4] rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.ci_local[4] rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N0 rof_0__br.bb4bh.rof_5__b4b.N1 rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[5] rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[4] rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N3 rof_0__br.bb4bh.rof_5__b4b.N4 rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[3] rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[2] rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N6 rof_0__br.bb4bh.rof_5__b4b.N7 rof_0__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[1] rof_0__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[0] rof_0__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.cl_o
10 1
01 1
.names rof_0__br.bb4bh.ci_local[5] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o c_o[5]
11 1
.names rof_0__br.bb4bh.ci_local[5] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o s_o[5]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N0 rof_1__br.bb4bh.rof_0__b4b.N1 rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[6] rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[5] rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N3 rof_1__br.bb4bh.rof_0__b4b.N4 rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[4] rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[3] rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N6 rof_1__br.bb4bh.rof_0__b4b.N7 rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[2] rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[1] rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names SDN_i[14] y_i[0] rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__br.bb4bh.cl_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.cl_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N0 rof_1__br.bb4bh.rof_1__b4b.N1 rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[7] rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[6] rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N3 rof_1__br.bb4bh.rof_1__b4b.N4 rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[5] rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[4] rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N6 rof_1__br.bb4bh.rof_1__b4b.N7 rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[3] rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[2] rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N9 rof_1__br.bb4bh.rof_1__b4b.N10 rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[1] rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[0] rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[1] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[1] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[7]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N0 rof_1__br.bb4bh.rof_2__b4b.N1 rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[8] rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[7] rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N3 rof_1__br.bb4bh.rof_2__b4b.N4 rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[6] rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[5] rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N6 rof_1__br.bb4bh.rof_2__b4b.N7 rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[4] rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[3] rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N9 rof_1__br.bb4bh.rof_2__b4b.N10 rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[2] rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[1] rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[2] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[2] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[8]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[8]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N0 rof_1__br.bb4bh.rof_3__b4b.N1 rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[9] rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[8] rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N3 rof_1__br.bb4bh.rof_3__b4b.N4 rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[7] rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[6] rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N6 rof_1__br.bb4bh.rof_3__b4b.N7 rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[5] rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[4] rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N9 rof_1__br.bb4bh.rof_3__b4b.N10 rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[3] rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[2] rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[9]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[9]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N0 rof_1__br.bb4bh.rof_4__b4b.N1 rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[10] rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[9] rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N3 rof_1__br.bb4bh.rof_4__b4b.N4 rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[8] rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[7] rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N6 rof_1__br.bb4bh.rof_4__b4b.N7 rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[6] rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[5] rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N9 rof_1__br.bb4bh.rof_4__b4b.N10 rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[4] rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[3] rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[4] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[4] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[10]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[10]
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N0 rof_1__br.bb4bh.rof_5__b4b.N1 rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[11] rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[10] rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N3 rof_1__br.bb4bh.rof_5__b4b.N4 rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[9] rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[8] rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N6 rof_1__br.bb4bh.rof_5__b4b.N7 rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[7] rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[6] rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N9 rof_1__br.bb4bh.rof_5__b4b.N10 rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[5] rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[4] rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[5] rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[5] rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[11]
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[11]
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N0 rof_1__br.bb4bh.rof_6__b4b.N1 rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[12] rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[11] rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N3 rof_1__br.bb4bh.rof_6__b4b.N4 rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[10] rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[9] rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_6__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N6 rof_1__br.bb4bh.rof_6__b4b.N7 rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[8] rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[7] rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_6__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N9 rof_1__br.bb4bh.rof_6__b4b.N10 rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[6] rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[5] rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[6] rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[6] rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[12]
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[12]
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N0 rof_1__br.bb4bh.rof_7__b4b.N1 rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[13] rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[12] rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N3 rof_1__br.bb4bh.rof_7__b4b.N4 rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[11] rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[10] rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N6 rof_1__br.bb4bh.rof_7__b4b.N7 rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[9] rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[8] rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_7__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N9 rof_1__br.bb4bh.rof_7__b4b.N10 rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[7] rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[6] rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.cl_o
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[7] rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[7] rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 s_o[13]
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[13]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N0 rof_2__br.bb4bh.rof_0__b4b.N1 rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[14] rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[13] rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N3 rof_2__br.bb4bh.rof_0__b4b.N4 rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[12] rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[11] rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N6 rof_2__br.bb4bh.rof_0__b4b.N7 rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[10] rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[9] rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N9 rof_2__br.bb4bh.rof_0__b4b.N10 rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[8] rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[7] rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.cl_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.cl_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[14]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[14]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N0 rof_2__br.bb4bh.rof_1__b4b.N1 rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[15] rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[14] rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N3 rof_2__br.bb4bh.rof_1__b4b.N4 rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[13] rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[12] rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N6 rof_2__br.bb4bh.rof_1__b4b.N7 rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[11] rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[10] rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N9 rof_2__br.bb4bh.rof_1__b4b.N10 rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[9] rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[8] rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[1] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[1] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[15]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[15]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N0 rof_2__br.bb4bh.rof_2__b4b.N1 rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[16] rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[15] rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N3 rof_2__br.bb4bh.rof_2__b4b.N4 rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[14] rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[13] rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N6 rof_2__br.bb4bh.rof_2__b4b.N7 rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[12] rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[11] rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N9 rof_2__br.bb4bh.rof_2__b4b.N10 rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[10] rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[9] rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[2] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[2] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[16]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[16]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N0 rof_2__br.bb4bh.rof_3__b4b.N1 rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[17] rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[16] rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N3 rof_2__br.bb4bh.rof_3__b4b.N4 rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[15] rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[14] rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N6 rof_2__br.bb4bh.rof_3__b4b.N7 rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[13] rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[12] rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N9 rof_2__br.bb4bh.rof_3__b4b.N10 rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[11] rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[10] rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[17]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[17]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N0 rof_2__br.bb4bh.rof_4__b4b.N1 rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[18] rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[17] rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N3 rof_2__br.bb4bh.rof_4__b4b.N4 rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[16] rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[15] rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N6 rof_2__br.bb4bh.rof_4__b4b.N7 rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[14] rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[13] rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N9 rof_2__br.bb4bh.rof_4__b4b.N10 rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[12] rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[11] rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[4] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[4] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[18]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[18]
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N0 rof_2__br.bb4bh.rof_5__b4b.N1 rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[19] rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[18] rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N3 rof_2__br.bb4bh.rof_5__b4b.N4 rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[17] rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[16] rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N6 rof_2__br.bb4bh.rof_5__b4b.N7 rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[15] rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[14] rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N9 rof_2__br.bb4bh.rof_5__b4b.N10 rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[13] rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[12] rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[6]
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[5] rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[5] rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[19]
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[19]
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N0 rof_2__br.bb4bh.rof_6__b4b.N1 rof_2__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[20] rof_2__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[19] rof_2__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N3 rof_2__br.bb4bh.rof_6__b4b.N4 rof_2__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[18] rof_2__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[17] rof_2__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_6__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N6 rof_2__br.bb4bh.rof_6__b4b.N7 rof_2__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[16] rof_2__br.bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[15] rof_2__br.bb4bh.rof_6__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_6__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N9 rof_2__br.bb4bh.rof_6__b4b.N10 rof_2__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[14] rof_2__br.bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[13] rof_2__br.bb4bh.rof_6__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[7]
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[6] rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[6] rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[20]
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[20]
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N0 rof_2__br.bb4bh.rof_7__b4b.N1 rof_2__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[21] rof_2__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[20] rof_2__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N3 rof_2__br.bb4bh.rof_7__b4b.N4 rof_2__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[19] rof_2__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[18] rof_2__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N6 rof_2__br.bb4bh.rof_7__b4b.N7 rof_2__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[17] rof_2__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[16] rof_2__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_7__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N9 rof_2__br.bb4bh.rof_7__b4b.N10 rof_2__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[15] rof_2__br.bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[14] rof_2__br.bb4bh.rof_7__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.cl_o
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[7] rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[7] rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 s_o[21]
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[21]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N0 rof_3__br.bb4bh.rof_0__b4b.N1 rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[22] rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[21] rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N3 rof_3__br.bb4bh.rof_0__b4b.N4 rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[20] rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[19] rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N6 rof_3__br.bb4bh.rof_0__b4b.N7 rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[18] rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[17] rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N9 rof_3__br.bb4bh.rof_0__b4b.N10 rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[16] rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[15] rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.cl_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.cl_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[22]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[22]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N0 rof_3__br.bb4bh.rof_1__b4b.N1 rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[23] rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[22] rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N3 rof_3__br.bb4bh.rof_1__b4b.N4 rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[21] rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[20] rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N6 rof_3__br.bb4bh.rof_1__b4b.N7 rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[19] rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[18] rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N9 rof_3__br.bb4bh.rof_1__b4b.N10 rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[17] rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[16] rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[1] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[1] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[23]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[23]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N0 rof_3__br.bb4bh.rof_2__b4b.N1 rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[24] rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[23] rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N3 rof_3__br.bb4bh.rof_2__b4b.N4 rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[22] rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[21] rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N6 rof_3__br.bb4bh.rof_2__b4b.N7 rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[20] rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[19] rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N9 rof_3__br.bb4bh.rof_2__b4b.N10 rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[18] rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[17] rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[2] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[2] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[24]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[24]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N0 rof_3__br.bb4bh.rof_3__b4b.N1 rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[25] rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[24] rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N3 rof_3__br.bb4bh.rof_3__b4b.N4 rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[23] rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[22] rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N6 rof_3__br.bb4bh.rof_3__b4b.N7 rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[21] rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[20] rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N9 rof_3__br.bb4bh.rof_3__b4b.N10 rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[19] rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[18] rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[25]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[25]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N0 rof_3__br.bb4bh.rof_4__b4b.N1 rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[26] rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[25] rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N3 rof_3__br.bb4bh.rof_4__b4b.N4 rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[24] rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[23] rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N6 rof_3__br.bb4bh.rof_4__b4b.N7 rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[22] rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[21] rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N9 rof_3__br.bb4bh.rof_4__b4b.N10 rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[20] rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[19] rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[4] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[4] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[26]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[26]
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N0 rof_3__br.bb4bh.rof_5__b4b.N1 rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[27] rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[26] rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N3 rof_3__br.bb4bh.rof_5__b4b.N4 rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[25] rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[24] rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N6 rof_3__br.bb4bh.rof_5__b4b.N7 rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[23] rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[22] rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N9 rof_3__br.bb4bh.rof_5__b4b.N10 rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[21] rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[20] rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[6]
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[5] rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[5] rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[27]
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[27]
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N0 rof_3__br.bb4bh.rof_6__b4b.N1 rof_3__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[28] rof_3__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[27] rof_3__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N3 rof_3__br.bb4bh.rof_6__b4b.N4 rof_3__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[26] rof_3__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[25] rof_3__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_6__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N6 rof_3__br.bb4bh.rof_6__b4b.N7 rof_3__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[24] rof_3__br.bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[23] rof_3__br.bb4bh.rof_6__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_6__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N9 rof_3__br.bb4bh.rof_6__b4b.N10 rof_3__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[22] rof_3__br.bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[21] rof_3__br.bb4bh.rof_6__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[7]
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[6] rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[6] rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[28]
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[28]
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N0 rof_3__br.bb4bh.rof_7__b4b.N1 rof_3__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[29] rof_3__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[28] rof_3__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N3 rof_3__br.bb4bh.rof_7__b4b.N4 rof_3__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[27] rof_3__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[26] rof_3__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N6 rof_3__br.bb4bh.rof_7__b4b.N7 rof_3__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[25] rof_3__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[24] rof_3__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_7__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N9 rof_3__br.bb4bh.rof_7__b4b.N10 rof_3__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[23] rof_3__br.bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[22] rof_3__br.bb4bh.rof_7__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.cl_o
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[7] rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[7] rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 s_o[29]
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[29]
10 1
01 1
.names y_i[31] signed_i rof_4__br.bb4bh.rof_2__b4b.y_i[1]
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N0 rof_4__br.bb4bh.rof_0__b4b.N1 rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[30] rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[29] rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N3 rof_4__br.bb4bh.rof_0__b4b.N4 rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[28] rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[27] rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N6 rof_4__br.bb4bh.rof_0__b4b.N7 rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[26] rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[25] rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N9 rof_4__br.bb4bh.rof_0__b4b.N10 rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[24] rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[23] rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.cl_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.cl_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[30]
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[30]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N0 rof_4__br.bb4bh.rof_1__b4b.N1 rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[31] rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[30] rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N3 rof_4__br.bb4bh.rof_1__b4b.N4 rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[29] rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[28] rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N6 rof_4__br.bb4bh.rof_1__b4b.N7 rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[27] rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[26] rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N9 rof_4__br.bb4bh.rof_1__b4b.N10 rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[25] rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[24] rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[1] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[1] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[31]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[31]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N0 rof_4__br.bb4bh.rof_2__b4b.N1 rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] rof_4__br.bb4bh.rof_2__b4b.y_i[1] rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[31] rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N3 rof_4__br.bb4bh.rof_2__b4b.N4 rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[30] rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[29] rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N6 rof_4__br.bb4bh.rof_2__b4b.N7 rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[28] rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[27] rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N9 rof_4__br.bb4bh.rof_2__b4b.N10 rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[26] rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[25] rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[2] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[2] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[32]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[32]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N0 rof_4__br.bb4bh.rof_3__b4b.N1 rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[4] rof_4__br.bb4bh.rof_2__b4b.y_i[1] rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N3 rof_4__br.bb4bh.rof_3__b4b.N4 rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[31] rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[30] rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N6 rof_4__br.bb4bh.rof_3__b4b.N7 rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[29] rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[28] rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N9 rof_4__br.bb4bh.rof_3__b4b.N10 rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[27] rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[26] rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[33]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[33]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N3 rof_4__br.bb4bh.rof_4__b4b.N4 rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] rof_4__br.bb4bh.rof_2__b4b.y_i[1] rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[31] rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N6 rof_4__br.bb4bh.rof_4__b4b.N7 rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[30] rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[29] rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N9 rof_4__br.bb4bh.rof_4__b4b.N10 rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[28] rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[27] rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.cl_o
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[4] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[4] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[34]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[34]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names rof_5__br.bb4bh.rof_0__b4b.N1 rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
0 1
.names rof_5__br.bb4bh.rof_0__b4b.N7 SDN_i[6] rof_5__br.bb4bh.rof_0__b4b.N1
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N3 rof_5__br.bb4bh.rof_0__b4b.N6 rof_5__br.bb4bh.rof_0__b4b.N7
1- 1
-1 1
.names SDN_i[7] rof_4__br.bb4bh.rof_2__b4b.y_i[1] rof_5__br.bb4bh.rof_0__b4b.N6
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N10 SDN_i[9] rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N8 rof_5__br.bb4bh.rof_0__b4b.N9 rof_5__br.bb4bh.rof_0__b4b.N10
1- 1
-1 1
.names SDN_i[11] y_i[31] rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names SDN_i[10] y_i[30] rof_5__br.bb4bh.rof_0__b4b.N9
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N13 SDN_i[12] rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N11 rof_5__br.bb4bh.rof_0__b4b.N12 rof_5__br.bb4bh.rof_0__b4b.N13
1- 1
-1 1
.names SDN_i[14] y_i[29] rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names SDN_i[13] y_i[28] rof_5__br.bb4bh.rof_0__b4b.N12
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.cl_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.cl_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[35]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[35]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N2 SDN_i[9] rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N0 rof_5__br.bb4bh.rof_1__b4b.N1 rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[11] rof_4__br.bb4bh.rof_2__b4b.y_i[1] rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[10] y_i[31] rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_1__b4b.N5 SDN_i[12] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N3 rof_5__br.bb4bh.rof_1__b4b.N4 rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_i[30] rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[13] y_i[29] rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[1] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[1] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[36]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[36]
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N0 rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
0 1
.names rof_5__br.bb4bh.rof_2__b4b.N3 SDN_i[9] rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N0 rof_5__br.bb4bh.rof_2__b4b.N2 rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[10] rof_4__br.bb4bh.rof_2__b4b.y_i[1] rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_2__b4b.N6 SDN_i[12] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N4 rof_5__br.bb4bh.rof_2__b4b.N5 rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_i[31] rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names SDN_i[13] y_i[30] rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[2] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[2] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[37]
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[37]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N2 SDN_i[12] c_o[38]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N0 rof_5__br.bb4bh.rof_3__b4b.N1 rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[14] rof_4__br.bb4bh.rof_2__b4b.y_i[1] rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[13] y_i[31] rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_4__b4b.N0 s_o[39]
0 1
.names rof_5__br.bb4bh.rof_4__b4b.N3 SDN_i[12] rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N0 rof_5__br.bb4bh.rof_4__b4b.N2 rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[13] rof_4__br.bb4bh.rof_2__b4b.y_i[1] rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names $false cl_o
1 1
.names $false c_o[40]
1 1
.names $false c_o[39]
1 1
.names $false c_o[2]
1 1
.names $true s_o[40]
1 1
.end

.model bsg_mul_B4B_rep_rep_6_42_2a231b130d0800_n2_32_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] c_o[8] c_o[9] c_o[10] c_o[11] c_o[12] c_o[13] c_o[14] c_o[15] c_o[16] c_o[17] c_o[18] c_o[19] c_o[20] c_o[21] c_o[22] c_o[23] c_o[24] c_o[25] c_o[26] c_o[27] c_o[28] c_o[29] c_o[30] c_o[31] c_o[32] c_o[33] c_o[34] c_o[35] c_o[36] c_o[37] c_o[38] c_o[39] c_o[40] c_o[41] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] s_o[16] s_o[17] s_o[18] s_o[19] s_o[20] s_o[21] s_o[22] s_o[23] s_o[24] s_o[25] s_o[26] s_o[27] s_o[28] s_o[29] s_o[30] s_o[31] s_o[32] s_o[33] s_o[34] s_o[35] s_o[36] s_o[37] s_o[38] s_o[39] s_o[40] s_o[41]
.names $false
.names $true
1
.names $undef
.names rof_5__br.bb4bh.ci_local[4] rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names c_o[40] s_o[40]
0 1
.names cr_i SDN_i[0] c_o[0]
11 1
.names cr_i SDN_i[0] s_o[0]
10 1
01 1
.names rof_0__br.bb4bh.rof_2__b4b.N0 SDN_i[3] rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names SDN_i[5] y_i[0] rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i SDN_i[3] rof_0__br.bb4bh.ci_local[3]
11 1
.names rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i SDN_i[3] s_o[2]
10 1
01 1
.names rof_0__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_3__b4b.N0 rof_0__br.bb4bh.rof_3__b4b.N1 rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[1] rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[0] rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_0__br.bb4bh.ci_local[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 c_o[3]
11 1
.names rof_0__br.bb4bh.ci_local[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 s_o[3]
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.N0 rof_0__br.bb4bh.rof_4__b4b.N1 rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[2] rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[1] rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_4__b4b.N3 SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names SDN_i[8] y_i[0] rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 s_o[4]
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N0 rof_0__br.bb4bh.rof_5__b4b.N1 rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[3] rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[2] rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N3 rof_0__br.bb4bh.rof_5__b4b.N4 rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[1] rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[0] rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_0__br.bb4bh.ci_local[6]
11 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.ci_local[5] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 c_o[5]
11 1
.names rof_0__br.bb4bh.ci_local[5] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 s_o[5]
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.N0 rof_0__br.bb4bh.rof_6__b4b.N1 rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[4] rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[3] rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.N3 rof_0__br.bb4bh.rof_6__b4b.N4 rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[2] rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[1] rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_6__b4b.N6 SDN_i[9] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names SDN_i[11] y_i[0] rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names SDN_i[9] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names SDN_i[9] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__br.bb4bh.ci_local[6] rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.ci_local[6] rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N0 rof_0__br.bb4bh.rof_7__b4b.N1 rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[5] rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[4] rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N3 rof_0__br.bb4bh.rof_7__b4b.N4 rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[3] rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[2] rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N6 rof_0__br.bb4bh.rof_7__b4b.N7 rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[1] rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[0] rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.cl_o
10 1
01 1
.names rof_0__br.bb4bh.ci_local[7] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o c_o[7]
11 1
.names rof_0__br.bb4bh.ci_local[7] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o s_o[7]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N0 rof_1__br.bb4bh.rof_0__b4b.N1 rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[6] rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[5] rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N3 rof_1__br.bb4bh.rof_0__b4b.N4 rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[4] rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[3] rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N6 rof_1__br.bb4bh.rof_0__b4b.N7 rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[2] rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[1] rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names SDN_i[14] y_i[0] rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__br.bb4bh.cl_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.cl_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[8]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[8]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N0 rof_1__br.bb4bh.rof_1__b4b.N1 rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[7] rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[6] rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N3 rof_1__br.bb4bh.rof_1__b4b.N4 rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[5] rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[4] rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N6 rof_1__br.bb4bh.rof_1__b4b.N7 rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[3] rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[2] rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N9 rof_1__br.bb4bh.rof_1__b4b.N10 rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[1] rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[0] rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[1] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[1] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[9]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[9]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N0 rof_1__br.bb4bh.rof_2__b4b.N1 rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[8] rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[7] rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N3 rof_1__br.bb4bh.rof_2__b4b.N4 rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[6] rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[5] rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N6 rof_1__br.bb4bh.rof_2__b4b.N7 rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[4] rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[3] rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N9 rof_1__br.bb4bh.rof_2__b4b.N10 rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[2] rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[1] rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[2] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[2] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[10]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[10]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N0 rof_1__br.bb4bh.rof_3__b4b.N1 rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[9] rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[8] rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N3 rof_1__br.bb4bh.rof_3__b4b.N4 rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[7] rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[6] rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N6 rof_1__br.bb4bh.rof_3__b4b.N7 rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[5] rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[4] rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N9 rof_1__br.bb4bh.rof_3__b4b.N10 rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[3] rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[2] rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[11]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[11]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N0 rof_1__br.bb4bh.rof_4__b4b.N1 rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[10] rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[9] rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N3 rof_1__br.bb4bh.rof_4__b4b.N4 rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[8] rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[7] rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N6 rof_1__br.bb4bh.rof_4__b4b.N7 rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[6] rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[5] rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N9 rof_1__br.bb4bh.rof_4__b4b.N10 rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[4] rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[3] rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.cl_o
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[4] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[4] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[12]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[12]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N0 rof_2__br.bb4bh.rof_0__b4b.N1 rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[11] rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[10] rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N3 rof_2__br.bb4bh.rof_0__b4b.N4 rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[9] rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[8] rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N6 rof_2__br.bb4bh.rof_0__b4b.N7 rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[7] rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[6] rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N9 rof_2__br.bb4bh.rof_0__b4b.N10 rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[5] rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[4] rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.cl_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.cl_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[13]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[13]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N0 rof_2__br.bb4bh.rof_1__b4b.N1 rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[12] rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[11] rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N3 rof_2__br.bb4bh.rof_1__b4b.N4 rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[10] rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[9] rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N6 rof_2__br.bb4bh.rof_1__b4b.N7 rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[8] rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[7] rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N9 rof_2__br.bb4bh.rof_1__b4b.N10 rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[6] rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[5] rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[1] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[1] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[14]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[14]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N0 rof_2__br.bb4bh.rof_2__b4b.N1 rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[13] rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[12] rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N3 rof_2__br.bb4bh.rof_2__b4b.N4 rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[11] rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[10] rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N6 rof_2__br.bb4bh.rof_2__b4b.N7 rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[9] rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[8] rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N9 rof_2__br.bb4bh.rof_2__b4b.N10 rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[7] rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[6] rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[2] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[2] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[15]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[15]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N0 rof_2__br.bb4bh.rof_3__b4b.N1 rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[14] rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[13] rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N3 rof_2__br.bb4bh.rof_3__b4b.N4 rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[12] rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[11] rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N6 rof_2__br.bb4bh.rof_3__b4b.N7 rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[10] rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[9] rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N9 rof_2__br.bb4bh.rof_3__b4b.N10 rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[8] rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[7] rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[16]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[16]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N0 rof_2__br.bb4bh.rof_4__b4b.N1 rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[15] rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[14] rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N3 rof_2__br.bb4bh.rof_4__b4b.N4 rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[13] rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[12] rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N6 rof_2__br.bb4bh.rof_4__b4b.N7 rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[11] rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[10] rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N9 rof_2__br.bb4bh.rof_4__b4b.N10 rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[9] rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[8] rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[4] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[4] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[17]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[17]
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N0 rof_2__br.bb4bh.rof_5__b4b.N1 rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[16] rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[15] rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N3 rof_2__br.bb4bh.rof_5__b4b.N4 rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[14] rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[13] rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N6 rof_2__br.bb4bh.rof_5__b4b.N7 rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[12] rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[11] rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N9 rof_2__br.bb4bh.rof_5__b4b.N10 rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[10] rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[9] rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.cl_o
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[5] rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[5] rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[18]
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[18]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N0 rof_3__br.bb4bh.rof_0__b4b.N1 rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[17] rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[16] rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N3 rof_3__br.bb4bh.rof_0__b4b.N4 rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[15] rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[14] rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N6 rof_3__br.bb4bh.rof_0__b4b.N7 rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[13] rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[12] rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N9 rof_3__br.bb4bh.rof_0__b4b.N10 rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[11] rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[10] rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.cl_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.cl_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[19]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[19]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N0 rof_3__br.bb4bh.rof_1__b4b.N1 rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[18] rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[17] rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N3 rof_3__br.bb4bh.rof_1__b4b.N4 rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[16] rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[15] rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N6 rof_3__br.bb4bh.rof_1__b4b.N7 rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[14] rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[13] rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N9 rof_3__br.bb4bh.rof_1__b4b.N10 rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[12] rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[11] rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[1] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[1] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[20]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[20]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N0 rof_3__br.bb4bh.rof_2__b4b.N1 rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[19] rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[18] rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N3 rof_3__br.bb4bh.rof_2__b4b.N4 rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[17] rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[16] rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N6 rof_3__br.bb4bh.rof_2__b4b.N7 rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[15] rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[14] rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N9 rof_3__br.bb4bh.rof_2__b4b.N10 rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[13] rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[12] rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[2] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[2] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[21]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[21]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N0 rof_3__br.bb4bh.rof_3__b4b.N1 rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[20] rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[19] rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N3 rof_3__br.bb4bh.rof_3__b4b.N4 rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[18] rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[17] rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N6 rof_3__br.bb4bh.rof_3__b4b.N7 rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[16] rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[15] rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N9 rof_3__br.bb4bh.rof_3__b4b.N10 rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[14] rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[13] rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[22]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[22]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N0 rof_3__br.bb4bh.rof_4__b4b.N1 rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[21] rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[20] rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N3 rof_3__br.bb4bh.rof_4__b4b.N4 rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[19] rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[18] rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N6 rof_3__br.bb4bh.rof_4__b4b.N7 rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[17] rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[16] rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N9 rof_3__br.bb4bh.rof_4__b4b.N10 rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[15] rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[14] rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[4] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[4] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[23]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[23]
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N0 rof_3__br.bb4bh.rof_5__b4b.N1 rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[22] rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[21] rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N3 rof_3__br.bb4bh.rof_5__b4b.N4 rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[20] rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[19] rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N6 rof_3__br.bb4bh.rof_5__b4b.N7 rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[18] rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[17] rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N9 rof_3__br.bb4bh.rof_5__b4b.N10 rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[16] rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[15] rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[6]
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[5] rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[5] rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[24]
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[24]
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N0 rof_3__br.bb4bh.rof_6__b4b.N1 rof_3__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[23] rof_3__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[22] rof_3__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N3 rof_3__br.bb4bh.rof_6__b4b.N4 rof_3__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[21] rof_3__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[20] rof_3__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_6__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N6 rof_3__br.bb4bh.rof_6__b4b.N7 rof_3__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[19] rof_3__br.bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[18] rof_3__br.bb4bh.rof_6__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_6__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.N9 rof_3__br.bb4bh.rof_6__b4b.N10 rof_3__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[17] rof_3__br.bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[16] rof_3__br.bb4bh.rof_6__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[7]
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[6] rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[6] rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[25]
10 1
01 1
.names rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[25]
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N0 rof_3__br.bb4bh.rof_7__b4b.N1 rof_3__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[24] rof_3__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[23] rof_3__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N3 rof_3__br.bb4bh.rof_7__b4b.N4 rof_3__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[22] rof_3__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[21] rof_3__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N6 rof_3__br.bb4bh.rof_7__b4b.N7 rof_3__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[20] rof_3__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[19] rof_3__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_7__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.N9 rof_3__br.bb4bh.rof_7__b4b.N10 rof_3__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[18] rof_3__br.bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[17] rof_3__br.bb4bh.rof_7__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.cl_o
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[7] rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[7] rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 s_o[26]
10 1
01 1
.names rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[26]
10 1
01 1
.names y_i[31] signed_i rof_4__br.bb4bh.rof_7__b4b.y_i[1]
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N0 rof_4__br.bb4bh.rof_0__b4b.N1 rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[25] rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[24] rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N3 rof_4__br.bb4bh.rof_0__b4b.N4 rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[23] rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[22] rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N6 rof_4__br.bb4bh.rof_0__b4b.N7 rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[21] rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[20] rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N9 rof_4__br.bb4bh.rof_0__b4b.N10 rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[19] rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[18] rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.cl_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.cl_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[27]
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[27]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N0 rof_4__br.bb4bh.rof_1__b4b.N1 rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[26] rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[25] rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N3 rof_4__br.bb4bh.rof_1__b4b.N4 rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[24] rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[23] rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N6 rof_4__br.bb4bh.rof_1__b4b.N7 rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[22] rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[21] rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N9 rof_4__br.bb4bh.rof_1__b4b.N10 rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[20] rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[19] rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[1] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[1] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[28]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[28]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N0 rof_4__br.bb4bh.rof_2__b4b.N1 rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[27] rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[26] rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N3 rof_4__br.bb4bh.rof_2__b4b.N4 rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[25] rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[24] rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N6 rof_4__br.bb4bh.rof_2__b4b.N7 rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[23] rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[22] rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N9 rof_4__br.bb4bh.rof_2__b4b.N10 rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[21] rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[20] rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[2] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[2] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[29]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[29]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N0 rof_4__br.bb4bh.rof_3__b4b.N1 rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[28] rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[27] rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N3 rof_4__br.bb4bh.rof_3__b4b.N4 rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[26] rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[25] rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N6 rof_4__br.bb4bh.rof_3__b4b.N7 rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[24] rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[23] rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N9 rof_4__br.bb4bh.rof_3__b4b.N10 rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[22] rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[21] rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[30]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[30]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N0 rof_4__br.bb4bh.rof_4__b4b.N1 rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[29] rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[28] rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N3 rof_4__br.bb4bh.rof_4__b4b.N4 rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[27] rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[26] rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N6 rof_4__br.bb4bh.rof_4__b4b.N7 rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[25] rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[24] rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N9 rof_4__br.bb4bh.rof_4__b4b.N10 rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[23] rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[22] rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[4] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[4] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[31]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[31]
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N0 rof_4__br.bb4bh.rof_5__b4b.N1 rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[30] rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[29] rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N3 rof_4__br.bb4bh.rof_5__b4b.N4 rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[28] rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[27] rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N6 rof_4__br.bb4bh.rof_5__b4b.N7 rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[26] rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[25] rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N9 rof_4__br.bb4bh.rof_5__b4b.N10 rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[24] rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[23] rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[6]
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[5] rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[5] rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[32]
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[32]
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N0 rof_4__br.bb4bh.rof_6__b4b.N1 rof_4__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[31] rof_4__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[30] rof_4__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N3 rof_4__br.bb4bh.rof_6__b4b.N4 rof_4__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[29] rof_4__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[28] rof_4__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_6__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N6 rof_4__br.bb4bh.rof_6__b4b.N7 rof_4__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[27] rof_4__br.bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[26] rof_4__br.bb4bh.rof_6__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_6__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N9 rof_4__br.bb4bh.rof_6__b4b.N10 rof_4__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[25] rof_4__br.bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[24] rof_4__br.bb4bh.rof_6__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[7]
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[6] rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[6] rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[33]
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[33]
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N0 rof_4__br.bb4bh.rof_7__b4b.N1 rof_4__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_4__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[31] rof_4__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N3 rof_4__br.bb4bh.rof_7__b4b.N4 rof_4__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[30] rof_4__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[29] rof_4__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N6 rof_4__br.bb4bh.rof_7__b4b.N7 rof_4__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[28] rof_4__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[27] rof_4__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_7__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N9 rof_4__br.bb4bh.rof_7__b4b.N10 rof_4__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[26] rof_4__br.bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[25] rof_4__br.bb4bh.rof_7__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.cl_o
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[7] rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[7] rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 s_o[34]
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[34]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N0 rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names rof_5__br.bb4bh.rof_0__b4b.N3 SDN_i[3] rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N0 rof_5__br.bb4bh.rof_0__b4b.N2 rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names SDN_i[4] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N6 SDN_i[6] rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N4 rof_5__br.bb4bh.rof_0__b4b.N5 rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names SDN_i[8] y_i[31] rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names SDN_i[7] y_i[30] rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N9 SDN_i[9] rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N7 rof_5__br.bb4bh.rof_0__b4b.N8 rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names SDN_i[11] y_i[29] rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names SDN_i[10] y_i[28] rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N12 SDN_i[12] rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N10 rof_5__br.bb4bh.rof_0__b4b.N11 rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names SDN_i[14] y_i[27] rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names SDN_i[13] y_i[26] rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.cl_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.cl_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[35]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[35]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N2 SDN_i[6] rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N0 rof_5__br.bb4bh.rof_1__b4b.N1 rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[8] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[7] y_i[31] rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_1__b4b.N5 SDN_i[9] rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N3 rof_5__br.bb4bh.rof_1__b4b.N4 rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[11] y_i[30] rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[10] y_i[29] rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_5__br.bb4bh.rof_1__b4b.N8 SDN_i[12] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N6 rof_5__br.bb4bh.rof_1__b4b.N7 rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[14] y_i[28] rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[13] y_i[27] rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[1] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[1] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[36]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[36]
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N0 rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names rof_5__br.bb4bh.rof_2__b4b.N3 SDN_i[6] rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N0 rof_5__br.bb4bh.rof_2__b4b.N2 rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[7] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_2__b4b.N6 SDN_i[9] rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N4 rof_5__br.bb4bh.rof_2__b4b.N5 rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[11] y_i[31] rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names SDN_i[10] y_i[30] rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_2__b4b.N9 SDN_i[12] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N7 rof_5__br.bb4bh.rof_2__b4b.N8 rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names SDN_i[14] y_i[29] rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names SDN_i[13] y_i[28] rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_5__br.bb4bh.ci_local[3]
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[2] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[2] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[37]
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[37]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N2 SDN_i[9] rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N0 rof_5__br.bb4bh.rof_3__b4b.N1 rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[11] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[10] y_i[31] rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_3__b4b.N5 SDN_i[12] rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N3 rof_5__br.bb4bh.rof_3__b4b.N4 rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_i[30] rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[13] y_i[29] rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[3] rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[3] rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[38]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[38]
10 1
01 1
.names rof_5__br.bb4bh.rof_4__b4b.N0 rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names rof_5__br.bb4bh.rof_4__b4b.N3 SDN_i[9] rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N0 rof_5__br.bb4bh.rof_4__b4b.N2 rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[10] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_4__b4b.N6 SDN_i[12] rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_4__b4b.N4 rof_5__br.bb4bh.rof_4__b4b.N5 rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_i[31] rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names SDN_i[13] y_i[30] rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[4] rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[4] rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[39]
10 1
01 1
.names rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[39]
10 1
01 1
.names rof_5__br.bb4bh.rof_5__b4b.N2 SDN_i[12] c_o[40]
10 1
01 1
.names rof_5__br.bb4bh.rof_5__b4b.N0 rof_5__br.bb4bh.rof_5__b4b.N1 rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[14] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[13] y_i[31] rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_6__b4b.N0 s_o[41]
0 1
.names rof_5__br.bb4bh.rof_6__b4b.N3 SDN_i[12] rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_5__b4b.N0 rof_5__br.bb4bh.rof_6__b4b.N2 rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names SDN_i[13] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names $false cl_o
1 1
.names $false c_o[4]
1 1
.names $false c_o[41]
1 1
.names $false c_o[2]
1 1
.names $false c_o[1]
1 1
.names $false s_o[1]
1 1
.end

.model bsg_mul_B4B_rep_rep_6_43_2b231b15100800_n2_32_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] c_o[8] c_o[9] c_o[10] c_o[11] c_o[12] c_o[13] c_o[14] c_o[15] c_o[16] c_o[17] c_o[18] c_o[19] c_o[20] c_o[21] c_o[22] c_o[23] c_o[24] c_o[25] c_o[26] c_o[27] c_o[28] c_o[29] c_o[30] c_o[31] c_o[32] c_o[33] c_o[34] c_o[35] c_o[36] c_o[37] c_o[38] c_o[39] c_o[40] c_o[41] c_o[42] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] s_o[16] s_o[17] s_o[18] s_o[19] s_o[20] s_o[21] s_o[22] s_o[23] s_o[24] s_o[25] s_o[26] s_o[27] s_o[28] s_o[29] s_o[30] s_o[31] s_o[32] s_o[33] s_o[34] s_o[35] s_o[36] s_o[37] s_o[38] s_o[39] s_o[40] s_o[41] s_o[42]
.names $false
.names $true
1
.names $undef
.names rof_5__br.bb4bh.ci_local[4] rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names c_o[40] s_o[40]
0 1
.names cr_i SDN_i[0] c_o[0]
11 1
.names cr_i SDN_i[0] s_o[0]
10 1
01 1
.names rof_0__br.bb4bh.rof_2__b4b.N0 SDN_i[3] rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names SDN_i[5] y_i[0] rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i SDN_i[3] rof_0__br.bb4bh.ci_local[3]
11 1
.names rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i SDN_i[3] s_o[2]
10 1
01 1
.names rof_0__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_3__b4b.N0 rof_0__br.bb4bh.rof_3__b4b.N1 rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[1] rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[0] rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_0__br.bb4bh.ci_local[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 c_o[3]
11 1
.names rof_0__br.bb4bh.ci_local[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 s_o[3]
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.N0 rof_0__br.bb4bh.rof_4__b4b.N1 rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[2] rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[1] rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_4__b4b.N3 SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names SDN_i[8] y_i[0] rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 s_o[4]
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N0 rof_0__br.bb4bh.rof_5__b4b.N1 rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[3] rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[2] rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N3 rof_0__br.bb4bh.rof_5__b4b.N4 rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[1] rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[0] rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_0__br.bb4bh.ci_local[6]
11 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.ci_local[5] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 c_o[5]
11 1
.names rof_0__br.bb4bh.ci_local[5] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 s_o[5]
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.N0 rof_0__br.bb4bh.rof_6__b4b.N1 rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[4] rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[3] rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.N3 rof_0__br.bb4bh.rof_6__b4b.N4 rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[2] rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[1] rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_6__b4b.N6 SDN_i[9] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names SDN_i[11] y_i[0] rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names SDN_i[9] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names SDN_i[9] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__br.bb4bh.ci_local[6] rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.ci_local[6] rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N0 rof_0__br.bb4bh.rof_7__b4b.N1 rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[5] rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[4] rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N3 rof_0__br.bb4bh.rof_7__b4b.N4 rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[3] rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[2] rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N6 rof_0__br.bb4bh.rof_7__b4b.N7 rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[1] rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[0] rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.cl_o
10 1
01 1
.names rof_0__br.bb4bh.ci_local[7] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o c_o[7]
11 1
.names rof_0__br.bb4bh.ci_local[7] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o s_o[7]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N0 rof_1__br.bb4bh.rof_0__b4b.N1 rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[6] rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[5] rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N3 rof_1__br.bb4bh.rof_0__b4b.N4 rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[4] rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[3] rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N6 rof_1__br.bb4bh.rof_0__b4b.N7 rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[2] rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[1] rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names SDN_i[14] y_i[0] rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__br.bb4bh.cl_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.cl_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[8]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[8]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N0 rof_1__br.bb4bh.rof_1__b4b.N1 rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[7] rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[6] rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N3 rof_1__br.bb4bh.rof_1__b4b.N4 rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[5] rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[4] rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N6 rof_1__br.bb4bh.rof_1__b4b.N7 rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[3] rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[2] rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N9 rof_1__br.bb4bh.rof_1__b4b.N10 rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[1] rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[0] rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[1] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[1] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[9]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[9]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N0 rof_1__br.bb4bh.rof_2__b4b.N1 rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[8] rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[7] rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N3 rof_1__br.bb4bh.rof_2__b4b.N4 rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[6] rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[5] rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N6 rof_1__br.bb4bh.rof_2__b4b.N7 rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[4] rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[3] rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N9 rof_1__br.bb4bh.rof_2__b4b.N10 rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[2] rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[1] rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[2] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[2] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[10]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[10]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N0 rof_1__br.bb4bh.rof_3__b4b.N1 rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[9] rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[8] rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N3 rof_1__br.bb4bh.rof_3__b4b.N4 rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[7] rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[6] rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N6 rof_1__br.bb4bh.rof_3__b4b.N7 rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[5] rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[4] rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N9 rof_1__br.bb4bh.rof_3__b4b.N10 rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[3] rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[2] rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[11]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[11]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N0 rof_1__br.bb4bh.rof_4__b4b.N1 rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[10] rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[9] rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N3 rof_1__br.bb4bh.rof_4__b4b.N4 rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[8] rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[7] rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N6 rof_1__br.bb4bh.rof_4__b4b.N7 rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[6] rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[5] rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N9 rof_1__br.bb4bh.rof_4__b4b.N10 rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[4] rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[3] rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[4] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[4] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[12]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[12]
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N0 rof_1__br.bb4bh.rof_5__b4b.N1 rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[11] rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[10] rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N3 rof_1__br.bb4bh.rof_5__b4b.N4 rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[9] rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[8] rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N6 rof_1__br.bb4bh.rof_5__b4b.N7 rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[7] rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[6] rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N9 rof_1__br.bb4bh.rof_5__b4b.N10 rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[5] rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[4] rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[5] rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[5] rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[13]
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[13]
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N0 rof_1__br.bb4bh.rof_6__b4b.N1 rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[12] rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[11] rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N3 rof_1__br.bb4bh.rof_6__b4b.N4 rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[10] rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[9] rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_6__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N6 rof_1__br.bb4bh.rof_6__b4b.N7 rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[8] rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[7] rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_6__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N9 rof_1__br.bb4bh.rof_6__b4b.N10 rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[6] rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[5] rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[6] rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[6] rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[14]
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[14]
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N0 rof_1__br.bb4bh.rof_7__b4b.N1 rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[13] rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[12] rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N3 rof_1__br.bb4bh.rof_7__b4b.N4 rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[11] rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[10] rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N6 rof_1__br.bb4bh.rof_7__b4b.N7 rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[9] rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[8] rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_7__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N9 rof_1__br.bb4bh.rof_7__b4b.N10 rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[7] rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[6] rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.cl_o
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[7] rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[7] rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 s_o[15]
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[15]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N0 rof_2__br.bb4bh.rof_0__b4b.N1 rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[14] rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[13] rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N3 rof_2__br.bb4bh.rof_0__b4b.N4 rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[12] rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[11] rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N6 rof_2__br.bb4bh.rof_0__b4b.N7 rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[10] rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[9] rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N9 rof_2__br.bb4bh.rof_0__b4b.N10 rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[8] rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[7] rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.cl_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.cl_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[16]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[16]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N0 rof_2__br.bb4bh.rof_1__b4b.N1 rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[15] rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[14] rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N3 rof_2__br.bb4bh.rof_1__b4b.N4 rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[13] rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[12] rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N6 rof_2__br.bb4bh.rof_1__b4b.N7 rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[11] rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[10] rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N9 rof_2__br.bb4bh.rof_1__b4b.N10 rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[9] rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[8] rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[1] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[1] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[17]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[17]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N0 rof_2__br.bb4bh.rof_2__b4b.N1 rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[16] rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[15] rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N3 rof_2__br.bb4bh.rof_2__b4b.N4 rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[14] rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[13] rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N6 rof_2__br.bb4bh.rof_2__b4b.N7 rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[12] rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[11] rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N9 rof_2__br.bb4bh.rof_2__b4b.N10 rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[10] rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[9] rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[2] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[2] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[18]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[18]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N0 rof_2__br.bb4bh.rof_3__b4b.N1 rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[17] rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[16] rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N3 rof_2__br.bb4bh.rof_3__b4b.N4 rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[15] rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[14] rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N6 rof_2__br.bb4bh.rof_3__b4b.N7 rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[13] rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[12] rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N9 rof_2__br.bb4bh.rof_3__b4b.N10 rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[11] rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[10] rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[19]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[19]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N0 rof_2__br.bb4bh.rof_4__b4b.N1 rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[18] rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[17] rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N3 rof_2__br.bb4bh.rof_4__b4b.N4 rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[16] rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[15] rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N6 rof_2__br.bb4bh.rof_4__b4b.N7 rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[14] rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[13] rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N9 rof_2__br.bb4bh.rof_4__b4b.N10 rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[12] rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[11] rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.cl_o
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[4] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[4] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[20]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[20]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N0 rof_3__br.bb4bh.rof_0__b4b.N1 rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[19] rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[18] rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N3 rof_3__br.bb4bh.rof_0__b4b.N4 rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[17] rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[16] rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N6 rof_3__br.bb4bh.rof_0__b4b.N7 rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[15] rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[14] rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N9 rof_3__br.bb4bh.rof_0__b4b.N10 rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[13] rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[12] rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.cl_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.cl_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[21]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[21]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N0 rof_3__br.bb4bh.rof_1__b4b.N1 rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[20] rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[19] rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N3 rof_3__br.bb4bh.rof_1__b4b.N4 rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[18] rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[17] rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N6 rof_3__br.bb4bh.rof_1__b4b.N7 rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[16] rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[15] rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N9 rof_3__br.bb4bh.rof_1__b4b.N10 rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[14] rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[13] rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[1] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[1] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[22]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[22]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N0 rof_3__br.bb4bh.rof_2__b4b.N1 rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[21] rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[20] rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N3 rof_3__br.bb4bh.rof_2__b4b.N4 rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[19] rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[18] rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N6 rof_3__br.bb4bh.rof_2__b4b.N7 rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[17] rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[16] rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N9 rof_3__br.bb4bh.rof_2__b4b.N10 rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[15] rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[14] rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[2] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[2] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[23]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[23]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N0 rof_3__br.bb4bh.rof_3__b4b.N1 rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[22] rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[21] rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N3 rof_3__br.bb4bh.rof_3__b4b.N4 rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[20] rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[19] rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N6 rof_3__br.bb4bh.rof_3__b4b.N7 rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[18] rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[17] rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N9 rof_3__br.bb4bh.rof_3__b4b.N10 rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[16] rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[15] rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[24]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[24]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N0 rof_3__br.bb4bh.rof_4__b4b.N1 rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[23] rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[22] rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N3 rof_3__br.bb4bh.rof_4__b4b.N4 rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[21] rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[20] rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N6 rof_3__br.bb4bh.rof_4__b4b.N7 rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[19] rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[18] rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N9 rof_3__br.bb4bh.rof_4__b4b.N10 rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[17] rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[16] rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[4] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[4] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[25]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[25]
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N0 rof_3__br.bb4bh.rof_5__b4b.N1 rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[24] rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[23] rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N3 rof_3__br.bb4bh.rof_5__b4b.N4 rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[22] rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[21] rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N6 rof_3__br.bb4bh.rof_5__b4b.N7 rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[20] rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[19] rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.N9 rof_3__br.bb4bh.rof_5__b4b.N10 rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[18] rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[17] rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.cl_o
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[5] rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[5] rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[26]
10 1
01 1
.names rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[26]
10 1
01 1
.names y_i[31] signed_i rof_4__br.bb4bh.rof_7__b4b.y_i[1]
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N0 rof_4__br.bb4bh.rof_0__b4b.N1 rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[25] rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[24] rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N3 rof_4__br.bb4bh.rof_0__b4b.N4 rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[23] rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[22] rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N6 rof_4__br.bb4bh.rof_0__b4b.N7 rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[21] rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[20] rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N9 rof_4__br.bb4bh.rof_0__b4b.N10 rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[19] rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[18] rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.cl_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.cl_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[27]
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[27]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N0 rof_4__br.bb4bh.rof_1__b4b.N1 rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[26] rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[25] rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N3 rof_4__br.bb4bh.rof_1__b4b.N4 rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[24] rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[23] rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N6 rof_4__br.bb4bh.rof_1__b4b.N7 rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[22] rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[21] rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N9 rof_4__br.bb4bh.rof_1__b4b.N10 rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[20] rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[19] rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[1] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[1] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[28]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[28]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N0 rof_4__br.bb4bh.rof_2__b4b.N1 rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[27] rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[26] rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N3 rof_4__br.bb4bh.rof_2__b4b.N4 rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[25] rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[24] rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N6 rof_4__br.bb4bh.rof_2__b4b.N7 rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[23] rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[22] rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N9 rof_4__br.bb4bh.rof_2__b4b.N10 rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[21] rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[20] rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[2] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[2] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[29]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[29]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N0 rof_4__br.bb4bh.rof_3__b4b.N1 rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[28] rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[27] rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N3 rof_4__br.bb4bh.rof_3__b4b.N4 rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[26] rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[25] rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N6 rof_4__br.bb4bh.rof_3__b4b.N7 rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[24] rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[23] rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N9 rof_4__br.bb4bh.rof_3__b4b.N10 rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[22] rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[21] rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[30]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[30]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N0 rof_4__br.bb4bh.rof_4__b4b.N1 rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[29] rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[28] rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N3 rof_4__br.bb4bh.rof_4__b4b.N4 rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[27] rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[26] rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N6 rof_4__br.bb4bh.rof_4__b4b.N7 rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[25] rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[24] rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N9 rof_4__br.bb4bh.rof_4__b4b.N10 rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[23] rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[22] rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[4] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[4] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[31]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[31]
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N0 rof_4__br.bb4bh.rof_5__b4b.N1 rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[30] rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[29] rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N3 rof_4__br.bb4bh.rof_5__b4b.N4 rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[28] rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[27] rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N6 rof_4__br.bb4bh.rof_5__b4b.N7 rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[26] rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[25] rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N9 rof_4__br.bb4bh.rof_5__b4b.N10 rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[24] rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[23] rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[6]
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[5] rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[5] rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[32]
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[32]
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N0 rof_4__br.bb4bh.rof_6__b4b.N1 rof_4__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[31] rof_4__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[30] rof_4__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N3 rof_4__br.bb4bh.rof_6__b4b.N4 rof_4__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[29] rof_4__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[28] rof_4__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_6__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N6 rof_4__br.bb4bh.rof_6__b4b.N7 rof_4__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[27] rof_4__br.bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[26] rof_4__br.bb4bh.rof_6__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_6__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.N9 rof_4__br.bb4bh.rof_6__b4b.N10 rof_4__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[25] rof_4__br.bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[24] rof_4__br.bb4bh.rof_6__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[7]
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[6] rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[6] rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[33]
10 1
01 1
.names rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[33]
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N0 rof_4__br.bb4bh.rof_7__b4b.N1 rof_4__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_4__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[31] rof_4__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N3 rof_4__br.bb4bh.rof_7__b4b.N4 rof_4__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[30] rof_4__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[29] rof_4__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N6 rof_4__br.bb4bh.rof_7__b4b.N7 rof_4__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[28] rof_4__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[27] rof_4__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_7__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N9 rof_4__br.bb4bh.rof_7__b4b.N10 rof_4__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[26] rof_4__br.bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[25] rof_4__br.bb4bh.rof_7__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.cl_o
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[7] rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[7] rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 s_o[34]
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[34]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N0 rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names rof_5__br.bb4bh.rof_0__b4b.N3 SDN_i[3] rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_7__b4b.N0 rof_5__br.bb4bh.rof_0__b4b.N2 rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names SDN_i[4] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N6 SDN_i[6] rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N4 rof_5__br.bb4bh.rof_0__b4b.N5 rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names SDN_i[8] y_i[31] rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names SDN_i[7] y_i[30] rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N9 SDN_i[9] rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N7 rof_5__br.bb4bh.rof_0__b4b.N8 rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names SDN_i[11] y_i[29] rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names SDN_i[10] y_i[28] rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N12 SDN_i[12] rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N10 rof_5__br.bb4bh.rof_0__b4b.N11 rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names SDN_i[14] y_i[27] rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names SDN_i[13] y_i[26] rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.cl_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.cl_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[35]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[35]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N5 SDN_i[9] rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N3 rof_5__br.bb4bh.rof_1__b4b.N4 rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[11] y_i[30] rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[10] y_i[29] rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_5__br.bb4bh.rof_1__b4b.N8 SDN_i[12] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N6 rof_5__br.bb4bh.rof_1__b4b.N7 rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[14] y_i[28] rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[13] y_i[27] rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_5__br.bb4bh.rof_1__b4b.N2 SDN_i[6] rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N0 rof_5__br.bb4bh.rof_1__b4b.N1 rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[8] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[7] y_i[31] rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[1] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[1] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[36]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[36]
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N0 rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names rof_5__br.bb4bh.rof_2__b4b.N3 SDN_i[6] rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N0 rof_5__br.bb4bh.rof_2__b4b.N2 rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[7] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_2__b4b.N6 SDN_i[9] rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N4 rof_5__br.bb4bh.rof_2__b4b.N5 rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[11] y_i[31] rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names SDN_i[10] y_i[30] rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_2__b4b.N9 SDN_i[12] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N7 rof_5__br.bb4bh.rof_2__b4b.N8 rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names SDN_i[14] y_i[29] rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names SDN_i[13] y_i[28] rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_5__br.bb4bh.ci_local[3]
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[2] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[2] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[37]
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[37]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N2 SDN_i[9] rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N0 rof_5__br.bb4bh.rof_3__b4b.N1 rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[11] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[10] y_i[31] rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_3__b4b.N5 SDN_i[12] rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N3 rof_5__br.bb4bh.rof_3__b4b.N4 rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_i[30] rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[13] y_i[29] rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[3] rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[3] rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[38]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[38]
10 1
01 1
.names rof_5__br.bb4bh.rof_4__b4b.N0 rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names rof_5__br.bb4bh.rof_4__b4b.N3 SDN_i[9] rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N0 rof_5__br.bb4bh.rof_4__b4b.N2 rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[10] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_4__b4b.N6 SDN_i[12] rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_4__b4b.N4 rof_5__br.bb4bh.rof_4__b4b.N5 rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_i[31] rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names SDN_i[13] y_i[30] rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[4] rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[4] rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[39]
10 1
01 1
.names rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[39]
10 1
01 1
.names rof_5__br.bb4bh.rof_5__b4b.N2 SDN_i[12] c_o[40]
10 1
01 1
.names rof_5__br.bb4bh.rof_5__b4b.N0 rof_5__br.bb4bh.rof_5__b4b.N1 rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[14] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[13] y_i[31] rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_6__b4b.N0 s_o[41]
0 1
.names rof_5__br.bb4bh.rof_6__b4b.N3 SDN_i[12] rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_5__b4b.N0 rof_5__br.bb4bh.rof_6__b4b.N2 rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names SDN_i[13] rof_4__br.bb4bh.rof_7__b4b.y_i[1] rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names $false cl_o
1 1
.names $false c_o[4]
1 1
.names $false c_o[42]
1 1
.names $false c_o[41]
1 1
.names $false c_o[2]
1 1
.names $false c_o[1]
1 1
.names $false s_o[1]
1 1
.names $true s_o[42]
1 1
.end

.model bsg_mul_B4B_rep_rep_6_43_2b231d18100800_n2_32_1
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] c_o[8] c_o[9] c_o[10] c_o[11] c_o[12] c_o[13] c_o[14] c_o[15] c_o[16] c_o[17] c_o[18] c_o[19] c_o[20] c_o[21] c_o[22] c_o[23] c_o[24] c_o[25] c_o[26] c_o[27] c_o[28] c_o[29] c_o[30] c_o[31] c_o[32] c_o[33] c_o[34] c_o[35] c_o[36] c_o[37] c_o[38] c_o[39] c_o[40] c_o[41] c_o[42] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] s_o[16] s_o[17] s_o[18] s_o[19] s_o[20] s_o[21] s_o[22] s_o[23] s_o[24] s_o[25] s_o[26] s_o[27] s_o[28] s_o[29] s_o[30] s_o[31] s_o[32] s_o[33] s_o[34] s_o[35] s_o[36] s_o[37] s_o[38] s_o[39] s_o[40] s_o[41] s_o[42]
.names $false
.names $true
1
.names $undef
.names rof_5__br.bb4bh.ci_local[4] rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names c_o[40] s_o[40]
0 1
.names cr_i SDN_i[0] c_o[0]
11 1
.names cr_i SDN_i[0] s_o[0]
10 1
01 1
.names rof_0__br.bb4bh.rof_2__b4b.N0 SDN_i[3] rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names SDN_i[5] y_i[0] rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i SDN_i[3] rof_0__br.bb4bh.ci_local[3]
11 1
.names rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i SDN_i[3] s_o[2]
10 1
01 1
.names rof_0__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_3__b4b.N0 rof_0__br.bb4bh.rof_3__b4b.N1 rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[1] rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[0] rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_0__br.bb4bh.ci_local[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 c_o[3]
11 1
.names rof_0__br.bb4bh.ci_local[3] rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 s_o[3]
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.N0 rof_0__br.bb4bh.rof_4__b4b.N1 rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[2] rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[1] rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_4__b4b.N3 SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names SDN_i[8] y_i[0] rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 s_o[4]
10 1
01 1
.names rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N0 rof_0__br.bb4bh.rof_5__b4b.N1 rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[3] rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[2] rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_5__b4b.N3 rof_0__br.bb4bh.rof_5__b4b.N4 rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[1] rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[0] rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_0__br.bb4bh.ci_local[6]
11 1
.names rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.ci_local[5] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 c_o[5]
11 1
.names rof_0__br.bb4bh.ci_local[5] rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 s_o[5]
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.N0 rof_0__br.bb4bh.rof_6__b4b.N1 rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[4] rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[3] rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.N3 rof_0__br.bb4bh.rof_6__b4b.N4 rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[2] rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[1] rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_6__b4b.N6 SDN_i[9] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names SDN_i[11] y_i[0] rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names SDN_i[9] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names SDN_i[9] rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__br.bb4bh.ci_local[6] rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.ci_local[6] rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N0 rof_0__br.bb4bh.rof_7__b4b.N1 rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[5] rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[4] rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_0__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N3 rof_0__br.bb4bh.rof_7__b4b.N4 rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[3] rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[2] rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_0__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.N6 rof_0__br.bb4bh.rof_7__b4b.N7 rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[1] rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[0] rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__br.bb4bh.cl_o
10 1
01 1
.names rof_0__br.bb4bh.ci_local[7] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o c_o[7]
11 1
.names rof_0__br.bb4bh.ci_local[7] rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o s_o[7]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N0 rof_1__br.bb4bh.rof_0__b4b.N1 rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[6] rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[5] rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N3 rof_1__br.bb4bh.rof_0__b4b.N4 rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[4] rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[3] rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.N6 rof_1__br.bb4bh.rof_0__b4b.N7 rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[2] rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[1] rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names SDN_i[14] y_i[0] rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__br.bb4bh.cl_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__br.bb4bh.cl_o rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[8]
10 1
01 1
.names rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[8]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N0 rof_1__br.bb4bh.rof_1__b4b.N1 rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[7] rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[6] rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N3 rof_1__br.bb4bh.rof_1__b4b.N4 rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[5] rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[4] rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N6 rof_1__br.bb4bh.rof_1__b4b.N7 rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[3] rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[2] rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.N9 rof_1__br.bb4bh.rof_1__b4b.N10 rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[1] rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[0] rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[1] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[1] rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[9]
10 1
01 1
.names rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[9]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N0 rof_1__br.bb4bh.rof_2__b4b.N1 rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[8] rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[7] rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N3 rof_1__br.bb4bh.rof_2__b4b.N4 rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[6] rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[5] rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N6 rof_1__br.bb4bh.rof_2__b4b.N7 rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[4] rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[3] rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.N9 rof_1__br.bb4bh.rof_2__b4b.N10 rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[2] rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[1] rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[2] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[2] rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[10]
10 1
01 1
.names rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[10]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N0 rof_1__br.bb4bh.rof_3__b4b.N1 rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[9] rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[8] rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N3 rof_1__br.bb4bh.rof_3__b4b.N4 rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[7] rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[6] rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N6 rof_1__br.bb4bh.rof_3__b4b.N7 rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[5] rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[4] rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.N9 rof_1__br.bb4bh.rof_3__b4b.N10 rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[3] rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[2] rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[3] rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[11]
10 1
01 1
.names rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[11]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N0 rof_1__br.bb4bh.rof_4__b4b.N1 rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[10] rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[9] rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N3 rof_1__br.bb4bh.rof_4__b4b.N4 rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[8] rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[7] rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N6 rof_1__br.bb4bh.rof_4__b4b.N7 rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[6] rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[5] rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.N9 rof_1__br.bb4bh.rof_4__b4b.N10 rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[4] rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[3] rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[4] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[4] rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[12]
10 1
01 1
.names rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[12]
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N0 rof_1__br.bb4bh.rof_5__b4b.N1 rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[11] rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[10] rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N3 rof_1__br.bb4bh.rof_5__b4b.N4 rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[9] rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[8] rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N6 rof_1__br.bb4bh.rof_5__b4b.N7 rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[7] rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[6] rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.N9 rof_1__br.bb4bh.rof_5__b4b.N10 rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[5] rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[4] rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[5] rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[5] rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[13]
10 1
01 1
.names rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[13]
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N0 rof_1__br.bb4bh.rof_6__b4b.N1 rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[12] rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[11] rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N3 rof_1__br.bb4bh.rof_6__b4b.N4 rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[10] rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[9] rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_6__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N6 rof_1__br.bb4bh.rof_6__b4b.N7 rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[8] rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[7] rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_6__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.N9 rof_1__br.bb4bh.rof_6__b4b.N10 rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[6] rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[5] rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[6] rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[6] rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[14]
10 1
01 1
.names rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[14]
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N0 rof_1__br.bb4bh.rof_7__b4b.N1 rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[13] rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[12] rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_1__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N3 rof_1__br.bb4bh.rof_7__b4b.N4 rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[11] rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[10] rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_1__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N6 rof_1__br.bb4bh.rof_7__b4b.N7 rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[9] rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[8] rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_1__br.bb4bh.rof_7__b4b.N11 SDN_i[12] rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.N9 rof_1__br.bb4bh.rof_7__b4b.N10 rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[7] rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[6] rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__br.bb4bh.cl_o
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.ci_local[7] rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.ci_local[7] rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 s_o[15]
10 1
01 1
.names rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[15]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N0 rof_2__br.bb4bh.rof_0__b4b.N1 rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[14] rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[13] rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N3 rof_2__br.bb4bh.rof_0__b4b.N4 rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[12] rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[11] rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N6 rof_2__br.bb4bh.rof_0__b4b.N7 rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[10] rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[9] rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.N9 rof_2__br.bb4bh.rof_0__b4b.N10 rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[8] rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[7] rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__br.bb4bh.cl_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__br.bb4bh.cl_o rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[16]
10 1
01 1
.names rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[16]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N0 rof_2__br.bb4bh.rof_1__b4b.N1 rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[15] rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[14] rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N3 rof_2__br.bb4bh.rof_1__b4b.N4 rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[13] rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[12] rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N6 rof_2__br.bb4bh.rof_1__b4b.N7 rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[11] rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[10] rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.N9 rof_2__br.bb4bh.rof_1__b4b.N10 rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[9] rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[8] rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[1] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[1] rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[17]
10 1
01 1
.names rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[17]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N0 rof_2__br.bb4bh.rof_2__b4b.N1 rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[16] rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[15] rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N3 rof_2__br.bb4bh.rof_2__b4b.N4 rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[14] rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[13] rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N6 rof_2__br.bb4bh.rof_2__b4b.N7 rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[12] rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[11] rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.N9 rof_2__br.bb4bh.rof_2__b4b.N10 rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[10] rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[9] rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[2] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[2] rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[18]
10 1
01 1
.names rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[18]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N0 rof_2__br.bb4bh.rof_3__b4b.N1 rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[17] rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[16] rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N3 rof_2__br.bb4bh.rof_3__b4b.N4 rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[15] rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[14] rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N6 rof_2__br.bb4bh.rof_3__b4b.N7 rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[13] rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[12] rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.N9 rof_2__br.bb4bh.rof_3__b4b.N10 rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[11] rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[10] rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[3] rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[19]
10 1
01 1
.names rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[19]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N0 rof_2__br.bb4bh.rof_4__b4b.N1 rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[18] rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[17] rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N3 rof_2__br.bb4bh.rof_4__b4b.N4 rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[16] rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[15] rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N6 rof_2__br.bb4bh.rof_4__b4b.N7 rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[14] rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[13] rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.N9 rof_2__br.bb4bh.rof_4__b4b.N10 rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[12] rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[11] rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[4] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[4] rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[20]
10 1
01 1
.names rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[20]
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N0 rof_2__br.bb4bh.rof_5__b4b.N1 rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[19] rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[18] rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N3 rof_2__br.bb4bh.rof_5__b4b.N4 rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[17] rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[16] rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N6 rof_2__br.bb4bh.rof_5__b4b.N7 rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[15] rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[14] rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.N9 rof_2__br.bb4bh.rof_5__b4b.N10 rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[13] rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[12] rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[6]
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[5] rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[5] rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[21]
10 1
01 1
.names rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[21]
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N0 rof_2__br.bb4bh.rof_6__b4b.N1 rof_2__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[20] rof_2__br.bb4bh.rof_6__b4b.N0
11 1
.names SDN_i[4] y_i[19] rof_2__br.bb4bh.rof_6__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_6__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N3 rof_2__br.bb4bh.rof_6__b4b.N4 rof_2__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[18] rof_2__br.bb4bh.rof_6__b4b.N3
11 1
.names SDN_i[7] y_i[17] rof_2__br.bb4bh.rof_6__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_6__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N6 rof_2__br.bb4bh.rof_6__b4b.N7 rof_2__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[16] rof_2__br.bb4bh.rof_6__b4b.N6
11 1
.names SDN_i[10] y_i[15] rof_2__br.bb4bh.rof_6__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_6__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.N9 rof_2__br.bb4bh.rof_6__b4b.N10 rof_2__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[14] rof_2__br.bb4bh.rof_6__b4b.N9
11 1
.names SDN_i[13] y_i[13] rof_2__br.bb4bh.rof_6__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.ci_local[7]
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[6] rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[6] rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 s_o[22]
10 1
01 1
.names rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[22]
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N2 SDN_i[3] rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N0 rof_2__br.bb4bh.rof_7__b4b.N1 rof_2__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[21] rof_2__br.bb4bh.rof_7__b4b.N0
11 1
.names SDN_i[4] y_i[20] rof_2__br.bb4bh.rof_7__b4b.N1
11 1
.names rof_2__br.bb4bh.rof_7__b4b.N5 SDN_i[6] rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N3 rof_2__br.bb4bh.rof_7__b4b.N4 rof_2__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[19] rof_2__br.bb4bh.rof_7__b4b.N3
11 1
.names SDN_i[7] y_i[18] rof_2__br.bb4bh.rof_7__b4b.N4
11 1
.names rof_2__br.bb4bh.rof_7__b4b.N8 SDN_i[9] rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N6 rof_2__br.bb4bh.rof_7__b4b.N7 rof_2__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[17] rof_2__br.bb4bh.rof_7__b4b.N6
11 1
.names SDN_i[10] y_i[16] rof_2__br.bb4bh.rof_7__b4b.N7
11 1
.names rof_2__br.bb4bh.rof_7__b4b.N11 SDN_i[12] rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.N9 rof_2__br.bb4bh.rof_7__b4b.N10 rof_2__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[15] rof_2__br.bb4bh.rof_7__b4b.N9
11 1
.names SDN_i[13] y_i[14] rof_2__br.bb4bh.rof_7__b4b.N10
11 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__br.bb4bh.cl_o
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.ci_local[7] rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.ci_local[7] rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 s_o[23]
10 1
01 1
.names rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[23]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N0 rof_3__br.bb4bh.rof_0__b4b.N1 rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[22] rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[21] rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N3 rof_3__br.bb4bh.rof_0__b4b.N4 rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[20] rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[19] rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N6 rof_3__br.bb4bh.rof_0__b4b.N7 rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[18] rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[17] rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.N9 rof_3__br.bb4bh.rof_0__b4b.N10 rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[16] rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[15] rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__br.bb4bh.cl_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__br.bb4bh.cl_o rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[24]
10 1
01 1
.names rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[24]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N0 rof_3__br.bb4bh.rof_1__b4b.N1 rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[23] rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[22] rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N3 rof_3__br.bb4bh.rof_1__b4b.N4 rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[21] rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[20] rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N6 rof_3__br.bb4bh.rof_1__b4b.N7 rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[19] rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[18] rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.N9 rof_3__br.bb4bh.rof_1__b4b.N10 rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[17] rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[16] rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[1] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[1] rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[25]
10 1
01 1
.names rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[25]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N0 rof_3__br.bb4bh.rof_2__b4b.N1 rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[24] rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[23] rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N3 rof_3__br.bb4bh.rof_2__b4b.N4 rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[22] rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[21] rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N6 rof_3__br.bb4bh.rof_2__b4b.N7 rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[20] rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[19] rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.N9 rof_3__br.bb4bh.rof_2__b4b.N10 rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[18] rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[17] rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[2] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[2] rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[26]
10 1
01 1
.names rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[26]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N0 rof_3__br.bb4bh.rof_3__b4b.N1 rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[25] rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[24] rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N3 rof_3__br.bb4bh.rof_3__b4b.N4 rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[23] rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[22] rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N6 rof_3__br.bb4bh.rof_3__b4b.N7 rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[21] rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[20] rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.N9 rof_3__br.bb4bh.rof_3__b4b.N10 rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[19] rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[18] rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[3] rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[27]
10 1
01 1
.names rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[27]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N0 rof_3__br.bb4bh.rof_4__b4b.N1 rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[26] rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[25] rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N3 rof_3__br.bb4bh.rof_4__b4b.N4 rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[24] rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[23] rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N6 rof_3__br.bb4bh.rof_4__b4b.N7 rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[22] rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[21] rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_3__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.N9 rof_3__br.bb4bh.rof_4__b4b.N10 rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[20] rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[19] rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__br.bb4bh.cl_o
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.ci_local[4] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.ci_local[4] rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[28]
10 1
01 1
.names rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[28]
10 1
01 1
.names y_i[31] signed_i rof_4__br.bb4bh.rof_5__b4b.y_i[1]
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N0 rof_4__br.bb4bh.rof_0__b4b.N1 rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[27] rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names SDN_i[4] y_i[26] rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N3 rof_4__br.bb4bh.rof_0__b4b.N4 rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[25] rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names SDN_i[7] y_i[24] rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N6 rof_4__br.bb4bh.rof_0__b4b.N7 rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[23] rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names SDN_i[10] y_i[22] rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_0__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.N9 rof_4__br.bb4bh.rof_0__b4b.N10 rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[21] rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names SDN_i[13] y_i[20] rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__br.bb4bh.cl_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__br.bb4bh.cl_o rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[29]
10 1
01 1
.names rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[29]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N0 rof_4__br.bb4bh.rof_1__b4b.N1 rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[28] rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[4] y_i[27] rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N3 rof_4__br.bb4bh.rof_1__b4b.N4 rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[26] rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[7] y_i[25] rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N6 rof_4__br.bb4bh.rof_1__b4b.N7 rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[24] rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[10] y_i[23] rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_1__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.N9 rof_4__br.bb4bh.rof_1__b4b.N10 rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[22] rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names SDN_i[13] y_i[21] rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[1] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[1] rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[30]
10 1
01 1
.names rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[30]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N0 rof_4__br.bb4bh.rof_2__b4b.N1 rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[29] rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names SDN_i[4] y_i[28] rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N3 rof_4__br.bb4bh.rof_2__b4b.N4 rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[27] rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names SDN_i[7] y_i[26] rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N6 rof_4__br.bb4bh.rof_2__b4b.N7 rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[25] rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names SDN_i[10] y_i[24] rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_2__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.N9 rof_4__br.bb4bh.rof_2__b4b.N10 rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[23] rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names SDN_i[13] y_i[22] rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[2] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[2] rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[31]
10 1
01 1
.names rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[31]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N0 rof_4__br.bb4bh.rof_3__b4b.N1 rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[30] rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[4] y_i[29] rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N3 rof_4__br.bb4bh.rof_3__b4b.N4 rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[28] rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[7] y_i[27] rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N6 rof_4__br.bb4bh.rof_3__b4b.N7 rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[26] rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names SDN_i[10] y_i[25] rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_3__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.N9 rof_4__br.bb4bh.rof_3__b4b.N10 rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[24] rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names SDN_i[13] y_i[23] rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[3] rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[32]
10 1
01 1
.names rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[32]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N0 rof_4__br.bb4bh.rof_4__b4b.N1 rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_i[31] rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names SDN_i[4] y_i[30] rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N3 rof_4__br.bb4bh.rof_4__b4b.N4 rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[29] rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names SDN_i[7] y_i[28] rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N6 rof_4__br.bb4bh.rof_4__b4b.N7 rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[27] rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names SDN_i[10] y_i[26] rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_4__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.N9 rof_4__br.bb4bh.rof_4__b4b.N10 rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[25] rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names SDN_i[13] y_i[24] rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[4] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[4] rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[33]
10 1
01 1
.names rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[33]
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N2 SDN_i[3] rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N0 rof_4__br.bb4bh.rof_5__b4b.N1 rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] rof_4__br.bb4bh.rof_5__b4b.y_i[1] rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[4] y_i[31] rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_4__br.bb4bh.rof_5__b4b.N5 SDN_i[6] rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N3 rof_4__br.bb4bh.rof_5__b4b.N4 rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_i[30] rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names SDN_i[7] y_i[29] rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names rof_4__br.bb4bh.rof_5__b4b.N8 SDN_i[9] rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N6 rof_4__br.bb4bh.rof_5__b4b.N7 rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_i[28] rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names SDN_i[10] y_i[27] rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names rof_4__br.bb4bh.rof_5__b4b.N11 SDN_i[12] rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N9 rof_4__br.bb4bh.rof_5__b4b.N10 rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_i[26] rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names SDN_i[13] y_i[25] rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__br.bb4bh.cl_o
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.ci_local[5] rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.ci_local[5] rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 s_o[34]
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[34]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N0 rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names rof_5__br.bb4bh.rof_0__b4b.N3 SDN_i[3] rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names rof_4__br.bb4bh.rof_5__b4b.N0 rof_5__br.bb4bh.rof_0__b4b.N2 rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names SDN_i[4] rof_4__br.bb4bh.rof_5__b4b.y_i[1] rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N6 SDN_i[6] rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N4 rof_5__br.bb4bh.rof_0__b4b.N5 rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names SDN_i[8] y_i[31] rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names SDN_i[7] y_i[30] rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N9 SDN_i[9] rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N7 rof_5__br.bb4bh.rof_0__b4b.N8 rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names SDN_i[11] y_i[29] rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names SDN_i[10] y_i[28] rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names rof_5__br.bb4bh.rof_0__b4b.N12 SDN_i[12] rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.N10 rof_5__br.bb4bh.rof_0__b4b.N11 rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names SDN_i[14] y_i[27] rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names SDN_i[13] y_i[26] rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__br.bb4bh.cl_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__br.bb4bh.cl_o rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 s_o[35]
10 1
01 1
.names rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[35]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N5 SDN_i[9] rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N3 rof_5__br.bb4bh.rof_1__b4b.N4 rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[11] y_i[30] rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names SDN_i[10] y_i[29] rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names rof_5__br.bb4bh.rof_1__b4b.N8 SDN_i[12] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N6 rof_5__br.bb4bh.rof_1__b4b.N7 rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[14] y_i[28] rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names SDN_i[13] y_i[27] rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names rof_5__br.bb4bh.rof_1__b4b.N2 SDN_i[6] rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N0 rof_5__br.bb4bh.rof_1__b4b.N1 rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[8] rof_4__br.bb4bh.rof_5__b4b.y_i[1] rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names SDN_i[7] y_i[31] rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[1] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[1] rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 s_o[36]
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[36]
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N0 rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names rof_5__br.bb4bh.rof_2__b4b.N3 SDN_i[6] rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_1__b4b.N0 rof_5__br.bb4bh.rof_2__b4b.N2 rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[7] rof_4__br.bb4bh.rof_5__b4b.y_i[1] rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_2__b4b.N6 SDN_i[9] rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N4 rof_5__br.bb4bh.rof_2__b4b.N5 rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[11] y_i[31] rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names SDN_i[10] y_i[30] rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_2__b4b.N9 SDN_i[12] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.N7 rof_5__br.bb4bh.rof_2__b4b.N8 rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names SDN_i[14] y_i[29] rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names SDN_i[13] y_i[28] rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_5__br.bb4bh.ci_local[3]
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[2] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[2] rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 s_o[37]
10 1
01 1
.names rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[37]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N2 SDN_i[9] rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N0 rof_5__br.bb4bh.rof_3__b4b.N1 rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[11] rof_4__br.bb4bh.rof_5__b4b.y_i[1] rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names SDN_i[10] y_i[31] rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_3__b4b.N5 SDN_i[12] rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N3 rof_5__br.bb4bh.rof_3__b4b.N4 rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_i[30] rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names SDN_i[13] y_i[29] rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[3] rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[3] rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 s_o[38]
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[38]
10 1
01 1
.names rof_5__br.bb4bh.rof_4__b4b.N0 rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names rof_5__br.bb4bh.rof_4__b4b.N3 SDN_i[9] rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_3__b4b.N0 rof_5__br.bb4bh.rof_4__b4b.N2 rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[10] rof_4__br.bb4bh.rof_5__b4b.y_i[1] rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names rof_5__br.bb4bh.rof_4__b4b.N6 SDN_i[12] rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__br.bb4bh.rof_4__b4b.N4 rof_5__br.bb4bh.rof_4__b4b.N5 rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_i[31] rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names SDN_i[13] y_i[30] rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__br.bb4bh.ci_local[4] rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__br.bb4bh.ci_local[4] rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 s_o[39]
10 1
01 1
.names rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[39]
10 1
01 1
.names rof_5__br.bb4bh.rof_5__b4b.N2 SDN_i[12] c_o[40]
10 1
01 1
.names rof_5__br.bb4bh.rof_5__b4b.N0 rof_5__br.bb4bh.rof_5__b4b.N1 rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[14] rof_4__br.bb4bh.rof_5__b4b.y_i[1] rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names SDN_i[13] y_i[31] rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names rof_5__br.bb4bh.rof_6__b4b.N0 s_o[41]
0 1
.names rof_5__br.bb4bh.rof_6__b4b.N3 SDN_i[12] rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names rof_5__br.bb4bh.rof_5__b4b.N0 rof_5__br.bb4bh.rof_6__b4b.N2 rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names SDN_i[13] rof_4__br.bb4bh.rof_5__b4b.y_i[1] rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names $false cl_o
1 1
.names $false c_o[4]
1 1
.names $false c_o[42]
1 1
.names $false c_o[41]
1 1
.names $false c_o[2]
1 1
.names $false c_o[1]
1 1
.names $false s_o[1]
1 1
.names $true s_o[42]
1 1
.end

.model bsg_mul_SDN_width_p32
.inputs x_i[0] x_i[1] x_i[2] x_i[3] x_i[4] x_i[5] x_i[6] x_i[7] x_i[8] x_i[9] x_i[10] x_i[11] x_i[12] x_i[13] x_i[14] x_i[15] x_i[16] x_i[17] x_i[18] x_i[19] x_i[20] x_i[21] x_i[22] x_i[23] x_i[24] x_i[25] x_i[26] x_i[27] x_i[28] x_i[29] x_i[30] x_i[31] signed_i
.outputs SDN_o[0] SDN_o[1] SDN_o[2] SDN_o[3] SDN_o[4] SDN_o[5] SDN_o[6] SDN_o[7] SDN_o[8] SDN_o[9] SDN_o[10] SDN_o[11] SDN_o[12] SDN_o[13] SDN_o[14] SDN_o[15] SDN_o[16] SDN_o[17] SDN_o[18] SDN_o[19] SDN_o[20] SDN_o[21] SDN_o[22] SDN_o[23] SDN_o[24] SDN_o[25] SDN_o[26] SDN_o[27] SDN_o[28] SDN_o[29] SDN_o[30] SDN_o[31] SDN_o[32] SDN_o[33] SDN_o[34] SDN_o[35] SDN_o[36] SDN_o[37] SDN_o[38] SDN_o[39] SDN_o[40] SDN_o[41] SDN_o[42] SDN_o[43] SDN_o[44] SDN_o[45] SDN_o[46] SDN_o[47] SDN_o[48] SDN_o[49] SDN_o[50]
.names $false
.names $true
1
.names $undef
.names x_i[0] N4
0 1
.names x_i[3] N7
0 1
.names N9 N10
0 1
.names x_i[5] N13
0 1
.names N15 N16
0 1
.names x_i[7] N19
0 1
.names N21 N22
0 1
.names x_i[9] N25
0 1
.names N27 N28
0 1
.names x_i[11] N31
0 1
.names N33 N34
0 1
.names x_i[13] N37
0 1
.names N39 N40
0 1
.names x_i[15] N43
0 1
.names N45 N46
0 1
.names x_i[17] N49
0 1
.names N51 N52
0 1
.names x_i[19] N55
0 1
.names N57 N58
0 1
.names x_i[21] N61
0 1
.names N63 N64
0 1
.names x_i[23] N67
0 1
.names N69 N70
0 1
.names x_i[25] N73
0 1
.names N75 N76
0 1
.names x_i[27] N79
0 1
.names N81 N82
0 1
.names x_i[29] N85
0 1
.names N87 N88
0 1
.names x_i[31] N91
0 1
.names N93 N94
0 1
.names signed_i N96
0 1
.names N4 x_i[1] SDN_o[1]
11 1
.names N8 N11 SDN_o[4]
1- 1
-1 1
.names N6 N7 N8
11 1
.names x_i[2] x_i[1] N6
11 1
.names N10 x_i[3] N11
11 1
.names x_i[2] x_i[1] N9
1- 1
-1 1
.names x_i[1] x_i[2] SDN_o[5]
10 1
01 1
.names N14 N17 SDN_o[7]
1- 1
-1 1
.names N12 N13 N14
11 1
.names x_i[4] x_i[3] N12
11 1
.names N16 x_i[5] N17
11 1
.names x_i[4] x_i[3] N15
1- 1
-1 1
.names x_i[3] x_i[4] SDN_o[8]
10 1
01 1
.names N20 N23 SDN_o[10]
1- 1
-1 1
.names N18 N19 N20
11 1
.names x_i[6] x_i[5] N18
11 1
.names N22 x_i[7] N23
11 1
.names x_i[6] x_i[5] N21
1- 1
-1 1
.names x_i[5] x_i[6] SDN_o[11]
10 1
01 1
.names N26 N29 SDN_o[13]
1- 1
-1 1
.names N24 N25 N26
11 1
.names x_i[8] x_i[7] N24
11 1
.names N28 x_i[9] N29
11 1
.names x_i[8] x_i[7] N27
1- 1
-1 1
.names x_i[7] x_i[8] SDN_o[14]
10 1
01 1
.names N32 N35 SDN_o[16]
1- 1
-1 1
.names N30 N31 N32
11 1
.names x_i[10] x_i[9] N30
11 1
.names N34 x_i[11] N35
11 1
.names x_i[10] x_i[9] N33
1- 1
-1 1
.names x_i[9] x_i[10] SDN_o[17]
10 1
01 1
.names N38 N41 SDN_o[19]
1- 1
-1 1
.names N36 N37 N38
11 1
.names x_i[12] x_i[11] N36
11 1
.names N40 x_i[13] N41
11 1
.names x_i[12] x_i[11] N39
1- 1
-1 1
.names x_i[11] x_i[12] SDN_o[20]
10 1
01 1
.names N44 N47 SDN_o[22]
1- 1
-1 1
.names N42 N43 N44
11 1
.names x_i[14] x_i[13] N42
11 1
.names N46 x_i[15] N47
11 1
.names x_i[14] x_i[13] N45
1- 1
-1 1
.names x_i[13] x_i[14] SDN_o[23]
10 1
01 1
.names N50 N53 SDN_o[25]
1- 1
-1 1
.names N48 N49 N50
11 1
.names x_i[16] x_i[15] N48
11 1
.names N52 x_i[17] N53
11 1
.names x_i[16] x_i[15] N51
1- 1
-1 1
.names x_i[15] x_i[16] SDN_o[26]
10 1
01 1
.names N56 N59 SDN_o[28]
1- 1
-1 1
.names N54 N55 N56
11 1
.names x_i[18] x_i[17] N54
11 1
.names N58 x_i[19] N59
11 1
.names x_i[18] x_i[17] N57
1- 1
-1 1
.names x_i[17] x_i[18] SDN_o[29]
10 1
01 1
.names N62 N65 SDN_o[31]
1- 1
-1 1
.names N60 N61 N62
11 1
.names x_i[20] x_i[19] N60
11 1
.names N64 x_i[21] N65
11 1
.names x_i[20] x_i[19] N63
1- 1
-1 1
.names x_i[19] x_i[20] SDN_o[32]
10 1
01 1
.names N68 N71 SDN_o[34]
1- 1
-1 1
.names N66 N67 N68
11 1
.names x_i[22] x_i[21] N66
11 1
.names N70 x_i[23] N71
11 1
.names x_i[22] x_i[21] N69
1- 1
-1 1
.names x_i[21] x_i[22] SDN_o[35]
10 1
01 1
.names N74 N77 SDN_o[37]
1- 1
-1 1
.names N72 N73 N74
11 1
.names x_i[24] x_i[23] N72
11 1
.names N76 x_i[25] N77
11 1
.names x_i[24] x_i[23] N75
1- 1
-1 1
.names x_i[23] x_i[24] SDN_o[38]
10 1
01 1
.names N80 N83 SDN_o[40]
1- 1
-1 1
.names N78 N79 N80
11 1
.names x_i[26] x_i[25] N78
11 1
.names N82 x_i[27] N83
11 1
.names x_i[26] x_i[25] N81
1- 1
-1 1
.names x_i[25] x_i[26] SDN_o[41]
10 1
01 1
.names N86 N89 SDN_o[43]
1- 1
-1 1
.names N84 N85 N86
11 1
.names x_i[28] x_i[27] N84
11 1
.names N88 x_i[29] N89
11 1
.names x_i[28] x_i[27] N87
1- 1
-1 1
.names x_i[27] x_i[28] SDN_o[44]
10 1
01 1
.names N92 N95 SDN_o[46]
1- 1
-1 1
.names N90 N91 N92
11 1
.names x_i[30] x_i[29] N90
11 1
.names N94 x_i[31] N95
11 1
.names x_i[30] x_i[29] N93
1- 1
-1 1
.names x_i[29] x_i[30] SDN_o[47]
10 1
01 1
.names x_i[31] N96 SDN_o[50]
11 1
.names x_i[1] SDN_o[0]
1 1
.names x_i[9] SDN_o[12]
1 1
.names x_i[11] SDN_o[15]
1 1
.names x_i[13] SDN_o[18]
1 1
.names x_i[15] SDN_o[21]
1 1
.names x_i[17] SDN_o[24]
1 1
.names x_i[19] SDN_o[27]
1 1
.names x_i[0] SDN_o[2]
1 1
.names x_i[21] SDN_o[30]
1 1
.names x_i[23] SDN_o[33]
1 1
.names x_i[25] SDN_o[36]
1 1
.names x_i[27] SDN_o[39]
1 1
.names x_i[3] SDN_o[3]
1 1
.names x_i[29] SDN_o[42]
1 1
.names x_i[31] SDN_o[45]
1 1
.names $false SDN_o[48]
1 1
.names $false SDN_o[49]
1 1
.names x_i[5] SDN_o[6]
1 1
.names x_i[7] SDN_o[9]
1 1
.end

.model bsg_mul_booth_4_block_00000000_00000000_00000000_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names N8 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N6 N7 N8
1- 1
-1 1
.names SDN_i[11] y_i[5] N6
11 1
.names SDN_i[10] y_i[4] N7
11 1
.names N11 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N9 N10 N11
1- 1
-1 1
.names SDN_i[14] y_i[7] N9
11 1
.names SDN_i[13] y_i[6] N10
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000000_00000000_00000000_00000001
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names c.csa_1.N1 c.csa_1.N0
0 1
.names N5 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[11] y_i[5] N3
11 1
.names SDN_i[10] y_i[4] N4
11 1
.names N8 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N6 N7 N8
1- 1
-1 1
.names SDN_i[14] y_i[7] N6
11 1
.names SDN_i[13] y_i[6] N7
11 1
.names N2 SDN_i[6] c.csa_1.N1
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[8] y_i[3] N0
11 1
.names SDN_i[7] y_i[2] N1
11 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000000_00000000_00000001_00000002
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names cl_o c.csa_1.s_o
0 1
.names N2 SDN_i[9] cl_o
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[11] y_i[5] N0
11 1
.names SDN_i[10] y_i[4] N1
11 1
.names N5 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[14] y_i[7] N3
11 1
.names SDN_i[13] y_i[6] N4
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000000_00000000_00000003_00000004
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names c.csa_2.N1 c.csa_2.N0
0 1
.names N2 SDN_i[12] c.csa_2.N1
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[14] y_i[7] N0
11 1
.names SDN_i[13] y_i[6] N1
11 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_00000000_00000000_00000007_00000008
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names cr_i s_o
0 1
.names cr_i c_o
1 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_00000000_00000000_00000008_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names N8 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N6 N7 N8
1- 1
-1 1
.names SDN_i[11] y_i[5] N6
11 1
.names SDN_i[10] y_i[4] N7
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names cr_i c.csa_1.s_o c_o
11 1
.names cr_i c.csa_1.s_o s_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000000_00000000_0000000c_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names c.csa_1.x_i c.csa_1.y_i cl_o
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names cr_i c.csa_1.N0 c_o
11 1
.names cr_i c.csa_1.N0 s_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000000_00000000_0000000e_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.N0
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names cr_i c.csa_1.N0 c_o
11 1
.names cr_i c.csa_1.N0 s_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_00000000_00000000_0000000f_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names $false c_o
1 1
.names $false cl_o
1 1
.names cr_i s_o
1 1
.end

.model bsg_mul_booth_4_block_00000000_00000001_00000000_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_1.x_i
0 1
.names N3 SDN_i[3] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[5] y_i[1] N1
11 1
.names SDN_i[4] y_i[0] N2
11 1
.names N6 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N4 N5 N6
1- 1
-1 1
.names SDN_i[8] y_i[3] N4
11 1
.names SDN_i[7] y_i[2] N5
11 1
.names N9 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N7 N8 N9
1- 1
-1 1
.names SDN_i[11] y_i[5] N7
11 1
.names SDN_i[10] y_i[4] N8
11 1
.names N12 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N10 N11 N12
1- 1
-1 1
.names SDN_i[14] y_i[7] N10
11 1
.names SDN_i[13] y_i[6] N11
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000000_00000002_00000001_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_1.N0
0 1
.names N3 SDN_i[6] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[8] y_i[3] N1
11 1
.names SDN_i[7] y_i[2] N2
11 1
.names N6 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N4 N5 N6
1- 1
-1 1
.names SDN_i[11] y_i[5] N4
11 1
.names SDN_i[10] y_i[4] N5
11 1
.names N9 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N7 N8 N9
1- 1
-1 1
.names SDN_i[14] y_i[7] N7
11 1
.names SDN_i[13] y_i[6] N8
11 1
.names c.csa_1.z_i c.csa_1.N0 cl_o
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000000_00000004_00000003_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_1.s_o
0 1
.names N3 SDN_i[9] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[11] y_i[5] N1
11 1
.names SDN_i[10] y_i[4] N2
11 1
.names N6 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N4 N5 N6
1- 1
-1 1
.names SDN_i[14] y_i[7] N4
11 1
.names SDN_i[13] y_i[6] N5
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_00000000_00000008_00000007_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_2.N0
0 1
.names N3 SDN_i[12] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[14] y_i[7] N1
11 1
.names SDN_i[13] y_i[6] N2
11 1
.names cr_i c.csa_2.N0 c_o
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_00000001_00000000_0000000e_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names cr_i SDN_i[0] c_o
11 1
.names cr_i SDN_i[0] s_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_00000002_00000000_0000000c_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names c.csa_1.x_i SDN_i[3] cl_o
11 1
.names c.csa_1.x_i SDN_i[3] c.csa_1.N0
10 1
01 1
.names cr_i c.csa_1.N0 c_o
11 1
.names cr_i c.csa_1.N0 s_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000004_00000000_00000008_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names SDN_i[6] c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names cr_i c.csa_1.s_o c_o
11 1
.names cr_i c.csa_1.s_o s_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000008_00000000_00000000_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names N8 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N6 N7 N8
1- 1
-1 1
.names SDN_i[11] y_i[5] N6
11 1
.names SDN_i[10] y_i[4] N7
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names SDN_i[9] c.csa_1.s_o c.csa_2.N1
11 1
.names SDN_i[9] c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_0000000_0000000_0000000_0000001
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names c.csa_1.N1 c.csa_1.N0
0 1
.names N2 SDN_i[6] c.csa_1.N1
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[8] y_i[3] N0
11 1
.names SDN_i[7] y_i[2] N1
11 1
.names N5 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[11] y_i[5] N3
11 1
.names SDN_i[10] y_i[4] N4
11 1
.names N8 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N6 N7 N8
1- 1
-1 1
.names SDN_i[14] y_i[7] N6
11 1
.names SDN_i[13] y_i[6] N7
11 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_0000000_0000000_0000001_0000002
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names cl_o c.csa_1.s_o
0 1
.names N2 SDN_i[9] cl_o
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[11] y_i[5] N0
11 1
.names SDN_i[10] y_i[4] N1
11 1
.names N5 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[14] y_i[7] N3
11 1
.names SDN_i[13] y_i[6] N4
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_0000000_0000000_0000003_0000004
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names c.csa_2.N1 c.csa_2.N0
0 1
.names N2 SDN_i[12] c.csa_2.N1
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[14] y_i[7] N0
11 1
.names SDN_i[13] y_i[6] N1
11 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_0000000_0000001_0000000_0000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_1.x_i
0 1
.names N3 SDN_i[3] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[5] y_i[1] N1
11 1
.names SDN_i[4] y_i[0] N2
11 1
.names N6 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N4 N5 N6
1- 1
-1 1
.names SDN_i[8] y_i[3] N4
11 1
.names SDN_i[7] y_i[2] N5
11 1
.names N9 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N7 N8 N9
1- 1
-1 1
.names SDN_i[11] y_i[5] N7
11 1
.names SDN_i[10] y_i[4] N8
11 1
.names N12 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N10 N11 N12
1- 1
-1 1
.names SDN_i[14] y_i[7] N10
11 1
.names SDN_i[13] y_i[6] N11
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_0000000_0000002_0000001_0000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_1.N0
0 1
.names N3 SDN_i[6] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[8] y_i[3] N1
11 1
.names SDN_i[7] y_i[2] N2
11 1
.names N6 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N4 N5 N6
1- 1
-1 1
.names SDN_i[11] y_i[5] N4
11 1
.names SDN_i[10] y_i[4] N5
11 1
.names N9 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N7 N8 N9
1- 1
-1 1
.names SDN_i[14] y_i[7] N7
11 1
.names SDN_i[13] y_i[6] N8
11 1
.names c.csa_1.z_i c.csa_1.N0 cl_o
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_0000000_0000004_0000003_0000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_1.s_o
0 1
.names N3 SDN_i[9] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[11] y_i[5] N1
11 1
.names SDN_i[10] y_i[4] N2
11 1
.names N6 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N4 N5 N6
1- 1
-1 1
.names SDN_i[14] y_i[7] N4
11 1
.names SDN_i[13] y_i[6] N5
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_0000000_0000008_0000007_0000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_2.N0
0 1
.names N3 SDN_i[12] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[14] y_i[7] N1
11 1
.names SDN_i[13] y_i[6] N2
11 1
.names cr_i c.csa_2.N0 c_o
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_000000_000000_000000_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names N8 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N6 N7 N8
1- 1
-1 1
.names SDN_i[11] y_i[5] N6
11 1
.names SDN_i[10] y_i[4] N7
11 1
.names N11 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N9 N10 N11
1- 1
-1 1
.names SDN_i[14] y_i[7] N9
11 1
.names SDN_i[13] y_i[6] N10
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_000000_000000_000001_000002
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names cl_o c.csa_1.s_o
0 1
.names N2 SDN_i[9] cl_o
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[11] y_i[5] N0
11 1
.names SDN_i[10] y_i[4] N1
11 1
.names N5 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[14] y_i[7] N3
11 1
.names SDN_i[13] y_i[6] N4
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_000000_000000_000003_000004
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names c.csa_2.N1 c.csa_2.N0
0 1
.names N2 SDN_i[12] c.csa_2.N1
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[14] y_i[7] N0
11 1
.names SDN_i[13] y_i[6] N1
11 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_000000_000000_000007_000008
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names cr_i s_o
0 1
.names cr_i c_o
1 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_000000_000000_000008_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names N8 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N6 N7 N8
1- 1
-1 1
.names SDN_i[11] y_i[5] N6
11 1
.names SDN_i[10] y_i[4] N7
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names cr_i c.csa_1.s_o c_o
11 1
.names cr_i c.csa_1.s_o s_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_000000_000000_00000c_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names c.csa_1.x_i c.csa_1.y_i cl_o
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names cr_i c.csa_1.N0 c_o
11 1
.names cr_i c.csa_1.N0 s_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_000000_000000_00000e_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.N0
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names cr_i c.csa_1.N0 c_o
11 1
.names cr_i c.csa_1.N0 s_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_000000_000003_000000_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_1.x_i
0 1
.names N1 c.csa_1.y_i
0 1
.names N4 SDN_i[3] N0
10 1
01 1
.names N2 N3 N4
1- 1
-1 1
.names SDN_i[5] y_i[1] N2
11 1
.names SDN_i[4] y_i[0] N3
11 1
.names N7 SDN_i[6] N1
10 1
01 1
.names N5 N6 N7
1- 1
-1 1
.names SDN_i[8] y_i[3] N5
11 1
.names SDN_i[7] y_i[2] N6
11 1
.names N10 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N8 N9 N10
1- 1
-1 1
.names SDN_i[11] y_i[5] N8
11 1
.names SDN_i[10] y_i[4] N9
11 1
.names N13 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N11 N12 N13
1- 1
-1 1
.names SDN_i[14] y_i[7] N11
11 1
.names SDN_i[13] y_i[6] N12
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_000000_000004_000003_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_1.s_o
0 1
.names N3 SDN_i[9] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[11] y_i[5] N1
11 1
.names SDN_i[10] y_i[4] N2
11 1
.names N6 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N4 N5 N6
1- 1
-1 1
.names SDN_i[14] y_i[7] N4
11 1
.names SDN_i[13] y_i[6] N5
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_000000_000008_000007_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N0 c.csa_2.N0
0 1
.names N3 SDN_i[12] N0
10 1
01 1
.names N1 N2 N3
1- 1
-1 1
.names SDN_i[14] y_i[7] N1
11 1
.names SDN_i[13] y_i[6] N2
11 1
.names cr_i c.csa_2.N0 c_o
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names $false cl_o
1 1
.end

.model bsg_mul_booth_4_block_000002_000000_00000c_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names c.csa_1.x_i SDN_i[3] cl_o
11 1
.names c.csa_1.x_i SDN_i[3] c.csa_1.N0
10 1
01 1
.names cr_i c.csa_1.N0 c_o
11 1
.names cr_i c.csa_1.N0 s_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_000004_000000_000008_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names SDN_i[6] c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names cr_i c.csa_1.s_o c_o
11 1
.names cr_i c.csa_1.s_o s_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_000008_000000_000000_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names N8 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N6 N7 N8
1- 1
-1 1
.names SDN_i[11] y_i[5] N6
11 1
.names SDN_i[10] y_i[4] N7
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names SDN_i[9] c.csa_1.s_o c.csa_2.N1
11 1
.names SDN_i[9] c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_00000_00000_00000_00000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7]
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names N2 SDN_i[3] c.csa_1.x_i
10 1
01 1
.names N0 N1 N2
1- 1
-1 1
.names SDN_i[5] y_i[1] N0
11 1
.names SDN_i[4] y_i[0] N1
11 1
.names N5 SDN_i[6] c.csa_1.y_i
10 1
01 1
.names N3 N4 N5
1- 1
-1 1
.names SDN_i[8] y_i[3] N3
11 1
.names SDN_i[7] y_i[2] N4
11 1
.names N8 SDN_i[9] c.csa_1.z_i
10 1
01 1
.names N6 N7 N8
1- 1
-1 1
.names SDN_i[11] y_i[5] N6
11 1
.names SDN_i[10] y_i[4] N7
11 1
.names N11 SDN_i[12] c.csa_2.x_i
10 1
01 1
.names N9 N10 N11
1- 1
-1 1
.names SDN_i[14] y_i[7] N9
11 1
.names SDN_i[13] y_i[6] N10
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N1
11 1
.names c.csa_1.x_i c.csa_1.y_i c.csa_1.N0
10 1
01 1
.names c.csa_1.z_i c.csa_1.N0 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c.csa_1.z_i c.csa_1.N0 c.csa_1.s_o
10 1
01 1
.names c.csa_1.N1 $flatten\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N1
11 1
.names c.csa_2.x_i c.csa_1.s_o c.csa_2.N0
10 1
01 1
.names cr_i c.csa_2.N0 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i c.csa_2.N0 s_o
10 1
01 1
.names c.csa_2.N1 $flatten\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_booth_4_block_rep_00000005_00000_00000_00000_00000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_vec_i[0] y_vec_i[1] y_vec_i[2] y_vec_i[3] y_vec_i[4] y_vec_i[5] y_vec_i[6] y_vec_i[7] y_vec_i[8] y_vec_i[9] y_vec_i[10] y_vec_i[11] y_vec_i[12] y_vec_i[13] y_vec_i[14] y_vec_i[15] y_vec_i[16] y_vec_i[17] y_vec_i[18] y_vec_i[19] y_vec_i[20] y_vec_i[21] y_vec_i[22] y_vec_i[23] y_vec_i[24] y_vec_i[25] y_vec_i[26] y_vec_i[27] y_vec_i[28] y_vec_i[29] y_vec_i[30] y_vec_i[31] y_vec_i[32] y_vec_i[33] y_vec_i[34] y_vec_i[35] y_vec_i[36] y_vec_i[37] y_vec_i[38] y_vec_i[39]
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4]
.names $false
.names $true
1
.names $undef
.names rof_0__b4b.N2 SDN_i[3] rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__b4b.N0 rof_0__b4b.N1 rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[1] rof_0__b4b.N0
11 1
.names SDN_i[4] y_vec_i[0] rof_0__b4b.N1
11 1
.names rof_0__b4b.N5 SDN_i[6] rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__b4b.N3 rof_0__b4b.N4 rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[3] rof_0__b4b.N3
11 1
.names SDN_i[7] y_vec_i[2] rof_0__b4b.N4
11 1
.names rof_0__b4b.N8 SDN_i[9] rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__b4b.N6 rof_0__b4b.N7 rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[5] rof_0__b4b.N6
11 1
.names SDN_i[10] y_vec_i[4] rof_0__b4b.N7
11 1
.names rof_0__b4b.N11 SDN_i[12] rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_0__b4b.N9 rof_0__b4b.N10 rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[7] rof_0__b4b.N9
11 1
.names SDN_i[13] y_vec_i[6] rof_0__b4b.N10
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N1
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__b4b.c.csa_1.N1 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__b4b.c.cl_o
10 1
01 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N1
11 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i rof_0__b4b.c.csa_2.N0 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__b4b.c.csa_2.N1 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names rof_1__b4b.N2 SDN_i[3] rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__b4b.N0 rof_1__b4b.N1 rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[9] rof_1__b4b.N0
11 1
.names SDN_i[4] y_vec_i[8] rof_1__b4b.N1
11 1
.names rof_1__b4b.N5 SDN_i[6] rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__b4b.N3 rof_1__b4b.N4 rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[11] rof_1__b4b.N3
11 1
.names SDN_i[7] y_vec_i[10] rof_1__b4b.N4
11 1
.names rof_1__b4b.N8 SDN_i[9] rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__b4b.N6 rof_1__b4b.N7 rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[13] rof_1__b4b.N6
11 1
.names SDN_i[10] y_vec_i[12] rof_1__b4b.N7
11 1
.names rof_1__b4b.N11 SDN_i[12] rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__b4b.N9 rof_1__b4b.N10 rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[15] rof_1__b4b.N9
11 1
.names SDN_i[13] y_vec_i[14] rof_1__b4b.N10
11 1
.names rof_1__b4b.c.csa_1.x_i rof_1__b4b.c.csa_1.y_i rof_1__b4b.c.csa_1.N1
11 1
.names rof_1__b4b.c.csa_1.x_i rof_1__b4b.c.csa_1.y_i rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__b4b.c.csa_1.N1 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__b4b.c.cl_o
10 1
01 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__b4b.c.csa_2.N1 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names rof_2__b4b.N2 SDN_i[3] rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__b4b.N0 rof_2__b4b.N1 rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[17] rof_2__b4b.N0
11 1
.names SDN_i[4] y_vec_i[16] rof_2__b4b.N1
11 1
.names rof_2__b4b.N5 SDN_i[6] rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__b4b.N3 rof_2__b4b.N4 rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[19] rof_2__b4b.N3
11 1
.names SDN_i[7] y_vec_i[18] rof_2__b4b.N4
11 1
.names rof_2__b4b.N8 SDN_i[9] rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__b4b.N6 rof_2__b4b.N7 rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[21] rof_2__b4b.N6
11 1
.names SDN_i[10] y_vec_i[20] rof_2__b4b.N7
11 1
.names rof_2__b4b.N11 SDN_i[12] rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__b4b.N9 rof_2__b4b.N10 rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[23] rof_2__b4b.N9
11 1
.names SDN_i[13] y_vec_i[22] rof_2__b4b.N10
11 1
.names rof_2__b4b.c.csa_1.x_i rof_2__b4b.c.csa_1.y_i rof_2__b4b.c.csa_1.N1
11 1
.names rof_2__b4b.c.csa_1.x_i rof_2__b4b.c.csa_1.y_i rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 $flatten\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__b4b.c.csa_1.N1 $flatten\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__b4b.c.cl_o
10 1
01 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__b4b.c.csa_2.N1 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names rof_3__b4b.N2 SDN_i[3] rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__b4b.N0 rof_3__b4b.N1 rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[25] rof_3__b4b.N0
11 1
.names SDN_i[4] y_vec_i[24] rof_3__b4b.N1
11 1
.names rof_3__b4b.N5 SDN_i[6] rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__b4b.N3 rof_3__b4b.N4 rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[27] rof_3__b4b.N3
11 1
.names SDN_i[7] y_vec_i[26] rof_3__b4b.N4
11 1
.names rof_3__b4b.N8 SDN_i[9] rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__b4b.N6 rof_3__b4b.N7 rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[29] rof_3__b4b.N6
11 1
.names SDN_i[10] y_vec_i[28] rof_3__b4b.N7
11 1
.names rof_3__b4b.N11 SDN_i[12] rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__b4b.N9 rof_3__b4b.N10 rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[31] rof_3__b4b.N9
11 1
.names SDN_i[13] y_vec_i[30] rof_3__b4b.N10
11 1
.names rof_3__b4b.c.csa_1.x_i rof_3__b4b.c.csa_1.y_i rof_3__b4b.c.csa_1.N1
11 1
.names rof_3__b4b.c.csa_1.x_i rof_3__b4b.c.csa_1.y_i rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__b4b.c.csa_1.z_i rof_3__b4b.c.csa_1.N0 $flatten\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__b4b.c.csa_1.z_i rof_3__b4b.c.csa_1.N0 rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__b4b.c.csa_1.N1 $flatten\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__b4b.c.cl_o
10 1
01 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N1
11 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__b4b.c.csa_2.N1 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names rof_4__b4b.N2 SDN_i[3] rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__b4b.N0 rof_4__b4b.N1 rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[33] rof_4__b4b.N0
11 1
.names SDN_i[4] y_vec_i[32] rof_4__b4b.N1
11 1
.names rof_4__b4b.N5 SDN_i[6] rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__b4b.N3 rof_4__b4b.N4 rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[35] rof_4__b4b.N3
11 1
.names SDN_i[7] y_vec_i[34] rof_4__b4b.N4
11 1
.names rof_4__b4b.N8 SDN_i[9] rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__b4b.N6 rof_4__b4b.N7 rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[37] rof_4__b4b.N6
11 1
.names SDN_i[10] y_vec_i[36] rof_4__b4b.N7
11 1
.names rof_4__b4b.N11 SDN_i[12] rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__b4b.N9 rof_4__b4b.N10 rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[39] rof_4__b4b.N9
11 1
.names SDN_i[13] y_vec_i[38] rof_4__b4b.N10
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N1
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__b4b.c.csa_1.z_i rof_4__b4b.c.csa_1.N0 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__b4b.c.csa_1.z_i rof_4__b4b.c.csa_1.N0 rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__b4b.c.csa_1.N1 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N1
11 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__b4b.c.csa_2.N1 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.end

.model bsg_mul_booth_4_block_rep_00000006_000000_000000_000000_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_vec_i[0] y_vec_i[1] y_vec_i[2] y_vec_i[3] y_vec_i[4] y_vec_i[5] y_vec_i[6] y_vec_i[7] y_vec_i[8] y_vec_i[9] y_vec_i[10] y_vec_i[11] y_vec_i[12] y_vec_i[13] y_vec_i[14] y_vec_i[15] y_vec_i[16] y_vec_i[17] y_vec_i[18] y_vec_i[19] y_vec_i[20] y_vec_i[21] y_vec_i[22] y_vec_i[23] y_vec_i[24] y_vec_i[25] y_vec_i[26] y_vec_i[27] y_vec_i[28] y_vec_i[29] y_vec_i[30] y_vec_i[31] y_vec_i[32] y_vec_i[33] y_vec_i[34] y_vec_i[35] y_vec_i[36] y_vec_i[37] y_vec_i[38] y_vec_i[39] y_vec_i[40] y_vec_i[41] y_vec_i[42] y_vec_i[43] y_vec_i[44] y_vec_i[45] y_vec_i[46] y_vec_i[47]
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names rof_0__b4b.N2 SDN_i[3] rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__b4b.N0 rof_0__b4b.N1 rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[1] rof_0__b4b.N0
11 1
.names SDN_i[4] y_vec_i[0] rof_0__b4b.N1
11 1
.names rof_0__b4b.N5 SDN_i[6] rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__b4b.N3 rof_0__b4b.N4 rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[3] rof_0__b4b.N3
11 1
.names SDN_i[7] y_vec_i[2] rof_0__b4b.N4
11 1
.names rof_0__b4b.N8 SDN_i[9] rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__b4b.N6 rof_0__b4b.N7 rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[5] rof_0__b4b.N6
11 1
.names SDN_i[10] y_vec_i[4] rof_0__b4b.N7
11 1
.names rof_0__b4b.N11 SDN_i[12] rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_0__b4b.N9 rof_0__b4b.N10 rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[7] rof_0__b4b.N9
11 1
.names SDN_i[13] y_vec_i[6] rof_0__b4b.N10
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N1
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__b4b.c.csa_1.N1 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__b4b.c.cl_o
10 1
01 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N1
11 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i rof_0__b4b.c.csa_2.N0 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__b4b.c.csa_2.N1 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names rof_1__b4b.N2 SDN_i[3] rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__b4b.N0 rof_1__b4b.N1 rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[9] rof_1__b4b.N0
11 1
.names SDN_i[4] y_vec_i[8] rof_1__b4b.N1
11 1
.names rof_1__b4b.N5 SDN_i[6] rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__b4b.N3 rof_1__b4b.N4 rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[11] rof_1__b4b.N3
11 1
.names SDN_i[7] y_vec_i[10] rof_1__b4b.N4
11 1
.names rof_1__b4b.N8 SDN_i[9] rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__b4b.N6 rof_1__b4b.N7 rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[13] rof_1__b4b.N6
11 1
.names SDN_i[10] y_vec_i[12] rof_1__b4b.N7
11 1
.names rof_1__b4b.N11 SDN_i[12] rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__b4b.N9 rof_1__b4b.N10 rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[15] rof_1__b4b.N9
11 1
.names SDN_i[13] y_vec_i[14] rof_1__b4b.N10
11 1
.names rof_1__b4b.c.csa_1.x_i rof_1__b4b.c.csa_1.y_i rof_1__b4b.c.csa_1.N1
11 1
.names rof_1__b4b.c.csa_1.x_i rof_1__b4b.c.csa_1.y_i rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__b4b.c.csa_1.N1 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__b4b.c.cl_o
10 1
01 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__b4b.c.csa_2.N1 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names rof_2__b4b.N2 SDN_i[3] rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__b4b.N0 rof_2__b4b.N1 rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[17] rof_2__b4b.N0
11 1
.names SDN_i[4] y_vec_i[16] rof_2__b4b.N1
11 1
.names rof_2__b4b.N5 SDN_i[6] rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__b4b.N3 rof_2__b4b.N4 rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[19] rof_2__b4b.N3
11 1
.names SDN_i[7] y_vec_i[18] rof_2__b4b.N4
11 1
.names rof_2__b4b.N8 SDN_i[9] rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__b4b.N6 rof_2__b4b.N7 rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[21] rof_2__b4b.N6
11 1
.names SDN_i[10] y_vec_i[20] rof_2__b4b.N7
11 1
.names rof_2__b4b.N11 SDN_i[12] rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__b4b.N9 rof_2__b4b.N10 rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[23] rof_2__b4b.N9
11 1
.names SDN_i[13] y_vec_i[22] rof_2__b4b.N10
11 1
.names rof_2__b4b.c.csa_1.x_i rof_2__b4b.c.csa_1.y_i rof_2__b4b.c.csa_1.N1
11 1
.names rof_2__b4b.c.csa_1.x_i rof_2__b4b.c.csa_1.y_i rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 $flatten\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__b4b.c.csa_1.N1 $flatten\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__b4b.c.cl_o
10 1
01 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__b4b.c.csa_2.N1 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names rof_3__b4b.N2 SDN_i[3] rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__b4b.N0 rof_3__b4b.N1 rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[25] rof_3__b4b.N0
11 1
.names SDN_i[4] y_vec_i[24] rof_3__b4b.N1
11 1
.names rof_3__b4b.N5 SDN_i[6] rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__b4b.N3 rof_3__b4b.N4 rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[27] rof_3__b4b.N3
11 1
.names SDN_i[7] y_vec_i[26] rof_3__b4b.N4
11 1
.names rof_3__b4b.N8 SDN_i[9] rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__b4b.N6 rof_3__b4b.N7 rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[29] rof_3__b4b.N6
11 1
.names SDN_i[10] y_vec_i[28] rof_3__b4b.N7
11 1
.names rof_3__b4b.N11 SDN_i[12] rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__b4b.N9 rof_3__b4b.N10 rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[31] rof_3__b4b.N9
11 1
.names SDN_i[13] y_vec_i[30] rof_3__b4b.N10
11 1
.names rof_3__b4b.c.csa_1.x_i rof_3__b4b.c.csa_1.y_i rof_3__b4b.c.csa_1.N1
11 1
.names rof_3__b4b.c.csa_1.x_i rof_3__b4b.c.csa_1.y_i rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__b4b.c.csa_1.z_i rof_3__b4b.c.csa_1.N0 $flatten\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__b4b.c.csa_1.z_i rof_3__b4b.c.csa_1.N0 rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__b4b.c.csa_1.N1 $flatten\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__b4b.c.cl_o
10 1
01 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N1
11 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__b4b.c.csa_2.N1 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names rof_4__b4b.N2 SDN_i[3] rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__b4b.N0 rof_4__b4b.N1 rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[33] rof_4__b4b.N0
11 1
.names SDN_i[4] y_vec_i[32] rof_4__b4b.N1
11 1
.names rof_4__b4b.N5 SDN_i[6] rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__b4b.N3 rof_4__b4b.N4 rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[35] rof_4__b4b.N3
11 1
.names SDN_i[7] y_vec_i[34] rof_4__b4b.N4
11 1
.names rof_4__b4b.N8 SDN_i[9] rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__b4b.N6 rof_4__b4b.N7 rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[37] rof_4__b4b.N6
11 1
.names SDN_i[10] y_vec_i[36] rof_4__b4b.N7
11 1
.names rof_4__b4b.N11 SDN_i[12] rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__b4b.N9 rof_4__b4b.N10 rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[39] rof_4__b4b.N9
11 1
.names SDN_i[13] y_vec_i[38] rof_4__b4b.N10
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N1
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__b4b.c.csa_1.z_i rof_4__b4b.c.csa_1.N0 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__b4b.c.csa_1.z_i rof_4__b4b.c.csa_1.N0 rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__b4b.c.csa_1.N1 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__b4b.c.cl_o
10 1
01 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N1
11 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__b4b.c.csa_2.N1 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names rof_5__b4b.N2 SDN_i[3] rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_5__b4b.N0 rof_5__b4b.N1 rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[41] rof_5__b4b.N0
11 1
.names SDN_i[4] y_vec_i[40] rof_5__b4b.N1
11 1
.names rof_5__b4b.N5 SDN_i[6] rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_5__b4b.N3 rof_5__b4b.N4 rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[43] rof_5__b4b.N3
11 1
.names SDN_i[7] y_vec_i[42] rof_5__b4b.N4
11 1
.names rof_5__b4b.N8 SDN_i[9] rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__b4b.N6 rof_5__b4b.N7 rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[45] rof_5__b4b.N6
11 1
.names SDN_i[10] y_vec_i[44] rof_5__b4b.N7
11 1
.names rof_5__b4b.N11 SDN_i[12] rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__b4b.N9 rof_5__b4b.N10 rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[47] rof_5__b4b.N9
11 1
.names SDN_i[13] y_vec_i[46] rof_5__b4b.N10
11 1
.names rof_5__b4b.c.csa_1.x_i rof_5__b4b.c.csa_1.y_i rof_5__b4b.c.csa_1.N1
11 1
.names rof_5__b4b.c.csa_1.x_i rof_5__b4b.c.csa_1.y_i rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_5__b4b.c.csa_1.z_i rof_5__b4b.c.csa_1.N0 $flatten\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__b4b.c.csa_1.z_i rof_5__b4b.c.csa_1.N0 rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__b4b.c.csa_1.N1 $flatten\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names rof_5__b4b.c.csa_2.x_i rof_5__b4b.c.csa_1.s_o rof_5__b4b.c.csa_2.N1
11 1
.names rof_5__b4b.c.csa_2.x_i rof_5__b4b.c.csa_1.s_o rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__b4b.c.cl_o rof_5__b4b.c.csa_2.N0 $flatten\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__b4b.c.cl_o rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_5__b4b.c.csa_2.N1 $flatten\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.end

.model bsg_mul_booth_4_block_rep_00000006_000000_080403_773310_804020
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_vec_i[0] y_vec_i[1] y_vec_i[2] y_vec_i[3] y_vec_i[4] y_vec_i[5] y_vec_i[6] y_vec_i[7] y_vec_i[8] y_vec_i[9] y_vec_i[10] y_vec_i[11] y_vec_i[12] y_vec_i[13] y_vec_i[14] y_vec_i[15] y_vec_i[16] y_vec_i[17] y_vec_i[18] y_vec_i[19] y_vec_i[20] y_vec_i[21] y_vec_i[22] y_vec_i[23] y_vec_i[24] y_vec_i[25] y_vec_i[26] y_vec_i[27] y_vec_i[28] y_vec_i[29] y_vec_i[30] y_vec_i[31] y_vec_i[32] y_vec_i[33] y_vec_i[34] y_vec_i[35] y_vec_i[36] y_vec_i[37] y_vec_i[38] y_vec_i[39] y_vec_i[40] y_vec_i[41] y_vec_i[42] y_vec_i[43] y_vec_i[44] y_vec_i[45] y_vec_i[46] y_vec_i[47]
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names rof_1__b4b.c.cl_o rof_1__b4b.c.csa_1.s_o
0 1
.names c_o[3] s_o[3]
0 1
.names rof_0__b4b.N0 rof_0__b4b.c.csa_1.x_i
0 1
.names rof_0__b4b.N1 rof_0__b4b.c.csa_1.y_i
0 1
.names rof_0__b4b.N4 SDN_i[3] rof_0__b4b.N0
10 1
01 1
.names rof_0__b4b.N2 rof_0__b4b.N3 rof_0__b4b.N4
1- 1
-1 1
.names SDN_i[5] y_vec_i[1] rof_0__b4b.N2
11 1
.names SDN_i[4] y_vec_i[0] rof_0__b4b.N3
11 1
.names rof_0__b4b.N7 SDN_i[6] rof_0__b4b.N1
10 1
01 1
.names rof_0__b4b.N5 rof_0__b4b.N6 rof_0__b4b.N7
1- 1
-1 1
.names SDN_i[8] y_vec_i[3] rof_0__b4b.N5
11 1
.names SDN_i[7] y_vec_i[2] rof_0__b4b.N6
11 1
.names rof_0__b4b.N10 SDN_i[9] rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__b4b.N8 rof_0__b4b.N9 rof_0__b4b.N10
1- 1
-1 1
.names SDN_i[11] y_vec_i[5] rof_0__b4b.N8
11 1
.names SDN_i[10] y_vec_i[4] rof_0__b4b.N9
11 1
.names rof_0__b4b.N13 SDN_i[12] rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_0__b4b.N11 rof_0__b4b.N12 rof_0__b4b.N13
1- 1
-1 1
.names SDN_i[14] y_vec_i[7] rof_0__b4b.N11
11 1
.names SDN_i[13] y_vec_i[6] rof_0__b4b.N12
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N1
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__b4b.c.csa_1.N1 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__b4b.c.cl_o
10 1
01 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N1
11 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i rof_0__b4b.c.csa_2.N0 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__b4b.c.csa_2.N1 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names rof_1__b4b.N2 SDN_i[9] rof_1__b4b.c.cl_o
10 1
01 1
.names rof_1__b4b.N0 rof_1__b4b.N1 rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[11] y_vec_i[13] rof_1__b4b.N0
11 1
.names SDN_i[10] y_vec_i[12] rof_1__b4b.N1
11 1
.names rof_1__b4b.N5 SDN_i[12] rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__b4b.N3 rof_1__b4b.N4 rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_vec_i[15] rof_1__b4b.N3
11 1
.names SDN_i[13] y_vec_i[14] rof_1__b4b.N4
11 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__b4b.c.csa_2.N1 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names rof_2__b4b.N0 rof_2__b4b.c.csa_1.s_o
0 1
.names rof_2__b4b.N3 SDN_i[9] rof_2__b4b.N0
10 1
01 1
.names rof_2__b4b.N1 rof_2__b4b.N2 rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[11] y_vec_i[21] rof_2__b4b.N1
11 1
.names SDN_i[10] y_vec_i[20] rof_2__b4b.N2
11 1
.names rof_2__b4b.N6 SDN_i[12] rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__b4b.N4 rof_2__b4b.N5 rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_vec_i[23] rof_2__b4b.N4
11 1
.names SDN_i[13] y_vec_i[22] rof_2__b4b.N5
11 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__b4b.c.csa_2.N1 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names rof_3__b4b.N2 SDN_i[12] c_o[3]
10 1
01 1
.names rof_3__b4b.N0 rof_3__b4b.N1 rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[14] y_vec_i[31] rof_3__b4b.N0
11 1
.names SDN_i[13] y_vec_i[30] rof_3__b4b.N1
11 1
.names rof_4__b4b.N0 s_o[4]
0 1
.names rof_4__b4b.N3 SDN_i[12] rof_4__b4b.N0
10 1
01 1
.names rof_4__b4b.N1 rof_4__b4b.N2 rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[14] y_vec_i[39] rof_4__b4b.N1
11 1
.names SDN_i[13] y_vec_i[38] rof_4__b4b.N2
11 1
.names $false cl_o
1 1
.names $false c_o[5]
1 1
.names $false c_o[4]
1 1
.names $true s_o[5]
1 1
.end

.model bsg_mul_booth_4_block_rep_00000006_080402_000000_80c8ec_000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_vec_i[0] y_vec_i[1] y_vec_i[2] y_vec_i[3] y_vec_i[4] y_vec_i[5] y_vec_i[6] y_vec_i[7] y_vec_i[8] y_vec_i[9] y_vec_i[10] y_vec_i[11] y_vec_i[12] y_vec_i[13] y_vec_i[14] y_vec_i[15] y_vec_i[16] y_vec_i[17] y_vec_i[18] y_vec_i[19] y_vec_i[20] y_vec_i[21] y_vec_i[22] y_vec_i[23] y_vec_i[24] y_vec_i[25] y_vec_i[26] y_vec_i[27] y_vec_i[28] y_vec_i[29] y_vec_i[30] y_vec_i[31] y_vec_i[32] y_vec_i[33] y_vec_i[34] y_vec_i[35] y_vec_i[36] y_vec_i[37] y_vec_i[38] y_vec_i[39] y_vec_i[40] y_vec_i[41] y_vec_i[42] y_vec_i[43] y_vec_i[44] y_vec_i[45] y_vec_i[46] y_vec_i[47]
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names rof_0__b4b.N2 SDN_i[3] rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__b4b.N0 rof_0__b4b.N1 rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[1] rof_0__b4b.N0
11 1
.names SDN_i[4] y_vec_i[0] rof_0__b4b.N1
11 1
.names rof_0__b4b.c.csa_1.x_i SDN_i[3] rof_0__b4b.c.cl_o
11 1
.names rof_0__b4b.c.csa_1.x_i SDN_i[3] rof_0__b4b.c.csa_1.N0
10 1
01 1
.names cr_i rof_0__b4b.c.csa_1.N0 c_o[0]
11 1
.names cr_i rof_0__b4b.c.csa_1.N0 s_o[0]
10 1
01 1
.names rof_1__b4b.N2 SDN_i[3] rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__b4b.N0 rof_1__b4b.N1 rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[9] rof_1__b4b.N0
11 1
.names SDN_i[4] y_vec_i[8] rof_1__b4b.N1
11 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_1.N0 c_o[1]
11 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_1.N0 s_o[1]
10 1
01 1
.names rof_2__b4b.N2 SDN_i[3] rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__b4b.N0 rof_2__b4b.N1 rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[17] rof_2__b4b.N0
11 1
.names SDN_i[4] y_vec_i[16] rof_2__b4b.N1
11 1
.names rof_2__b4b.N5 SDN_i[6] rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__b4b.N3 rof_2__b4b.N4 rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[19] rof_2__b4b.N3
11 1
.names SDN_i[7] y_vec_i[18] rof_2__b4b.N4
11 1
.names rof_2__b4b.c.csa_1.x_i rof_2__b4b.c.csa_1.y_i rof_2__b4b.c.csa_1.N1
11 1
.names rof_2__b4b.c.csa_1.x_i rof_2__b4b.c.csa_1.y_i rof_2__b4b.c.csa_1.N0
10 1
01 1
.names SDN_i[6] rof_2__b4b.c.csa_1.N0 $flatten\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] rof_2__b4b.c.csa_1.N0 s_o[2]
10 1
01 1
.names rof_2__b4b.c.csa_1.N1 $flatten\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__b4b.c.cl_o
10 1
01 1
.names rof_3__b4b.N2 SDN_i[3] rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__b4b.N0 rof_3__b4b.N1 rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[25] rof_3__b4b.N0
11 1
.names SDN_i[4] y_vec_i[24] rof_3__b4b.N1
11 1
.names rof_3__b4b.N5 SDN_i[6] rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__b4b.N3 rof_3__b4b.N4 rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[27] rof_3__b4b.N3
11 1
.names SDN_i[7] y_vec_i[26] rof_3__b4b.N4
11 1
.names rof_3__b4b.c.csa_1.x_i rof_3__b4b.c.csa_1.y_i rof_3__b4b.c.cl_o
11 1
.names rof_3__b4b.c.csa_1.x_i rof_3__b4b.c.csa_1.y_i rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_1.N0 c_o[3]
11 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_1.N0 s_o[3]
10 1
01 1
.names rof_4__b4b.N2 SDN_i[3] rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__b4b.N0 rof_4__b4b.N1 rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[33] rof_4__b4b.N0
11 1
.names SDN_i[4] y_vec_i[32] rof_4__b4b.N1
11 1
.names rof_4__b4b.N5 SDN_i[6] rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__b4b.N3 rof_4__b4b.N4 rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[35] rof_4__b4b.N3
11 1
.names SDN_i[7] y_vec_i[34] rof_4__b4b.N4
11 1
.names rof_4__b4b.N8 SDN_i[9] rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__b4b.N6 rof_4__b4b.N7 rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[37] rof_4__b4b.N6
11 1
.names SDN_i[10] y_vec_i[36] rof_4__b4b.N7
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N1
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__b4b.c.csa_1.z_i rof_4__b4b.c.csa_1.N0 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__b4b.c.csa_1.z_i rof_4__b4b.c.csa_1.N0 rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__b4b.c.csa_1.N1 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__b4b.c.cl_o
10 1
01 1
.names SDN_i[9] rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N1
11 1
.names SDN_i[9] rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__b4b.c.csa_2.N1 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names rof_5__b4b.N2 SDN_i[3] rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_5__b4b.N0 rof_5__b4b.N1 rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[41] rof_5__b4b.N0
11 1
.names SDN_i[4] y_vec_i[40] rof_5__b4b.N1
11 1
.names rof_5__b4b.N5 SDN_i[6] rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_5__b4b.N3 rof_5__b4b.N4 rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[43] rof_5__b4b.N3
11 1
.names SDN_i[7] y_vec_i[42] rof_5__b4b.N4
11 1
.names rof_5__b4b.N8 SDN_i[9] rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__b4b.N6 rof_5__b4b.N7 rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[45] rof_5__b4b.N6
11 1
.names SDN_i[10] y_vec_i[44] rof_5__b4b.N7
11 1
.names rof_5__b4b.c.csa_1.x_i rof_5__b4b.c.csa_1.y_i rof_5__b4b.c.csa_1.N1
11 1
.names rof_5__b4b.c.csa_1.x_i rof_5__b4b.c.csa_1.y_i rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_5__b4b.c.csa_1.z_i rof_5__b4b.c.csa_1.N0 $flatten\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__b4b.c.csa_1.z_i rof_5__b4b.c.csa_1.N0 rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__b4b.c.csa_1.N1 $flatten\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names rof_4__b4b.c.cl_o rof_5__b4b.c.csa_1.s_o c_o[5]
11 1
.names rof_4__b4b.c.cl_o rof_5__b4b.c.csa_1.s_o s_o[5]
10 1
01 1
.names $false c_o[2]
1 1
.end

.model bsg_mul_booth_4_block_rep_00000007_0000000_8040201_7331100_0402010
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_vec_i[0] y_vec_i[1] y_vec_i[2] y_vec_i[3] y_vec_i[4] y_vec_i[5] y_vec_i[6] y_vec_i[7] y_vec_i[8] y_vec_i[9] y_vec_i[10] y_vec_i[11] y_vec_i[12] y_vec_i[13] y_vec_i[14] y_vec_i[15] y_vec_i[16] y_vec_i[17] y_vec_i[18] y_vec_i[19] y_vec_i[20] y_vec_i[21] y_vec_i[22] y_vec_i[23] y_vec_i[24] y_vec_i[25] y_vec_i[26] y_vec_i[27] y_vec_i[28] y_vec_i[29] y_vec_i[30] y_vec_i[31] y_vec_i[32] y_vec_i[33] y_vec_i[34] y_vec_i[35] y_vec_i[36] y_vec_i[37] y_vec_i[38] y_vec_i[39] y_vec_i[40] y_vec_i[41] y_vec_i[42] y_vec_i[43] y_vec_i[44] y_vec_i[45] y_vec_i[46] y_vec_i[47] y_vec_i[48] y_vec_i[49] y_vec_i[50] y_vec_i[51] y_vec_i[52] y_vec_i[53] y_vec_i[54] y_vec_i[55]
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6]
.names $false
.names $true
1
.names $undef
.names rof_1__b4b.c.csa_1.N1 rof_1__b4b.c.csa_1.N0
0 1
.names rof_3__b4b.c.cl_o rof_3__b4b.c.csa_1.s_o
0 1
.names c_o[5] s_o[5]
0 1
.names rof_0__b4b.N0 rof_0__b4b.c.csa_1.x_i
0 1
.names rof_0__b4b.N3 SDN_i[3] rof_0__b4b.N0
10 1
01 1
.names rof_0__b4b.N1 rof_0__b4b.N2 rof_0__b4b.N3
1- 1
-1 1
.names SDN_i[5] y_vec_i[1] rof_0__b4b.N1
11 1
.names SDN_i[4] y_vec_i[0] rof_0__b4b.N2
11 1
.names rof_0__b4b.N6 SDN_i[6] rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__b4b.N4 rof_0__b4b.N5 rof_0__b4b.N6
1- 1
-1 1
.names SDN_i[8] y_vec_i[3] rof_0__b4b.N4
11 1
.names SDN_i[7] y_vec_i[2] rof_0__b4b.N5
11 1
.names rof_0__b4b.N9 SDN_i[9] rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__b4b.N7 rof_0__b4b.N8 rof_0__b4b.N9
1- 1
-1 1
.names SDN_i[11] y_vec_i[5] rof_0__b4b.N7
11 1
.names SDN_i[10] y_vec_i[4] rof_0__b4b.N8
11 1
.names rof_0__b4b.N12 SDN_i[12] rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_0__b4b.N10 rof_0__b4b.N11 rof_0__b4b.N12
1- 1
-1 1
.names SDN_i[14] y_vec_i[7] rof_0__b4b.N10
11 1
.names SDN_i[13] y_vec_i[6] rof_0__b4b.N11
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N1
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__b4b.c.csa_1.N1 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__b4b.c.cl_o
10 1
01 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N1
11 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i rof_0__b4b.c.csa_2.N0 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__b4b.c.csa_2.N1 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names rof_1__b4b.N2 SDN_i[6] rof_1__b4b.c.csa_1.N1
10 1
01 1
.names rof_1__b4b.N0 rof_1__b4b.N1 rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[8] y_vec_i[11] rof_1__b4b.N0
11 1
.names SDN_i[7] y_vec_i[10] rof_1__b4b.N1
11 1
.names rof_1__b4b.N5 SDN_i[9] rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__b4b.N3 rof_1__b4b.N4 rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[11] y_vec_i[13] rof_1__b4b.N3
11 1
.names SDN_i[10] y_vec_i[12] rof_1__b4b.N4
11 1
.names rof_1__b4b.N8 SDN_i[12] rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__b4b.N6 rof_1__b4b.N7 rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[14] y_vec_i[15] rof_1__b4b.N6
11 1
.names SDN_i[13] y_vec_i[14] rof_1__b4b.N7
11 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__b4b.c.csa_1.N1 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__b4b.c.cl_o
10 1
01 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__b4b.c.csa_2.N1 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names rof_2__b4b.N0 rof_2__b4b.c.csa_1.N0
0 1
.names rof_2__b4b.N3 SDN_i[6] rof_2__b4b.N0
10 1
01 1
.names rof_2__b4b.N1 rof_2__b4b.N2 rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[8] y_vec_i[19] rof_2__b4b.N1
11 1
.names SDN_i[7] y_vec_i[18] rof_2__b4b.N2
11 1
.names rof_2__b4b.N6 SDN_i[9] rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__b4b.N4 rof_2__b4b.N5 rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[11] y_vec_i[21] rof_2__b4b.N4
11 1
.names SDN_i[10] y_vec_i[20] rof_2__b4b.N5
11 1
.names rof_2__b4b.N9 SDN_i[12] rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__b4b.N7 rof_2__b4b.N8 rof_2__b4b.N9
1- 1
-1 1
.names SDN_i[14] y_vec_i[23] rof_2__b4b.N7
11 1
.names SDN_i[13] y_vec_i[22] rof_2__b4b.N8
11 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 rof_2__b4b.c.cl_o
11 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__b4b.c.csa_2.N1 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names rof_3__b4b.N2 SDN_i[9] rof_3__b4b.c.cl_o
10 1
01 1
.names rof_3__b4b.N0 rof_3__b4b.N1 rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[11] y_vec_i[29] rof_3__b4b.N0
11 1
.names SDN_i[10] y_vec_i[28] rof_3__b4b.N1
11 1
.names rof_3__b4b.N5 SDN_i[12] rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__b4b.N3 rof_3__b4b.N4 rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_vec_i[31] rof_3__b4b.N3
11 1
.names SDN_i[13] y_vec_i[30] rof_3__b4b.N4
11 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N1
11 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__b4b.c.csa_2.N1 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names rof_4__b4b.N0 rof_4__b4b.c.csa_1.s_o
0 1
.names rof_4__b4b.N3 SDN_i[9] rof_4__b4b.N0
10 1
01 1
.names rof_4__b4b.N1 rof_4__b4b.N2 rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[11] y_vec_i[37] rof_4__b4b.N1
11 1
.names SDN_i[10] y_vec_i[36] rof_4__b4b.N2
11 1
.names rof_4__b4b.N6 SDN_i[12] rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__b4b.N4 rof_4__b4b.N5 rof_4__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_vec_i[39] rof_4__b4b.N4
11 1
.names SDN_i[13] y_vec_i[38] rof_4__b4b.N5
11 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N1
11 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__b4b.c.csa_2.N1 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names rof_5__b4b.N2 SDN_i[12] c_o[5]
10 1
01 1
.names rof_5__b4b.N0 rof_5__b4b.N1 rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[14] y_vec_i[47] rof_5__b4b.N0
11 1
.names SDN_i[13] y_vec_i[46] rof_5__b4b.N1
11 1
.names rof_6__b4b.N0 s_o[6]
0 1
.names rof_6__b4b.N3 SDN_i[12] rof_6__b4b.N0
10 1
01 1
.names rof_6__b4b.N1 rof_6__b4b.N2 rof_6__b4b.N3
1- 1
-1 1
.names SDN_i[14] y_vec_i[55] rof_6__b4b.N1
11 1
.names SDN_i[13] y_vec_i[54] rof_6__b4b.N2
11 1
.names $false cl_o
1 1
.names $false c_o[6]
1 1
.end

.model bsg_mul_booth_4_block_rep_00000008_00000000_00000000_00000000_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_vec_i[0] y_vec_i[1] y_vec_i[2] y_vec_i[3] y_vec_i[4] y_vec_i[5] y_vec_i[6] y_vec_i[7] y_vec_i[8] y_vec_i[9] y_vec_i[10] y_vec_i[11] y_vec_i[12] y_vec_i[13] y_vec_i[14] y_vec_i[15] y_vec_i[16] y_vec_i[17] y_vec_i[18] y_vec_i[19] y_vec_i[20] y_vec_i[21] y_vec_i[22] y_vec_i[23] y_vec_i[24] y_vec_i[25] y_vec_i[26] y_vec_i[27] y_vec_i[28] y_vec_i[29] y_vec_i[30] y_vec_i[31] y_vec_i[32] y_vec_i[33] y_vec_i[34] y_vec_i[35] y_vec_i[36] y_vec_i[37] y_vec_i[38] y_vec_i[39] y_vec_i[40] y_vec_i[41] y_vec_i[42] y_vec_i[43] y_vec_i[44] y_vec_i[45] y_vec_i[46] y_vec_i[47] y_vec_i[48] y_vec_i[49] y_vec_i[50] y_vec_i[51] y_vec_i[52] y_vec_i[53] y_vec_i[54] y_vec_i[55] y_vec_i[56] y_vec_i[57] y_vec_i[58] y_vec_i[59] y_vec_i[60] y_vec_i[61] y_vec_i[62] y_vec_i[63]
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names rof_0__b4b.N2 SDN_i[3] rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names rof_0__b4b.N0 rof_0__b4b.N1 rof_0__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[1] rof_0__b4b.N0
11 1
.names SDN_i[4] y_vec_i[0] rof_0__b4b.N1
11 1
.names rof_0__b4b.N5 SDN_i[6] rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__b4b.N3 rof_0__b4b.N4 rof_0__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[3] rof_0__b4b.N3
11 1
.names SDN_i[7] y_vec_i[2] rof_0__b4b.N4
11 1
.names rof_0__b4b.N8 SDN_i[9] rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__b4b.N6 rof_0__b4b.N7 rof_0__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[5] rof_0__b4b.N6
11 1
.names SDN_i[10] y_vec_i[4] rof_0__b4b.N7
11 1
.names rof_0__b4b.N11 SDN_i[12] rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_0__b4b.N9 rof_0__b4b.N10 rof_0__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[7] rof_0__b4b.N9
11 1
.names SDN_i[13] y_vec_i[6] rof_0__b4b.N10
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N1
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__b4b.c.csa_1.N1 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__b4b.c.cl_o
10 1
01 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N1
11 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i rof_0__b4b.c.csa_2.N0 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__b4b.c.csa_2.N1 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names rof_1__b4b.N2 SDN_i[3] rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names rof_1__b4b.N0 rof_1__b4b.N1 rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[9] rof_1__b4b.N0
11 1
.names SDN_i[4] y_vec_i[8] rof_1__b4b.N1
11 1
.names rof_1__b4b.N5 SDN_i[6] rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names rof_1__b4b.N3 rof_1__b4b.N4 rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[11] rof_1__b4b.N3
11 1
.names SDN_i[7] y_vec_i[10] rof_1__b4b.N4
11 1
.names rof_1__b4b.N8 SDN_i[9] rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__b4b.N6 rof_1__b4b.N7 rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[13] rof_1__b4b.N6
11 1
.names SDN_i[10] y_vec_i[12] rof_1__b4b.N7
11 1
.names rof_1__b4b.N11 SDN_i[12] rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__b4b.N9 rof_1__b4b.N10 rof_1__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[15] rof_1__b4b.N9
11 1
.names SDN_i[13] y_vec_i[14] rof_1__b4b.N10
11 1
.names rof_1__b4b.c.csa_1.x_i rof_1__b4b.c.csa_1.y_i rof_1__b4b.c.csa_1.N1
11 1
.names rof_1__b4b.c.csa_1.x_i rof_1__b4b.c.csa_1.y_i rof_1__b4b.c.csa_1.N0
10 1
01 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__b4b.c.csa_1.N1 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__b4b.c.cl_o
10 1
01 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__b4b.c.csa_2.N1 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names rof_2__b4b.N2 SDN_i[3] rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__b4b.N0 rof_2__b4b.N1 rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[17] rof_2__b4b.N0
11 1
.names SDN_i[4] y_vec_i[16] rof_2__b4b.N1
11 1
.names rof_2__b4b.N5 SDN_i[6] rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names rof_2__b4b.N3 rof_2__b4b.N4 rof_2__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[19] rof_2__b4b.N3
11 1
.names SDN_i[7] y_vec_i[18] rof_2__b4b.N4
11 1
.names rof_2__b4b.N8 SDN_i[9] rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__b4b.N6 rof_2__b4b.N7 rof_2__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[21] rof_2__b4b.N6
11 1
.names SDN_i[10] y_vec_i[20] rof_2__b4b.N7
11 1
.names rof_2__b4b.N11 SDN_i[12] rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__b4b.N9 rof_2__b4b.N10 rof_2__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[23] rof_2__b4b.N9
11 1
.names SDN_i[13] y_vec_i[22] rof_2__b4b.N10
11 1
.names rof_2__b4b.c.csa_1.x_i rof_2__b4b.c.csa_1.y_i rof_2__b4b.c.csa_1.N1
11 1
.names rof_2__b4b.c.csa_1.x_i rof_2__b4b.c.csa_1.y_i rof_2__b4b.c.csa_1.N0
10 1
01 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 $flatten\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__b4b.c.csa_1.N1 $flatten\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__b4b.c.cl_o
10 1
01 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__b4b.c.csa_2.N1 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names rof_3__b4b.N2 SDN_i[3] rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names rof_3__b4b.N0 rof_3__b4b.N1 rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[25] rof_3__b4b.N0
11 1
.names SDN_i[4] y_vec_i[24] rof_3__b4b.N1
11 1
.names rof_3__b4b.N5 SDN_i[6] rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names rof_3__b4b.N3 rof_3__b4b.N4 rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[27] rof_3__b4b.N3
11 1
.names SDN_i[7] y_vec_i[26] rof_3__b4b.N4
11 1
.names rof_3__b4b.N8 SDN_i[9] rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names rof_3__b4b.N6 rof_3__b4b.N7 rof_3__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[29] rof_3__b4b.N6
11 1
.names SDN_i[10] y_vec_i[28] rof_3__b4b.N7
11 1
.names rof_3__b4b.N11 SDN_i[12] rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__b4b.N9 rof_3__b4b.N10 rof_3__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[31] rof_3__b4b.N9
11 1
.names SDN_i[13] y_vec_i[30] rof_3__b4b.N10
11 1
.names rof_3__b4b.c.csa_1.x_i rof_3__b4b.c.csa_1.y_i rof_3__b4b.c.csa_1.N1
11 1
.names rof_3__b4b.c.csa_1.x_i rof_3__b4b.c.csa_1.y_i rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__b4b.c.csa_1.z_i rof_3__b4b.c.csa_1.N0 $flatten\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__b4b.c.csa_1.z_i rof_3__b4b.c.csa_1.N0 rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names rof_3__b4b.c.csa_1.N1 $flatten\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__b4b.c.cl_o
10 1
01 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N1
11 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__b4b.c.csa_2.N1 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names rof_4__b4b.N2 SDN_i[3] rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__b4b.N0 rof_4__b4b.N1 rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[33] rof_4__b4b.N0
11 1
.names SDN_i[4] y_vec_i[32] rof_4__b4b.N1
11 1
.names rof_4__b4b.N5 SDN_i[6] rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__b4b.N3 rof_4__b4b.N4 rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[35] rof_4__b4b.N3
11 1
.names SDN_i[7] y_vec_i[34] rof_4__b4b.N4
11 1
.names rof_4__b4b.N8 SDN_i[9] rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names rof_4__b4b.N6 rof_4__b4b.N7 rof_4__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[37] rof_4__b4b.N6
11 1
.names SDN_i[10] y_vec_i[36] rof_4__b4b.N7
11 1
.names rof_4__b4b.N11 SDN_i[12] rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__b4b.N9 rof_4__b4b.N10 rof_4__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[39] rof_4__b4b.N9
11 1
.names SDN_i[13] y_vec_i[38] rof_4__b4b.N10
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N1
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__b4b.c.csa_1.z_i rof_4__b4b.c.csa_1.N0 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__b4b.c.csa_1.z_i rof_4__b4b.c.csa_1.N0 rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names rof_4__b4b.c.csa_1.N1 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__b4b.c.cl_o
10 1
01 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N1
11 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__b4b.c.csa_2.N1 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names rof_5__b4b.N2 SDN_i[3] rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_5__b4b.N0 rof_5__b4b.N1 rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[41] rof_5__b4b.N0
11 1
.names SDN_i[4] y_vec_i[40] rof_5__b4b.N1
11 1
.names rof_5__b4b.N5 SDN_i[6] rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_5__b4b.N3 rof_5__b4b.N4 rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[43] rof_5__b4b.N3
11 1
.names SDN_i[7] y_vec_i[42] rof_5__b4b.N4
11 1
.names rof_5__b4b.N8 SDN_i[9] rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names rof_5__b4b.N6 rof_5__b4b.N7 rof_5__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[45] rof_5__b4b.N6
11 1
.names SDN_i[10] y_vec_i[44] rof_5__b4b.N7
11 1
.names rof_5__b4b.N11 SDN_i[12] rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names rof_5__b4b.N9 rof_5__b4b.N10 rof_5__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[47] rof_5__b4b.N9
11 1
.names SDN_i[13] y_vec_i[46] rof_5__b4b.N10
11 1
.names rof_5__b4b.c.csa_1.x_i rof_5__b4b.c.csa_1.y_i rof_5__b4b.c.csa_1.N1
11 1
.names rof_5__b4b.c.csa_1.x_i rof_5__b4b.c.csa_1.y_i rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_5__b4b.c.csa_1.z_i rof_5__b4b.c.csa_1.N0 $flatten\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__b4b.c.csa_1.z_i rof_5__b4b.c.csa_1.N0 rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names rof_5__b4b.c.csa_1.N1 $flatten\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__b4b.c.cl_o
10 1
01 1
.names rof_5__b4b.c.csa_2.x_i rof_5__b4b.c.csa_1.s_o rof_5__b4b.c.csa_2.N1
11 1
.names rof_5__b4b.c.csa_2.x_i rof_5__b4b.c.csa_1.s_o rof_5__b4b.c.csa_2.N0
10 1
01 1
.names rof_4__b4b.c.cl_o rof_5__b4b.c.csa_2.N0 $flatten\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__b4b.c.cl_o rof_5__b4b.c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_5__b4b.c.csa_2.N1 $flatten\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names rof_6__b4b.N2 SDN_i[3] rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_6__b4b.N0 rof_6__b4b.N1 rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[49] rof_6__b4b.N0
11 1
.names SDN_i[4] y_vec_i[48] rof_6__b4b.N1
11 1
.names rof_6__b4b.N5 SDN_i[6] rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_6__b4b.N3 rof_6__b4b.N4 rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[51] rof_6__b4b.N3
11 1
.names SDN_i[7] y_vec_i[50] rof_6__b4b.N4
11 1
.names rof_6__b4b.N8 SDN_i[9] rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_6__b4b.N6 rof_6__b4b.N7 rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[53] rof_6__b4b.N6
11 1
.names SDN_i[10] y_vec_i[52] rof_6__b4b.N7
11 1
.names rof_6__b4b.N11 SDN_i[12] rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names rof_6__b4b.N9 rof_6__b4b.N10 rof_6__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[55] rof_6__b4b.N9
11 1
.names SDN_i[13] y_vec_i[54] rof_6__b4b.N10
11 1
.names rof_6__b4b.c.csa_1.x_i rof_6__b4b.c.csa_1.y_i rof_6__b4b.c.csa_1.N1
11 1
.names rof_6__b4b.c.csa_1.x_i rof_6__b4b.c.csa_1.y_i rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_6__b4b.c.csa_1.z_i rof_6__b4b.c.csa_1.N0 $flatten\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__b4b.c.csa_1.z_i rof_6__b4b.c.csa_1.N0 rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_6__b4b.c.csa_1.N1 $flatten\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__b4b.c.cl_o
10 1
01 1
.names rof_6__b4b.c.csa_2.x_i rof_6__b4b.c.csa_1.s_o rof_6__b4b.c.csa_2.N1
11 1
.names rof_6__b4b.c.csa_2.x_i rof_6__b4b.c.csa_1.s_o rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__b4b.c.cl_o rof_6__b4b.c.csa_2.N0 $flatten\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__b4b.c.cl_o rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_6__b4b.c.csa_2.N1 $flatten\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names rof_7__b4b.N2 SDN_i[3] rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_7__b4b.N0 rof_7__b4b.N1 rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[57] rof_7__b4b.N0
11 1
.names SDN_i[4] y_vec_i[56] rof_7__b4b.N1
11 1
.names rof_7__b4b.N5 SDN_i[6] rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_7__b4b.N3 rof_7__b4b.N4 rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[59] rof_7__b4b.N3
11 1
.names SDN_i[7] y_vec_i[58] rof_7__b4b.N4
11 1
.names rof_7__b4b.N8 SDN_i[9] rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_7__b4b.N6 rof_7__b4b.N7 rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[61] rof_7__b4b.N6
11 1
.names SDN_i[10] y_vec_i[60] rof_7__b4b.N7
11 1
.names rof_7__b4b.N11 SDN_i[12] rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names rof_7__b4b.N9 rof_7__b4b.N10 rof_7__b4b.N11
1- 1
-1 1
.names SDN_i[14] y_vec_i[63] rof_7__b4b.N9
11 1
.names SDN_i[13] y_vec_i[62] rof_7__b4b.N10
11 1
.names rof_7__b4b.c.csa_1.x_i rof_7__b4b.c.csa_1.y_i rof_7__b4b.c.csa_1.N1
11 1
.names rof_7__b4b.c.csa_1.x_i rof_7__b4b.c.csa_1.y_i rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_7__b4b.c.csa_1.z_i rof_7__b4b.c.csa_1.N0 $flatten\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_7__b4b.c.csa_1.z_i rof_7__b4b.c.csa_1.N0 rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_7__b4b.c.csa_1.N1 $flatten\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names rof_7__b4b.c.csa_2.x_i rof_7__b4b.c.csa_1.s_o rof_7__b4b.c.csa_2.N1
11 1
.names rof_7__b4b.c.csa_2.x_i rof_7__b4b.c.csa_1.s_o rof_7__b4b.c.csa_2.N0
10 1
01 1
.names rof_6__b4b.c.cl_o rof_7__b4b.c.csa_2.N0 $flatten\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__b4b.c.cl_o rof_7__b4b.c.csa_2.N0 s_o[7]
10 1
01 1
.names rof_7__b4b.c.csa_2.N1 $flatten\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_booth_4_block_rep_00000008_00000000_08040201_77331100_80402010
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_vec_i[0] y_vec_i[1] y_vec_i[2] y_vec_i[3] y_vec_i[4] y_vec_i[5] y_vec_i[6] y_vec_i[7] y_vec_i[8] y_vec_i[9] y_vec_i[10] y_vec_i[11] y_vec_i[12] y_vec_i[13] y_vec_i[14] y_vec_i[15] y_vec_i[16] y_vec_i[17] y_vec_i[18] y_vec_i[19] y_vec_i[20] y_vec_i[21] y_vec_i[22] y_vec_i[23] y_vec_i[24] y_vec_i[25] y_vec_i[26] y_vec_i[27] y_vec_i[28] y_vec_i[29] y_vec_i[30] y_vec_i[31] y_vec_i[32] y_vec_i[33] y_vec_i[34] y_vec_i[35] y_vec_i[36] y_vec_i[37] y_vec_i[38] y_vec_i[39] y_vec_i[40] y_vec_i[41] y_vec_i[42] y_vec_i[43] y_vec_i[44] y_vec_i[45] y_vec_i[46] y_vec_i[47] y_vec_i[48] y_vec_i[49] y_vec_i[50] y_vec_i[51] y_vec_i[52] y_vec_i[53] y_vec_i[54] y_vec_i[55] y_vec_i[56] y_vec_i[57] y_vec_i[58] y_vec_i[59] y_vec_i[60] y_vec_i[61] y_vec_i[62] y_vec_i[63]
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names rof_1__b4b.c.csa_1.N1 rof_1__b4b.c.csa_1.N0
0 1
.names rof_3__b4b.c.cl_o rof_3__b4b.c.csa_1.s_o
0 1
.names c_o[5] s_o[5]
0 1
.names rof_0__b4b.N0 rof_0__b4b.c.csa_1.x_i
0 1
.names rof_0__b4b.N3 SDN_i[3] rof_0__b4b.N0
10 1
01 1
.names rof_0__b4b.N1 rof_0__b4b.N2 rof_0__b4b.N3
1- 1
-1 1
.names SDN_i[5] y_vec_i[1] rof_0__b4b.N1
11 1
.names SDN_i[4] y_vec_i[0] rof_0__b4b.N2
11 1
.names rof_0__b4b.N6 SDN_i[6] rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names rof_0__b4b.N4 rof_0__b4b.N5 rof_0__b4b.N6
1- 1
-1 1
.names SDN_i[8] y_vec_i[3] rof_0__b4b.N4
11 1
.names SDN_i[7] y_vec_i[2] rof_0__b4b.N5
11 1
.names rof_0__b4b.N9 SDN_i[9] rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names rof_0__b4b.N7 rof_0__b4b.N8 rof_0__b4b.N9
1- 1
-1 1
.names SDN_i[11] y_vec_i[5] rof_0__b4b.N7
11 1
.names SDN_i[10] y_vec_i[4] rof_0__b4b.N8
11 1
.names rof_0__b4b.N12 SDN_i[12] rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names rof_0__b4b.N10 rof_0__b4b.N11 rof_0__b4b.N12
1- 1
-1 1
.names SDN_i[14] y_vec_i[7] rof_0__b4b.N10
11 1
.names SDN_i[13] y_vec_i[6] rof_0__b4b.N11
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N1
11 1
.names rof_0__b4b.c.csa_1.x_i rof_0__b4b.c.csa_1.y_i rof_0__b4b.c.csa_1.N0
10 1
01 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.csa_1.z_i rof_0__b4b.c.csa_1.N0 rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names rof_0__b4b.c.csa_1.N1 $flatten\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__b4b.c.cl_o
10 1
01 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N1
11 1
.names rof_0__b4b.c.csa_2.x_i rof_0__b4b.c.csa_1.s_o rof_0__b4b.c.csa_2.N0
10 1
01 1
.names cr_i rof_0__b4b.c.csa_2.N0 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__b4b.c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__b4b.c.csa_2.N1 $flatten\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names rof_1__b4b.N5 SDN_i[9] rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names rof_1__b4b.N3 rof_1__b4b.N4 rof_1__b4b.N5
1- 1
-1 1
.names SDN_i[11] y_vec_i[13] rof_1__b4b.N3
11 1
.names SDN_i[10] y_vec_i[12] rof_1__b4b.N4
11 1
.names rof_1__b4b.N8 SDN_i[12] rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names rof_1__b4b.N6 rof_1__b4b.N7 rof_1__b4b.N8
1- 1
-1 1
.names SDN_i[14] y_vec_i[15] rof_1__b4b.N6
11 1
.names SDN_i[13] y_vec_i[14] rof_1__b4b.N7
11 1
.names rof_1__b4b.N2 SDN_i[6] rof_1__b4b.c.csa_1.N1
10 1
01 1
.names rof_1__b4b.N0 rof_1__b4b.N1 rof_1__b4b.N2
1- 1
-1 1
.names SDN_i[8] y_vec_i[11] rof_1__b4b.N0
11 1
.names SDN_i[7] y_vec_i[10] rof_1__b4b.N1
11 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.csa_1.z_i rof_1__b4b.c.csa_1.N0 rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names rof_1__b4b.c.csa_1.N1 $flatten\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__b4b.c.cl_o
10 1
01 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N1
11 1
.names rof_1__b4b.c.csa_2.x_i rof_1__b4b.c.csa_1.s_o rof_1__b4b.c.csa_2.N0
10 1
01 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__b4b.c.cl_o rof_1__b4b.c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__b4b.c.csa_2.N1 $flatten\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names rof_2__b4b.N0 rof_2__b4b.c.csa_1.N0
0 1
.names rof_2__b4b.N3 SDN_i[6] rof_2__b4b.N0
10 1
01 1
.names rof_2__b4b.N1 rof_2__b4b.N2 rof_2__b4b.N3
1- 1
-1 1
.names SDN_i[8] y_vec_i[19] rof_2__b4b.N1
11 1
.names SDN_i[7] y_vec_i[18] rof_2__b4b.N2
11 1
.names rof_2__b4b.N6 SDN_i[9] rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names rof_2__b4b.N4 rof_2__b4b.N5 rof_2__b4b.N6
1- 1
-1 1
.names SDN_i[11] y_vec_i[21] rof_2__b4b.N4
11 1
.names SDN_i[10] y_vec_i[20] rof_2__b4b.N5
11 1
.names rof_2__b4b.N9 SDN_i[12] rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names rof_2__b4b.N7 rof_2__b4b.N8 rof_2__b4b.N9
1- 1
-1 1
.names SDN_i[14] y_vec_i[23] rof_2__b4b.N7
11 1
.names SDN_i[13] y_vec_i[22] rof_2__b4b.N8
11 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 rof_2__b4b.c.cl_o
11 1
.names rof_2__b4b.c.csa_1.z_i rof_2__b4b.c.csa_1.N0 rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N1
11 1
.names rof_2__b4b.c.csa_2.x_i rof_2__b4b.c.csa_1.s_o rof_2__b4b.c.csa_2.N0
10 1
01 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__b4b.c.cl_o rof_2__b4b.c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__b4b.c.csa_2.N1 $flatten\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names rof_3__b4b.N2 SDN_i[9] rof_3__b4b.c.cl_o
10 1
01 1
.names rof_3__b4b.N0 rof_3__b4b.N1 rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[11] y_vec_i[29] rof_3__b4b.N0
11 1
.names SDN_i[10] y_vec_i[28] rof_3__b4b.N1
11 1
.names rof_3__b4b.N5 SDN_i[12] rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names rof_3__b4b.N3 rof_3__b4b.N4 rof_3__b4b.N5
1- 1
-1 1
.names SDN_i[14] y_vec_i[31] rof_3__b4b.N3
11 1
.names SDN_i[13] y_vec_i[30] rof_3__b4b.N4
11 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N1
11 1
.names rof_3__b4b.c.csa_2.x_i rof_3__b4b.c.csa_1.s_o rof_3__b4b.c.csa_2.N0
10 1
01 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__b4b.c.csa_2.N1 $flatten\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names rof_4__b4b.N0 rof_4__b4b.c.csa_1.s_o
0 1
.names rof_4__b4b.N3 SDN_i[9] rof_4__b4b.N0
10 1
01 1
.names rof_4__b4b.N1 rof_4__b4b.N2 rof_4__b4b.N3
1- 1
-1 1
.names SDN_i[11] y_vec_i[37] rof_4__b4b.N1
11 1
.names SDN_i[10] y_vec_i[36] rof_4__b4b.N2
11 1
.names rof_4__b4b.N6 SDN_i[12] rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names rof_4__b4b.N4 rof_4__b4b.N5 rof_4__b4b.N6
1- 1
-1 1
.names SDN_i[14] y_vec_i[39] rof_4__b4b.N4
11 1
.names SDN_i[13] y_vec_i[38] rof_4__b4b.N5
11 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N1
11 1
.names rof_4__b4b.c.csa_2.x_i rof_4__b4b.c.csa_1.s_o rof_4__b4b.c.csa_2.N0
10 1
01 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__b4b.c.cl_o rof_4__b4b.c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__b4b.c.csa_2.N1 $flatten\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names rof_5__b4b.N2 SDN_i[12] c_o[5]
10 1
01 1
.names rof_5__b4b.N0 rof_5__b4b.N1 rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[14] y_vec_i[47] rof_5__b4b.N0
11 1
.names SDN_i[13] y_vec_i[46] rof_5__b4b.N1
11 1
.names rof_6__b4b.N0 s_o[6]
0 1
.names rof_6__b4b.N3 SDN_i[12] rof_6__b4b.N0
10 1
01 1
.names rof_6__b4b.N1 rof_6__b4b.N2 rof_6__b4b.N3
1- 1
-1 1
.names SDN_i[14] y_vec_i[55] rof_6__b4b.N1
11 1
.names SDN_i[13] y_vec_i[54] rof_6__b4b.N2
11 1
.names $false cl_o
1 1
.names $false c_o[7]
1 1
.names $false c_o[6]
1 1
.names $true s_o[7]
1 1
.end

.model bsg_mul_booth_4_block_rep_00000008_08040201_00000000_80c8ecfe_00000000
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] SDN_i[6] SDN_i[7] SDN_i[8] SDN_i[9] SDN_i[10] SDN_i[11] SDN_i[12] SDN_i[13] SDN_i[14] cr_i y_vec_i[0] y_vec_i[1] y_vec_i[2] y_vec_i[3] y_vec_i[4] y_vec_i[5] y_vec_i[6] y_vec_i[7] y_vec_i[8] y_vec_i[9] y_vec_i[10] y_vec_i[11] y_vec_i[12] y_vec_i[13] y_vec_i[14] y_vec_i[15] y_vec_i[16] y_vec_i[17] y_vec_i[18] y_vec_i[19] y_vec_i[20] y_vec_i[21] y_vec_i[22] y_vec_i[23] y_vec_i[24] y_vec_i[25] y_vec_i[26] y_vec_i[27] y_vec_i[28] y_vec_i[29] y_vec_i[30] y_vec_i[31] y_vec_i[32] y_vec_i[33] y_vec_i[34] y_vec_i[35] y_vec_i[36] y_vec_i[37] y_vec_i[38] y_vec_i[39] y_vec_i[40] y_vec_i[41] y_vec_i[42] y_vec_i[43] y_vec_i[44] y_vec_i[45] y_vec_i[46] y_vec_i[47] y_vec_i[48] y_vec_i[49] y_vec_i[50] y_vec_i[51] y_vec_i[52] y_vec_i[53] y_vec_i[54] y_vec_i[55] y_vec_i[56] y_vec_i[57] y_vec_i[58] y_vec_i[59] y_vec_i[60] y_vec_i[61] y_vec_i[62] y_vec_i[63]
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names cr_i SDN_i[0] c_o[0]
11 1
.names cr_i SDN_i[0] s_o[0]
10 1
01 1
.names rof_2__b4b.N2 SDN_i[3] rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names rof_2__b4b.N0 rof_2__b4b.N1 rof_2__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[17] rof_2__b4b.N0
11 1
.names SDN_i[4] y_vec_i[16] rof_2__b4b.N1
11 1
.names rof_2__b4b.c.csa_1.x_i SDN_i[3] rof_2__b4b.c.cl_o
11 1
.names rof_2__b4b.c.csa_1.x_i SDN_i[3] s_o[2]
10 1
01 1
.names rof_3__b4b.N2 SDN_i[3] rof_3__b4b.c.csa_1.N0
10 1
01 1
.names rof_3__b4b.N0 rof_3__b4b.N1 rof_3__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[25] rof_3__b4b.N0
11 1
.names SDN_i[4] y_vec_i[24] rof_3__b4b.N1
11 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_1.N0 c_o[3]
11 1
.names rof_2__b4b.c.cl_o rof_3__b4b.c.csa_1.N0 s_o[3]
10 1
01 1
.names rof_4__b4b.N2 SDN_i[3] rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names rof_4__b4b.N0 rof_4__b4b.N1 rof_4__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[33] rof_4__b4b.N0
11 1
.names SDN_i[4] y_vec_i[32] rof_4__b4b.N1
11 1
.names rof_4__b4b.N5 SDN_i[6] rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names rof_4__b4b.N3 rof_4__b4b.N4 rof_4__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[35] rof_4__b4b.N3
11 1
.names SDN_i[7] y_vec_i[34] rof_4__b4b.N4
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N1
11 1
.names rof_4__b4b.c.csa_1.x_i rof_4__b4b.c.csa_1.y_i rof_4__b4b.c.csa_1.N0
10 1
01 1
.names SDN_i[6] rof_4__b4b.c.csa_1.N0 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names SDN_i[6] rof_4__b4b.c.csa_1.N0 s_o[4]
10 1
01 1
.names rof_4__b4b.c.csa_1.N1 $flatten\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__b4b.c.cl_o
10 1
01 1
.names rof_5__b4b.N2 SDN_i[3] rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names rof_5__b4b.N0 rof_5__b4b.N1 rof_5__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[41] rof_5__b4b.N0
11 1
.names SDN_i[4] y_vec_i[40] rof_5__b4b.N1
11 1
.names rof_5__b4b.N5 SDN_i[6] rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names rof_5__b4b.N3 rof_5__b4b.N4 rof_5__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[43] rof_5__b4b.N3
11 1
.names SDN_i[7] y_vec_i[42] rof_5__b4b.N4
11 1
.names rof_5__b4b.c.csa_1.x_i rof_5__b4b.c.csa_1.y_i rof_5__b4b.c.cl_o
11 1
.names rof_5__b4b.c.csa_1.x_i rof_5__b4b.c.csa_1.y_i rof_5__b4b.c.csa_1.N0
10 1
01 1
.names rof_4__b4b.c.cl_o rof_5__b4b.c.csa_1.N0 c_o[5]
11 1
.names rof_4__b4b.c.cl_o rof_5__b4b.c.csa_1.N0 s_o[5]
10 1
01 1
.names rof_6__b4b.N2 SDN_i[3] rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names rof_6__b4b.N0 rof_6__b4b.N1 rof_6__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[49] rof_6__b4b.N0
11 1
.names SDN_i[4] y_vec_i[48] rof_6__b4b.N1
11 1
.names rof_6__b4b.N5 SDN_i[6] rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names rof_6__b4b.N3 rof_6__b4b.N4 rof_6__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[51] rof_6__b4b.N3
11 1
.names SDN_i[7] y_vec_i[50] rof_6__b4b.N4
11 1
.names rof_6__b4b.N8 SDN_i[9] rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names rof_6__b4b.N6 rof_6__b4b.N7 rof_6__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[53] rof_6__b4b.N6
11 1
.names SDN_i[10] y_vec_i[52] rof_6__b4b.N7
11 1
.names rof_6__b4b.c.csa_1.x_i rof_6__b4b.c.csa_1.y_i rof_6__b4b.c.csa_1.N1
11 1
.names rof_6__b4b.c.csa_1.x_i rof_6__b4b.c.csa_1.y_i rof_6__b4b.c.csa_1.N0
10 1
01 1
.names rof_6__b4b.c.csa_1.z_i rof_6__b4b.c.csa_1.N0 $flatten\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__b4b.c.csa_1.z_i rof_6__b4b.c.csa_1.N0 rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names rof_6__b4b.c.csa_1.N1 $flatten\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__b4b.c.cl_o
10 1
01 1
.names SDN_i[9] rof_6__b4b.c.csa_1.s_o rof_6__b4b.c.csa_2.N1
11 1
.names SDN_i[9] rof_6__b4b.c.csa_1.s_o rof_6__b4b.c.csa_2.N0
10 1
01 1
.names rof_5__b4b.c.cl_o rof_6__b4b.c.csa_2.N0 $flatten\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__b4b.c.cl_o rof_6__b4b.c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_6__b4b.c.csa_2.N1 $flatten\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names rof_7__b4b.N2 SDN_i[3] rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names rof_7__b4b.N0 rof_7__b4b.N1 rof_7__b4b.N2
1- 1
-1 1
.names SDN_i[5] y_vec_i[57] rof_7__b4b.N0
11 1
.names SDN_i[4] y_vec_i[56] rof_7__b4b.N1
11 1
.names rof_7__b4b.N5 SDN_i[6] rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names rof_7__b4b.N3 rof_7__b4b.N4 rof_7__b4b.N5
1- 1
-1 1
.names SDN_i[8] y_vec_i[59] rof_7__b4b.N3
11 1
.names SDN_i[7] y_vec_i[58] rof_7__b4b.N4
11 1
.names rof_7__b4b.N8 SDN_i[9] rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names rof_7__b4b.N6 rof_7__b4b.N7 rof_7__b4b.N8
1- 1
-1 1
.names SDN_i[11] y_vec_i[61] rof_7__b4b.N6
11 1
.names SDN_i[10] y_vec_i[60] rof_7__b4b.N7
11 1
.names rof_7__b4b.c.csa_1.x_i rof_7__b4b.c.csa_1.y_i rof_7__b4b.c.csa_1.N1
11 1
.names rof_7__b4b.c.csa_1.x_i rof_7__b4b.c.csa_1.y_i rof_7__b4b.c.csa_1.N0
10 1
01 1
.names rof_7__b4b.c.csa_1.z_i rof_7__b4b.c.csa_1.N0 $flatten\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_7__b4b.c.csa_1.z_i rof_7__b4b.c.csa_1.N0 rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names rof_7__b4b.c.csa_1.N1 $flatten\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names rof_6__b4b.c.cl_o rof_7__b4b.c.csa_1.s_o c_o[7]
11 1
.names rof_6__b4b.c.cl_o rof_7__b4b.c.csa_1.s_o s_o[7]
10 1
01 1
.names $false c_o[4]
1 1
.names $false c_o[2]
1 1
.names $false c_o[1]
1 1
.names $false s_o[1]
1 1
.end

.model bsg_mul_comp42
.inputs i[0] i[1] i[2] i[3] cr_i
.outputs cl_o c_o s_o
.names $false
.names $true
1
.names $undef
.names i[0] i[1] csa_1.N1
11 1
.names i[0] i[1] csa_1.N0
10 1
01 1
.names i[2] csa_1.N0 $flatten\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[2] csa_1.N0 csa_1.s_o
10 1
01 1
.names csa_1.N1 $flatten\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[3] csa_1.s_o csa_2.N1
11 1
.names i[3] csa_1.s_o csa_2.N0
10 1
01 1
.names cr_i csa_2.N0 $flatten\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i csa_2.N0 s_o
10 1
01 1
.names csa_2.N1 $flatten\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_comp42_rep_0000000000000005
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4]
.names $false
.names $true
1
.names $undef
.names i[0] i[5] rof_0__c.csa_1.N1
11 1
.names i[0] i[5] rof_0__c.csa_1.N0
10 1
01 1
.names i[10] rof_0__c.csa_1.N0 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[10] rof_0__c.csa_1.N0 rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__c.csa_1.N1 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__c.cl_o
10 1
01 1
.names i[15] rof_0__c.csa_1.s_o rof_0__c.csa_2.N1
11 1
.names i[15] rof_0__c.csa_1.s_o rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__c.csa_2.N0 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__c.csa_2.N1 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[6] rof_1__c.csa_1.N1
11 1
.names i[1] i[6] rof_1__c.csa_1.N0
10 1
01 1
.names i[11] rof_1__c.csa_1.N0 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[11] rof_1__c.csa_1.N0 rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__c.csa_1.N1 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__c.cl_o
10 1
01 1
.names i[16] rof_1__c.csa_1.s_o rof_1__c.csa_2.N1
11 1
.names i[16] rof_1__c.csa_1.s_o rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__c.csa_2.N1 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[7] rof_2__c.csa_1.N1
11 1
.names i[2] i[7] rof_2__c.csa_1.N0
10 1
01 1
.names i[12] rof_2__c.csa_1.N0 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[12] rof_2__c.csa_1.N0 rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__c.csa_1.N1 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__c.cl_o
10 1
01 1
.names i[17] rof_2__c.csa_1.s_o rof_2__c.csa_2.N1
11 1
.names i[17] rof_2__c.csa_1.s_o rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__c.csa_2.N1 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[8] rof_3__c.csa_1.N1
11 1
.names i[3] i[8] rof_3__c.csa_1.N0
10 1
01 1
.names i[13] rof_3__c.csa_1.N0 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[13] rof_3__c.csa_1.N0 rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__c.csa_1.N1 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__c.cl_o
10 1
01 1
.names i[18] rof_3__c.csa_1.s_o rof_3__c.csa_2.N1
11 1
.names i[18] rof_3__c.csa_1.s_o rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__c.csa_2.N1 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[9] rof_4__c.csa_1.N1
11 1
.names i[4] i[9] rof_4__c.csa_1.N0
10 1
01 1
.names i[14] rof_4__c.csa_1.N0 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[14] rof_4__c.csa_1.N0 rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__c.csa_1.N1 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[19] rof_4__c.csa_1.s_o rof_4__c.csa_2.N1
11 1
.names i[19] rof_4__c.csa_1.s_o rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__c.csa_2.N1 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.end

.model bsg_mul_comp42_rep_0000000000000006
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names i[0] i[6] rof_0__c.csa_1.N1
11 1
.names i[0] i[6] rof_0__c.csa_1.N0
10 1
01 1
.names i[12] rof_0__c.csa_1.N0 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[12] rof_0__c.csa_1.N0 rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__c.csa_1.N1 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__c.cl_o
10 1
01 1
.names i[18] rof_0__c.csa_1.s_o rof_0__c.csa_2.N1
11 1
.names i[18] rof_0__c.csa_1.s_o rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__c.csa_2.N0 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__c.csa_2.N1 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[7] rof_1__c.csa_1.N1
11 1
.names i[1] i[7] rof_1__c.csa_1.N0
10 1
01 1
.names i[13] rof_1__c.csa_1.N0 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[13] rof_1__c.csa_1.N0 rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__c.csa_1.N1 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__c.cl_o
10 1
01 1
.names i[19] rof_1__c.csa_1.s_o rof_1__c.csa_2.N1
11 1
.names i[19] rof_1__c.csa_1.s_o rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__c.csa_2.N1 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[8] rof_2__c.csa_1.N1
11 1
.names i[2] i[8] rof_2__c.csa_1.N0
10 1
01 1
.names i[14] rof_2__c.csa_1.N0 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[14] rof_2__c.csa_1.N0 rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__c.csa_1.N1 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__c.cl_o
10 1
01 1
.names i[20] rof_2__c.csa_1.s_o rof_2__c.csa_2.N1
11 1
.names i[20] rof_2__c.csa_1.s_o rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__c.csa_2.N1 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[9] rof_3__c.csa_1.N1
11 1
.names i[3] i[9] rof_3__c.csa_1.N0
10 1
01 1
.names i[15] rof_3__c.csa_1.N0 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[15] rof_3__c.csa_1.N0 rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__c.csa_1.N1 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__c.cl_o
10 1
01 1
.names i[21] rof_3__c.csa_1.s_o rof_3__c.csa_2.N1
11 1
.names i[21] rof_3__c.csa_1.s_o rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__c.csa_2.N1 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[10] rof_4__c.csa_1.N1
11 1
.names i[4] i[10] rof_4__c.csa_1.N0
10 1
01 1
.names i[16] rof_4__c.csa_1.N0 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[16] rof_4__c.csa_1.N0 rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__c.csa_1.N1 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__c.cl_o
10 1
01 1
.names i[22] rof_4__c.csa_1.s_o rof_4__c.csa_2.N1
11 1
.names i[22] rof_4__c.csa_1.s_o rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__c.csa_2.N1 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names i[5] i[11] rof_5__c.csa_1.N1
11 1
.names i[5] i[11] rof_5__c.csa_1.N0
10 1
01 1
.names i[17] rof_5__c.csa_1.N0 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[17] rof_5__c.csa_1.N0 rof_5__c.csa_1.s_o
10 1
01 1
.names rof_5__c.csa_1.N1 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[23] rof_5__c.csa_1.s_o rof_5__c.csa_2.N1
11 1
.names i[23] rof_5__c.csa_1.s_o rof_5__c.csa_2.N0
10 1
01 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_5__c.csa_2.N1 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.end

.model bsg_mul_comp42_rep_0000000000000007
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6]
.names $false
.names $true
1
.names $undef
.names i[0] i[7] rof_0__c.csa_1.N1
11 1
.names i[0] i[7] rof_0__c.csa_1.N0
10 1
01 1
.names i[14] rof_0__c.csa_1.N0 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[14] rof_0__c.csa_1.N0 rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__c.csa_1.N1 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__c.cl_o
10 1
01 1
.names i[21] rof_0__c.csa_1.s_o rof_0__c.csa_2.N1
11 1
.names i[21] rof_0__c.csa_1.s_o rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__c.csa_2.N0 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__c.csa_2.N1 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[8] rof_1__c.csa_1.N1
11 1
.names i[1] i[8] rof_1__c.csa_1.N0
10 1
01 1
.names i[15] rof_1__c.csa_1.N0 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[15] rof_1__c.csa_1.N0 rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__c.csa_1.N1 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__c.cl_o
10 1
01 1
.names i[22] rof_1__c.csa_1.s_o rof_1__c.csa_2.N1
11 1
.names i[22] rof_1__c.csa_1.s_o rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__c.csa_2.N1 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[9] rof_2__c.csa_1.N1
11 1
.names i[2] i[9] rof_2__c.csa_1.N0
10 1
01 1
.names i[16] rof_2__c.csa_1.N0 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[16] rof_2__c.csa_1.N0 rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__c.csa_1.N1 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__c.cl_o
10 1
01 1
.names i[23] rof_2__c.csa_1.s_o rof_2__c.csa_2.N1
11 1
.names i[23] rof_2__c.csa_1.s_o rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__c.csa_2.N1 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[10] rof_3__c.csa_1.N1
11 1
.names i[3] i[10] rof_3__c.csa_1.N0
10 1
01 1
.names i[17] rof_3__c.csa_1.N0 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[17] rof_3__c.csa_1.N0 rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__c.csa_1.N1 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__c.cl_o
10 1
01 1
.names i[24] rof_3__c.csa_1.s_o rof_3__c.csa_2.N1
11 1
.names i[24] rof_3__c.csa_1.s_o rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__c.csa_2.N1 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[11] rof_4__c.csa_1.N1
11 1
.names i[4] i[11] rof_4__c.csa_1.N0
10 1
01 1
.names i[18] rof_4__c.csa_1.N0 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[18] rof_4__c.csa_1.N0 rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__c.csa_1.N1 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__c.cl_o
10 1
01 1
.names i[25] rof_4__c.csa_1.s_o rof_4__c.csa_2.N1
11 1
.names i[25] rof_4__c.csa_1.s_o rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__c.csa_2.N1 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names i[5] i[12] rof_5__c.csa_1.N1
11 1
.names i[5] i[12] rof_5__c.csa_1.N0
10 1
01 1
.names i[19] rof_5__c.csa_1.N0 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[19] rof_5__c.csa_1.N0 rof_5__c.csa_1.s_o
10 1
01 1
.names rof_5__c.csa_1.N1 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__c.cl_o
10 1
01 1
.names i[26] rof_5__c.csa_1.s_o rof_5__c.csa_2.N1
11 1
.names i[26] rof_5__c.csa_1.s_o rof_5__c.csa_2.N0
10 1
01 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_5__c.csa_2.N1 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names i[6] i[13] rof_6__c.csa_1.N1
11 1
.names i[6] i[13] rof_6__c.csa_1.N0
10 1
01 1
.names i[20] rof_6__c.csa_1.N0 $flatten\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[20] rof_6__c.csa_1.N0 rof_6__c.csa_1.s_o
10 1
01 1
.names rof_6__c.csa_1.N1 $flatten\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[27] rof_6__c.csa_1.s_o rof_6__c.csa_2.N1
11 1
.names i[27] rof_6__c.csa_1.s_o rof_6__c.csa_2.N0
10 1
01 1
.names rof_5__c.cl_o rof_6__c.csa_2.N0 $flatten\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__c.cl_o rof_6__c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_6__c.csa_2.N1 $flatten\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.end

.model bsg_mul_comp42_rep_0000000000000008
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] i[28] i[29] i[30] i[31] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names i[0] i[8] rof_0__c.csa_1.N1
11 1
.names i[0] i[8] rof_0__c.csa_1.N0
10 1
01 1
.names i[16] rof_0__c.csa_1.N0 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[16] rof_0__c.csa_1.N0 rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__c.csa_1.N1 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__c.cl_o
10 1
01 1
.names i[24] rof_0__c.csa_1.s_o rof_0__c.csa_2.N1
11 1
.names i[24] rof_0__c.csa_1.s_o rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__c.csa_2.N0 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__c.csa_2.N1 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[9] rof_1__c.csa_1.N1
11 1
.names i[1] i[9] rof_1__c.csa_1.N0
10 1
01 1
.names i[17] rof_1__c.csa_1.N0 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[17] rof_1__c.csa_1.N0 rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__c.csa_1.N1 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__c.cl_o
10 1
01 1
.names i[25] rof_1__c.csa_1.s_o rof_1__c.csa_2.N1
11 1
.names i[25] rof_1__c.csa_1.s_o rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__c.csa_2.N1 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[10] rof_2__c.csa_1.N1
11 1
.names i[2] i[10] rof_2__c.csa_1.N0
10 1
01 1
.names i[18] rof_2__c.csa_1.N0 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[18] rof_2__c.csa_1.N0 rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__c.csa_1.N1 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__c.cl_o
10 1
01 1
.names i[26] rof_2__c.csa_1.s_o rof_2__c.csa_2.N1
11 1
.names i[26] rof_2__c.csa_1.s_o rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__c.csa_2.N1 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[11] rof_3__c.csa_1.N1
11 1
.names i[3] i[11] rof_3__c.csa_1.N0
10 1
01 1
.names i[19] rof_3__c.csa_1.N0 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[19] rof_3__c.csa_1.N0 rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__c.csa_1.N1 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__c.cl_o
10 1
01 1
.names i[27] rof_3__c.csa_1.s_o rof_3__c.csa_2.N1
11 1
.names i[27] rof_3__c.csa_1.s_o rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__c.csa_2.N1 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[12] rof_4__c.csa_1.N1
11 1
.names i[4] i[12] rof_4__c.csa_1.N0
10 1
01 1
.names i[20] rof_4__c.csa_1.N0 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[20] rof_4__c.csa_1.N0 rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__c.csa_1.N1 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__c.cl_o
10 1
01 1
.names i[28] rof_4__c.csa_1.s_o rof_4__c.csa_2.N1
11 1
.names i[28] rof_4__c.csa_1.s_o rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__c.csa_2.N1 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names i[5] i[13] rof_5__c.csa_1.N1
11 1
.names i[5] i[13] rof_5__c.csa_1.N0
10 1
01 1
.names i[21] rof_5__c.csa_1.N0 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[21] rof_5__c.csa_1.N0 rof_5__c.csa_1.s_o
10 1
01 1
.names rof_5__c.csa_1.N1 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__c.cl_o
10 1
01 1
.names i[29] rof_5__c.csa_1.s_o rof_5__c.csa_2.N1
11 1
.names i[29] rof_5__c.csa_1.s_o rof_5__c.csa_2.N0
10 1
01 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_5__c.csa_2.N1 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names i[6] i[14] rof_6__c.csa_1.N1
11 1
.names i[6] i[14] rof_6__c.csa_1.N0
10 1
01 1
.names i[22] rof_6__c.csa_1.N0 $flatten\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[22] rof_6__c.csa_1.N0 rof_6__c.csa_1.s_o
10 1
01 1
.names rof_6__c.csa_1.N1 $flatten\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__c.cl_o
10 1
01 1
.names i[30] rof_6__c.csa_1.s_o rof_6__c.csa_2.N1
11 1
.names i[30] rof_6__c.csa_1.s_o rof_6__c.csa_2.N0
10 1
01 1
.names rof_5__c.cl_o rof_6__c.csa_2.N0 $flatten\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__c.cl_o rof_6__c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_6__c.csa_2.N1 $flatten\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names i[7] i[15] rof_7__c.csa_1.N1
11 1
.names i[7] i[15] rof_7__c.csa_1.N0
10 1
01 1
.names i[23] rof_7__c.csa_1.N0 $flatten\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[23] rof_7__c.csa_1.N0 rof_7__c.csa_1.s_o
10 1
01 1
.names rof_7__c.csa_1.N1 $flatten\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[31] rof_7__c.csa_1.s_o rof_7__c.csa_2.N1
11 1
.names i[31] rof_7__c.csa_1.s_o rof_7__c.csa_2.N0
10 1
01 1
.names rof_6__c.cl_o rof_7__c.csa_2.N0 $flatten\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__c.cl_o rof_7__c.csa_2.N0 s_o[7]
10 1
01 1
.names rof_7__c.csa_2.N1 $flatten\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_comp42_rep_00000000000005
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4]
.names $false
.names $true
1
.names $undef
.names i[0] i[5] rof_0__c.csa_1.N1
11 1
.names i[0] i[5] rof_0__c.csa_1.N0
10 1
01 1
.names i[10] rof_0__c.csa_1.N0 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[10] rof_0__c.csa_1.N0 rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__c.csa_1.N1 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__c.cl_o
10 1
01 1
.names i[15] rof_0__c.csa_1.s_o rof_0__c.csa_2.N1
11 1
.names i[15] rof_0__c.csa_1.s_o rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__c.csa_2.N0 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__c.csa_2.N1 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[6] rof_1__c.csa_1.N1
11 1
.names i[1] i[6] rof_1__c.csa_1.N0
10 1
01 1
.names i[11] rof_1__c.csa_1.N0 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[11] rof_1__c.csa_1.N0 rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__c.csa_1.N1 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__c.cl_o
10 1
01 1
.names i[16] rof_1__c.csa_1.s_o rof_1__c.csa_2.N1
11 1
.names i[16] rof_1__c.csa_1.s_o rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__c.csa_2.N1 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[7] rof_2__c.csa_1.N1
11 1
.names i[2] i[7] rof_2__c.csa_1.N0
10 1
01 1
.names i[12] rof_2__c.csa_1.N0 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[12] rof_2__c.csa_1.N0 rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__c.csa_1.N1 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__c.cl_o
10 1
01 1
.names i[17] rof_2__c.csa_1.s_o rof_2__c.csa_2.N1
11 1
.names i[17] rof_2__c.csa_1.s_o rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__c.csa_2.N1 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[8] rof_3__c.csa_1.N1
11 1
.names i[3] i[8] rof_3__c.csa_1.N0
10 1
01 1
.names i[13] rof_3__c.csa_1.N0 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[13] rof_3__c.csa_1.N0 rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__c.csa_1.N1 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__c.cl_o
10 1
01 1
.names i[18] rof_3__c.csa_1.s_o rof_3__c.csa_2.N1
11 1
.names i[18] rof_3__c.csa_1.s_o rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__c.csa_2.N1 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[9] rof_4__c.csa_1.N1
11 1
.names i[4] i[9] rof_4__c.csa_1.N0
10 1
01 1
.names i[14] rof_4__c.csa_1.N0 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[14] rof_4__c.csa_1.N0 rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__c.csa_1.N1 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[19] rof_4__c.csa_1.s_o rof_4__c.csa_2.N1
11 1
.names i[19] rof_4__c.csa_1.s_o rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__c.csa_2.N1 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.end

.model bsg_mul_comp42_rep_00000000000006
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5]
.names $false
.names $true
1
.names $undef
.names i[0] i[6] rof_0__c.csa_1.N1
11 1
.names i[0] i[6] rof_0__c.csa_1.N0
10 1
01 1
.names i[12] rof_0__c.csa_1.N0 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[12] rof_0__c.csa_1.N0 rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__c.csa_1.N1 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__c.cl_o
10 1
01 1
.names i[18] rof_0__c.csa_1.s_o rof_0__c.csa_2.N1
11 1
.names i[18] rof_0__c.csa_1.s_o rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__c.csa_2.N0 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__c.csa_2.N1 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[7] rof_1__c.csa_1.N1
11 1
.names i[1] i[7] rof_1__c.csa_1.N0
10 1
01 1
.names i[13] rof_1__c.csa_1.N0 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[13] rof_1__c.csa_1.N0 rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__c.csa_1.N1 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__c.cl_o
10 1
01 1
.names i[19] rof_1__c.csa_1.s_o rof_1__c.csa_2.N1
11 1
.names i[19] rof_1__c.csa_1.s_o rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__c.csa_2.N1 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[8] rof_2__c.csa_1.N1
11 1
.names i[2] i[8] rof_2__c.csa_1.N0
10 1
01 1
.names i[14] rof_2__c.csa_1.N0 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[14] rof_2__c.csa_1.N0 rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__c.csa_1.N1 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__c.cl_o
10 1
01 1
.names i[20] rof_2__c.csa_1.s_o rof_2__c.csa_2.N1
11 1
.names i[20] rof_2__c.csa_1.s_o rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__c.csa_2.N1 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[9] rof_3__c.csa_1.N1
11 1
.names i[3] i[9] rof_3__c.csa_1.N0
10 1
01 1
.names i[15] rof_3__c.csa_1.N0 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[15] rof_3__c.csa_1.N0 rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__c.csa_1.N1 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__c.cl_o
10 1
01 1
.names i[21] rof_3__c.csa_1.s_o rof_3__c.csa_2.N1
11 1
.names i[21] rof_3__c.csa_1.s_o rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__c.csa_2.N1 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[10] rof_4__c.csa_1.N1
11 1
.names i[4] i[10] rof_4__c.csa_1.N0
10 1
01 1
.names i[16] rof_4__c.csa_1.N0 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[16] rof_4__c.csa_1.N0 rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__c.csa_1.N1 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__c.cl_o
10 1
01 1
.names i[22] rof_4__c.csa_1.s_o rof_4__c.csa_2.N1
11 1
.names i[22] rof_4__c.csa_1.s_o rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__c.csa_2.N1 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names i[5] i[11] rof_5__c.csa_1.N1
11 1
.names i[5] i[11] rof_5__c.csa_1.N0
10 1
01 1
.names i[17] rof_5__c.csa_1.N0 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[17] rof_5__c.csa_1.N0 rof_5__c.csa_1.s_o
10 1
01 1
.names rof_5__c.csa_1.N1 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[23] rof_5__c.csa_1.s_o rof_5__c.csa_2.N1
11 1
.names i[23] rof_5__c.csa_1.s_o rof_5__c.csa_2.N0
10 1
01 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_5__c.csa_2.N1 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.end

.model bsg_mul_comp42_rep_00000000000007
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6]
.names $false
.names $true
1
.names $undef
.names i[0] i[7] rof_0__c.csa_1.N1
11 1
.names i[0] i[7] rof_0__c.csa_1.N0
10 1
01 1
.names i[14] rof_0__c.csa_1.N0 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[14] rof_0__c.csa_1.N0 rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__c.csa_1.N1 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__c.cl_o
10 1
01 1
.names i[21] rof_0__c.csa_1.s_o rof_0__c.csa_2.N1
11 1
.names i[21] rof_0__c.csa_1.s_o rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__c.csa_2.N0 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__c.csa_2.N1 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[8] rof_1__c.csa_1.N1
11 1
.names i[1] i[8] rof_1__c.csa_1.N0
10 1
01 1
.names i[15] rof_1__c.csa_1.N0 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[15] rof_1__c.csa_1.N0 rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__c.csa_1.N1 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__c.cl_o
10 1
01 1
.names i[22] rof_1__c.csa_1.s_o rof_1__c.csa_2.N1
11 1
.names i[22] rof_1__c.csa_1.s_o rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__c.csa_2.N1 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[9] rof_2__c.csa_1.N1
11 1
.names i[2] i[9] rof_2__c.csa_1.N0
10 1
01 1
.names i[16] rof_2__c.csa_1.N0 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[16] rof_2__c.csa_1.N0 rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__c.csa_1.N1 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__c.cl_o
10 1
01 1
.names i[23] rof_2__c.csa_1.s_o rof_2__c.csa_2.N1
11 1
.names i[23] rof_2__c.csa_1.s_o rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__c.csa_2.N1 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[10] rof_3__c.csa_1.N1
11 1
.names i[3] i[10] rof_3__c.csa_1.N0
10 1
01 1
.names i[17] rof_3__c.csa_1.N0 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[17] rof_3__c.csa_1.N0 rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__c.csa_1.N1 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__c.cl_o
10 1
01 1
.names i[24] rof_3__c.csa_1.s_o rof_3__c.csa_2.N1
11 1
.names i[24] rof_3__c.csa_1.s_o rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__c.csa_2.N1 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[11] rof_4__c.csa_1.N1
11 1
.names i[4] i[11] rof_4__c.csa_1.N0
10 1
01 1
.names i[18] rof_4__c.csa_1.N0 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[18] rof_4__c.csa_1.N0 rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__c.csa_1.N1 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__c.cl_o
10 1
01 1
.names i[25] rof_4__c.csa_1.s_o rof_4__c.csa_2.N1
11 1
.names i[25] rof_4__c.csa_1.s_o rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__c.csa_2.N1 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names i[5] i[12] rof_5__c.csa_1.N1
11 1
.names i[5] i[12] rof_5__c.csa_1.N0
10 1
01 1
.names i[19] rof_5__c.csa_1.N0 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[19] rof_5__c.csa_1.N0 rof_5__c.csa_1.s_o
10 1
01 1
.names rof_5__c.csa_1.N1 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__c.cl_o
10 1
01 1
.names i[26] rof_5__c.csa_1.s_o rof_5__c.csa_2.N1
11 1
.names i[26] rof_5__c.csa_1.s_o rof_5__c.csa_2.N0
10 1
01 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_5__c.csa_2.N1 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names i[6] i[13] rof_6__c.csa_1.N1
11 1
.names i[6] i[13] rof_6__c.csa_1.N0
10 1
01 1
.names i[20] rof_6__c.csa_1.N0 $flatten\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[20] rof_6__c.csa_1.N0 rof_6__c.csa_1.s_o
10 1
01 1
.names rof_6__c.csa_1.N1 $flatten\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[27] rof_6__c.csa_1.s_o rof_6__c.csa_2.N1
11 1
.names i[27] rof_6__c.csa_1.s_o rof_6__c.csa_2.N0
10 1
01 1
.names rof_5__c.cl_o rof_6__c.csa_2.N0 $flatten\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__c.cl_o rof_6__c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_6__c.csa_2.N1 $flatten\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.end

.model bsg_mul_comp42_rep_00000000000008
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] i[28] i[29] i[30] i[31] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7]
.names $false
.names $true
1
.names $undef
.names i[0] i[8] rof_0__c.csa_1.N1
11 1
.names i[0] i[8] rof_0__c.csa_1.N0
10 1
01 1
.names i[16] rof_0__c.csa_1.N0 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[16] rof_0__c.csa_1.N0 rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__c.csa_1.N1 $flatten\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__c.cl_o
10 1
01 1
.names i[24] rof_0__c.csa_1.s_o rof_0__c.csa_2.N1
11 1
.names i[24] rof_0__c.csa_1.s_o rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__c.csa_2.N0 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__c.csa_2.N1 $flatten\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[9] rof_1__c.csa_1.N1
11 1
.names i[1] i[9] rof_1__c.csa_1.N0
10 1
01 1
.names i[17] rof_1__c.csa_1.N0 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[17] rof_1__c.csa_1.N0 rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__c.csa_1.N1 $flatten\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__c.cl_o
10 1
01 1
.names i[25] rof_1__c.csa_1.s_o rof_1__c.csa_2.N1
11 1
.names i[25] rof_1__c.csa_1.s_o rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__c.cl_o rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_1__c.csa_2.N1 $flatten\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[10] rof_2__c.csa_1.N1
11 1
.names i[2] i[10] rof_2__c.csa_1.N0
10 1
01 1
.names i[18] rof_2__c.csa_1.N0 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[18] rof_2__c.csa_1.N0 rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__c.csa_1.N1 $flatten\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__c.cl_o
10 1
01 1
.names i[26] rof_2__c.csa_1.s_o rof_2__c.csa_2.N1
11 1
.names i[26] rof_2__c.csa_1.s_o rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__c.cl_o rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_2__c.csa_2.N1 $flatten\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[11] rof_3__c.csa_1.N1
11 1
.names i[3] i[11] rof_3__c.csa_1.N0
10 1
01 1
.names i[19] rof_3__c.csa_1.N0 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[19] rof_3__c.csa_1.N0 rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__c.csa_1.N1 $flatten\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__c.cl_o
10 1
01 1
.names i[27] rof_3__c.csa_1.s_o rof_3__c.csa_2.N1
11 1
.names i[27] rof_3__c.csa_1.s_o rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__c.cl_o rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_3__c.csa_2.N1 $flatten\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[12] rof_4__c.csa_1.N1
11 1
.names i[4] i[12] rof_4__c.csa_1.N0
10 1
01 1
.names i[20] rof_4__c.csa_1.N0 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[20] rof_4__c.csa_1.N0 rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__c.csa_1.N1 $flatten\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__c.cl_o
10 1
01 1
.names i[28] rof_4__c.csa_1.s_o rof_4__c.csa_2.N1
11 1
.names i[28] rof_4__c.csa_1.s_o rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__c.cl_o rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_4__c.csa_2.N1 $flatten\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names i[5] i[13] rof_5__c.csa_1.N1
11 1
.names i[5] i[13] rof_5__c.csa_1.N0
10 1
01 1
.names i[21] rof_5__c.csa_1.N0 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[21] rof_5__c.csa_1.N0 rof_5__c.csa_1.s_o
10 1
01 1
.names rof_5__c.csa_1.N1 $flatten\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__c.cl_o
10 1
01 1
.names i[29] rof_5__c.csa_1.s_o rof_5__c.csa_2.N1
11 1
.names i[29] rof_5__c.csa_1.s_o rof_5__c.csa_2.N0
10 1
01 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__c.cl_o rof_5__c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_5__c.csa_2.N1 $flatten\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names i[6] i[14] rof_6__c.csa_1.N1
11 1
.names i[6] i[14] rof_6__c.csa_1.N0
10 1
01 1
.names i[22] rof_6__c.csa_1.N0 $flatten\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[22] rof_6__c.csa_1.N0 rof_6__c.csa_1.s_o
10 1
01 1
.names rof_6__c.csa_1.N1 $flatten\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__c.cl_o
10 1
01 1
.names i[30] rof_6__c.csa_1.s_o rof_6__c.csa_2.N1
11 1
.names i[30] rof_6__c.csa_1.s_o rof_6__c.csa_2.N0
10 1
01 1
.names rof_5__c.cl_o rof_6__c.csa_2.N0 $flatten\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__c.cl_o rof_6__c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_6__c.csa_2.N1 $flatten\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names i[7] i[15] rof_7__c.csa_1.N1
11 1
.names i[7] i[15] rof_7__c.csa_1.N0
10 1
01 1
.names i[23] rof_7__c.csa_1.N0 $flatten\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[23] rof_7__c.csa_1.N0 rof_7__c.csa_1.s_o
10 1
01 1
.names rof_7__c.csa_1.N1 $flatten\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[31] rof_7__c.csa_1.s_o rof_7__c.csa_2.N1
11 1
.names i[31] rof_7__c.csa_1.s_o rof_7__c.csa_2.N0
10 1
01 1
.names rof_6__c.cl_o rof_7__c.csa_2.N0 $flatten\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__c.cl_o rof_7__c.csa_2.N0 s_o[7]
10 1
01 1
.names rof_7__c.csa_2.N1 $flatten\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.end

.model bsg_mul_comp42_rep_rep_6_42_2a231b130d0800
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] i[28] i[29] i[30] i[31] i[32] i[33] i[34] i[35] i[36] i[37] i[38] i[39] i[40] i[41] i[42] i[43] i[44] i[45] i[46] i[47] i[48] i[49] i[50] i[51] i[52] i[53] i[54] i[55] i[56] i[57] i[58] i[59] i[60] i[61] i[62] i[63] i[64] i[65] i[66] i[67] i[68] i[69] i[70] i[71] i[72] i[73] i[74] i[75] i[76] i[77] i[78] i[79] i[80] i[81] i[82] i[83] i[84] i[85] i[86] i[87] i[88] i[89] i[90] i[91] i[92] i[93] i[94] i[95] i[96] i[97] i[98] i[99] i[100] i[101] i[102] i[103] i[104] i[105] i[106] i[107] i[108] i[109] i[110] i[111] i[112] i[113] i[114] i[115] i[116] i[117] i[118] i[119] i[120] i[121] i[122] i[123] i[124] i[125] i[126] i[127] i[128] i[129] i[130] i[131] i[132] i[133] i[134] i[135] i[136] i[137] i[138] i[139] i[140] i[141] i[142] i[143] i[144] i[145] i[146] i[147] i[148] i[149] i[150] i[151] i[152] i[153] i[154] i[155] i[156] i[157] i[158] i[159] i[160] i[161] i[162] i[163] i[164] i[165] i[166] i[167] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] c_o[8] c_o[9] c_o[10] c_o[11] c_o[12] c_o[13] c_o[14] c_o[15] c_o[16] c_o[17] c_o[18] c_o[19] c_o[20] c_o[21] c_o[22] c_o[23] c_o[24] c_o[25] c_o[26] c_o[27] c_o[28] c_o[29] c_o[30] c_o[31] c_o[32] c_o[33] c_o[34] c_o[35] c_o[36] c_o[37] c_o[38] c_o[39] c_o[40] c_o[41] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] s_o[16] s_o[17] s_o[18] s_o[19] s_o[20] s_o[21] s_o[22] s_o[23] s_o[24] s_o[25] s_o[26] s_o[27] s_o[28] s_o[29] s_o[30] s_o[31] s_o[32] s_o[33] s_o[34] s_o[35] s_o[36] s_o[37] s_o[38] s_o[39] s_o[40] s_o[41]
.names $false
.names $true
1
.names $undef
.names i[0] i[42] rof_0__cr.rof_0__c.csa_1.N1
11 1
.names i[0] i[42] rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[84] rof_0__cr.rof_0__c.csa_1.N0 $flatten\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[84] rof_0__cr.rof_0__c.csa_1.N0 rof_0__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_0__c.csa_1.N1 $flatten\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[1]
10 1
01 1
.names i[126] rof_0__cr.rof_0__c.csa_1.s_o rof_0__cr.rof_0__c.csa_2.N1
11 1
.names i[126] rof_0__cr.rof_0__c.csa_1.s_o rof_0__cr.rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__cr.rof_0__c.csa_2.N0 $flatten\rof_0__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__cr.rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__cr.rof_0__c.csa_2.N1 $flatten\rof_0__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[43] rof_0__cr.rof_1__c.csa_1.N1
11 1
.names i[1] i[43] rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[85] rof_0__cr.rof_1__c.csa_1.N0 $flatten\rof_0__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[85] rof_0__cr.rof_1__c.csa_1.N0 rof_0__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_1__c.csa_1.N1 $flatten\rof_0__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[2]
10 1
01 1
.names i[127] rof_0__cr.rof_1__c.csa_1.s_o rof_0__cr.rof_1__c.csa_2.N1
11 1
.names i[127] rof_0__cr.rof_1__c.csa_1.s_o rof_0__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[1] rof_0__cr.rof_1__c.csa_2.N0 $flatten\rof_0__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[1] rof_0__cr.rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_0__cr.rof_1__c.csa_2.N1 $flatten\rof_0__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[44] rof_0__cr.rof_2__c.csa_1.N1
11 1
.names i[2] i[44] rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[86] rof_0__cr.rof_2__c.csa_1.N0 $flatten\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[86] rof_0__cr.rof_2__c.csa_1.N0 rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_2__c.csa_1.N1 $flatten\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[3]
10 1
01 1
.names i[128] rof_0__cr.rof_2__c.csa_1.s_o rof_0__cr.rof_2__c.csa_2.N1
11 1
.names i[128] rof_0__cr.rof_2__c.csa_1.s_o rof_0__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[2] rof_0__cr.rof_2__c.csa_2.N0 $flatten\rof_0__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[2] rof_0__cr.rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_0__cr.rof_2__c.csa_2.N1 $flatten\rof_0__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[45] rof_0__cr.rof_3__c.csa_1.N1
11 1
.names i[3] i[45] rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[87] rof_0__cr.rof_3__c.csa_1.N0 $flatten\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[87] rof_0__cr.rof_3__c.csa_1.N0 rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_3__c.csa_1.N1 $flatten\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[4]
10 1
01 1
.names i[129] rof_0__cr.rof_3__c.csa_1.s_o rof_0__cr.rof_3__c.csa_2.N1
11 1
.names i[129] rof_0__cr.rof_3__c.csa_1.s_o rof_0__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[3] rof_0__cr.rof_3__c.csa_2.N0 $flatten\rof_0__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[3] rof_0__cr.rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_0__cr.rof_3__c.csa_2.N1 $flatten\rof_0__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[46] rof_0__cr.rof_4__c.csa_1.N1
11 1
.names i[4] i[46] rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[88] rof_0__cr.rof_4__c.csa_1.N0 $flatten\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[88] rof_0__cr.rof_4__c.csa_1.N0 rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_4__c.csa_1.N1 $flatten\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[5]
10 1
01 1
.names i[130] rof_0__cr.rof_4__c.csa_1.s_o rof_0__cr.rof_4__c.csa_2.N1
11 1
.names i[130] rof_0__cr.rof_4__c.csa_1.s_o rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[4] rof_0__cr.rof_4__c.csa_2.N0 $flatten\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[4] rof_0__cr.rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_0__cr.rof_4__c.csa_2.N1 $flatten\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names i[5] i[47] rof_0__cr.rof_5__c.csa_1.N1
11 1
.names i[5] i[47] rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[89] rof_0__cr.rof_5__c.csa_1.N0 $flatten\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[89] rof_0__cr.rof_5__c.csa_1.N0 rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_5__c.csa_1.N1 $flatten\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[6]
10 1
01 1
.names i[131] rof_0__cr.rof_5__c.csa_1.s_o rof_0__cr.rof_5__c.csa_2.N1
11 1
.names i[131] rof_0__cr.rof_5__c.csa_1.s_o rof_0__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[5] rof_0__cr.rof_5__c.csa_2.N0 $flatten\rof_0__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[5] rof_0__cr.rof_5__c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_0__cr.rof_5__c.csa_2.N1 $flatten\rof_0__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names i[6] i[48] rof_0__cr.rof_6__c.csa_1.N1
11 1
.names i[6] i[48] rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[90] rof_0__cr.rof_6__c.csa_1.N0 $flatten\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[90] rof_0__cr.rof_6__c.csa_1.N0 rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_6__c.csa_1.N1 $flatten\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[7]
10 1
01 1
.names i[132] rof_0__cr.rof_6__c.csa_1.s_o rof_0__cr.rof_6__c.csa_2.N1
11 1
.names i[132] rof_0__cr.rof_6__c.csa_1.s_o rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[6] rof_0__cr.rof_6__c.csa_2.N0 $flatten\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[6] rof_0__cr.rof_6__c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_0__cr.rof_6__c.csa_2.N1 $flatten\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names i[7] i[49] rof_0__cr.rof_7__c.csa_1.N1
11 1
.names i[7] i[49] rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[91] rof_0__cr.rof_7__c.csa_1.N0 $flatten\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[91] rof_0__cr.rof_7__c.csa_1.N0 rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_7__c.csa_1.N1 $flatten\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.cl_o
10 1
01 1
.names i[133] rof_0__cr.rof_7__c.csa_1.s_o rof_0__cr.rof_7__c.csa_2.N1
11 1
.names i[133] rof_0__cr.rof_7__c.csa_1.s_o rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[7] rof_0__cr.rof_7__c.csa_2.N0 $flatten\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[7] rof_0__cr.rof_7__c.csa_2.N0 s_o[7]
10 1
01 1
.names rof_0__cr.rof_7__c.csa_2.N1 $flatten\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.names i[8] i[50] rof_1__cr.rof_0__c.csa_1.N1
11 1
.names i[8] i[50] rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[92] rof_1__cr.rof_0__c.csa_1.N0 $flatten\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[92] rof_1__cr.rof_0__c.csa_1.N0 rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_0__c.csa_1.N1 $flatten\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[1]
10 1
01 1
.names i[134] rof_1__cr.rof_0__c.csa_1.s_o rof_1__cr.rof_0__c.csa_2.N1
11 1
.names i[134] rof_1__cr.rof_0__c.csa_1.s_o rof_1__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_0__cr.cl_o rof_1__cr.rof_0__c.csa_2.N0 $flatten\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.cl_o rof_1__cr.rof_0__c.csa_2.N0 s_o[8]
10 1
01 1
.names rof_1__cr.rof_0__c.csa_2.N1 $flatten\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[8]
10 1
01 1
.names i[9] i[51] rof_1__cr.rof_1__c.csa_1.N1
11 1
.names i[9] i[51] rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[93] rof_1__cr.rof_1__c.csa_1.N0 $flatten\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[93] rof_1__cr.rof_1__c.csa_1.N0 rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_1__c.csa_1.N1 $flatten\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[2]
10 1
01 1
.names i[135] rof_1__cr.rof_1__c.csa_1.s_o rof_1__cr.rof_1__c.csa_2.N1
11 1
.names i[135] rof_1__cr.rof_1__c.csa_1.s_o rof_1__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[1] rof_1__cr.rof_1__c.csa_2.N0 $flatten\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[1] rof_1__cr.rof_1__c.csa_2.N0 s_o[9]
10 1
01 1
.names rof_1__cr.rof_1__c.csa_2.N1 $flatten\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[9]
10 1
01 1
.names i[10] i[52] rof_1__cr.rof_2__c.csa_1.N1
11 1
.names i[10] i[52] rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[94] rof_1__cr.rof_2__c.csa_1.N0 $flatten\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[94] rof_1__cr.rof_2__c.csa_1.N0 rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_2__c.csa_1.N1 $flatten\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[3]
10 1
01 1
.names i[136] rof_1__cr.rof_2__c.csa_1.s_o rof_1__cr.rof_2__c.csa_2.N1
11 1
.names i[136] rof_1__cr.rof_2__c.csa_1.s_o rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[2] rof_1__cr.rof_2__c.csa_2.N0 $flatten\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[2] rof_1__cr.rof_2__c.csa_2.N0 s_o[10]
10 1
01 1
.names rof_1__cr.rof_2__c.csa_2.N1 $flatten\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[10]
10 1
01 1
.names i[11] i[53] rof_1__cr.rof_3__c.csa_1.N1
11 1
.names i[11] i[53] rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[95] rof_1__cr.rof_3__c.csa_1.N0 $flatten\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[95] rof_1__cr.rof_3__c.csa_1.N0 rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_3__c.csa_1.N1 $flatten\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[4]
10 1
01 1
.names i[137] rof_1__cr.rof_3__c.csa_1.s_o rof_1__cr.rof_3__c.csa_2.N1
11 1
.names i[137] rof_1__cr.rof_3__c.csa_1.s_o rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[3] rof_1__cr.rof_3__c.csa_2.N0 $flatten\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[3] rof_1__cr.rof_3__c.csa_2.N0 s_o[11]
10 1
01 1
.names rof_1__cr.rof_3__c.csa_2.N1 $flatten\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[11]
10 1
01 1
.names i[12] i[54] rof_1__cr.rof_4__c.csa_1.N1
11 1
.names i[12] i[54] rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[96] rof_1__cr.rof_4__c.csa_1.N0 $flatten\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[96] rof_1__cr.rof_4__c.csa_1.N0 rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_4__c.csa_1.N1 $flatten\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.cl_o
10 1
01 1
.names i[138] rof_1__cr.rof_4__c.csa_1.s_o rof_1__cr.rof_4__c.csa_2.N1
11 1
.names i[138] rof_1__cr.rof_4__c.csa_1.s_o rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[4] rof_1__cr.rof_4__c.csa_2.N0 $flatten\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[4] rof_1__cr.rof_4__c.csa_2.N0 s_o[12]
10 1
01 1
.names rof_1__cr.rof_4__c.csa_2.N1 $flatten\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[12]
10 1
01 1
.names i[13] i[55] rof_2__cr.rof_0__c.csa_1.N1
11 1
.names i[13] i[55] rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[97] rof_2__cr.rof_0__c.csa_1.N0 $flatten\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[97] rof_2__cr.rof_0__c.csa_1.N0 rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_0__c.csa_1.N1 $flatten\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[1]
10 1
01 1
.names i[139] rof_2__cr.rof_0__c.csa_1.s_o rof_2__cr.rof_0__c.csa_2.N1
11 1
.names i[139] rof_2__cr.rof_0__c.csa_1.s_o rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_1__cr.cl_o rof_2__cr.rof_0__c.csa_2.N0 $flatten\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.cl_o rof_2__cr.rof_0__c.csa_2.N0 s_o[13]
10 1
01 1
.names rof_2__cr.rof_0__c.csa_2.N1 $flatten\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[13]
10 1
01 1
.names i[14] i[56] rof_2__cr.rof_1__c.csa_1.N1
11 1
.names i[14] i[56] rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[98] rof_2__cr.rof_1__c.csa_1.N0 $flatten\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[98] rof_2__cr.rof_1__c.csa_1.N0 rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_1__c.csa_1.N1 $flatten\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[2]
10 1
01 1
.names i[140] rof_2__cr.rof_1__c.csa_1.s_o rof_2__cr.rof_1__c.csa_2.N1
11 1
.names i[140] rof_2__cr.rof_1__c.csa_1.s_o rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[1] rof_2__cr.rof_1__c.csa_2.N0 $flatten\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[1] rof_2__cr.rof_1__c.csa_2.N0 s_o[14]
10 1
01 1
.names rof_2__cr.rof_1__c.csa_2.N1 $flatten\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[14]
10 1
01 1
.names i[15] i[57] rof_2__cr.rof_2__c.csa_1.N1
11 1
.names i[15] i[57] rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[99] rof_2__cr.rof_2__c.csa_1.N0 $flatten\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[99] rof_2__cr.rof_2__c.csa_1.N0 rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_2__c.csa_1.N1 $flatten\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[3]
10 1
01 1
.names i[141] rof_2__cr.rof_2__c.csa_1.s_o rof_2__cr.rof_2__c.csa_2.N1
11 1
.names i[141] rof_2__cr.rof_2__c.csa_1.s_o rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[2] rof_2__cr.rof_2__c.csa_2.N0 $flatten\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[2] rof_2__cr.rof_2__c.csa_2.N0 s_o[15]
10 1
01 1
.names rof_2__cr.rof_2__c.csa_2.N1 $flatten\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[15]
10 1
01 1
.names i[16] i[58] rof_2__cr.rof_3__c.csa_1.N1
11 1
.names i[16] i[58] rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[100] rof_2__cr.rof_3__c.csa_1.N0 $flatten\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[100] rof_2__cr.rof_3__c.csa_1.N0 rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_3__c.csa_1.N1 $flatten\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[4]
10 1
01 1
.names i[142] rof_2__cr.rof_3__c.csa_1.s_o rof_2__cr.rof_3__c.csa_2.N1
11 1
.names i[142] rof_2__cr.rof_3__c.csa_1.s_o rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[3] rof_2__cr.rof_3__c.csa_2.N0 $flatten\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[3] rof_2__cr.rof_3__c.csa_2.N0 s_o[16]
10 1
01 1
.names rof_2__cr.rof_3__c.csa_2.N1 $flatten\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[16]
10 1
01 1
.names i[17] i[59] rof_2__cr.rof_4__c.csa_1.N1
11 1
.names i[17] i[59] rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[101] rof_2__cr.rof_4__c.csa_1.N0 $flatten\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[101] rof_2__cr.rof_4__c.csa_1.N0 rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_4__c.csa_1.N1 $flatten\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[5]
10 1
01 1
.names i[143] rof_2__cr.rof_4__c.csa_1.s_o rof_2__cr.rof_4__c.csa_2.N1
11 1
.names i[143] rof_2__cr.rof_4__c.csa_1.s_o rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[4] rof_2__cr.rof_4__c.csa_2.N0 $flatten\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[4] rof_2__cr.rof_4__c.csa_2.N0 s_o[17]
10 1
01 1
.names rof_2__cr.rof_4__c.csa_2.N1 $flatten\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[17]
10 1
01 1
.names i[18] i[60] rof_2__cr.rof_5__c.csa_1.N1
11 1
.names i[18] i[60] rof_2__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[102] rof_2__cr.rof_5__c.csa_1.N0 $flatten\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[102] rof_2__cr.rof_5__c.csa_1.N0 rof_2__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_5__c.csa_1.N1 $flatten\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.cl_o
10 1
01 1
.names i[144] rof_2__cr.rof_5__c.csa_1.s_o rof_2__cr.rof_5__c.csa_2.N1
11 1
.names i[144] rof_2__cr.rof_5__c.csa_1.s_o rof_2__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[5] rof_2__cr.rof_5__c.csa_2.N0 $flatten\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[5] rof_2__cr.rof_5__c.csa_2.N0 s_o[18]
10 1
01 1
.names rof_2__cr.rof_5__c.csa_2.N1 $flatten\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[18]
10 1
01 1
.names i[19] i[61] rof_3__cr.rof_0__c.csa_1.N1
11 1
.names i[19] i[61] rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[103] rof_3__cr.rof_0__c.csa_1.N0 $flatten\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[103] rof_3__cr.rof_0__c.csa_1.N0 rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_0__c.csa_1.N1 $flatten\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[1]
10 1
01 1
.names i[145] rof_3__cr.rof_0__c.csa_1.s_o rof_3__cr.rof_0__c.csa_2.N1
11 1
.names i[145] rof_3__cr.rof_0__c.csa_1.s_o rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_2__cr.cl_o rof_3__cr.rof_0__c.csa_2.N0 $flatten\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.cl_o rof_3__cr.rof_0__c.csa_2.N0 s_o[19]
10 1
01 1
.names rof_3__cr.rof_0__c.csa_2.N1 $flatten\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[19]
10 1
01 1
.names i[20] i[62] rof_3__cr.rof_1__c.csa_1.N1
11 1
.names i[20] i[62] rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[104] rof_3__cr.rof_1__c.csa_1.N0 $flatten\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[104] rof_3__cr.rof_1__c.csa_1.N0 rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_1__c.csa_1.N1 $flatten\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[2]
10 1
01 1
.names i[146] rof_3__cr.rof_1__c.csa_1.s_o rof_3__cr.rof_1__c.csa_2.N1
11 1
.names i[146] rof_3__cr.rof_1__c.csa_1.s_o rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[1] rof_3__cr.rof_1__c.csa_2.N0 $flatten\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[1] rof_3__cr.rof_1__c.csa_2.N0 s_o[20]
10 1
01 1
.names rof_3__cr.rof_1__c.csa_2.N1 $flatten\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[20]
10 1
01 1
.names i[21] i[63] rof_3__cr.rof_2__c.csa_1.N1
11 1
.names i[21] i[63] rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[105] rof_3__cr.rof_2__c.csa_1.N0 $flatten\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[105] rof_3__cr.rof_2__c.csa_1.N0 rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_2__c.csa_1.N1 $flatten\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[3]
10 1
01 1
.names i[147] rof_3__cr.rof_2__c.csa_1.s_o rof_3__cr.rof_2__c.csa_2.N1
11 1
.names i[147] rof_3__cr.rof_2__c.csa_1.s_o rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[2] rof_3__cr.rof_2__c.csa_2.N0 $flatten\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[2] rof_3__cr.rof_2__c.csa_2.N0 s_o[21]
10 1
01 1
.names rof_3__cr.rof_2__c.csa_2.N1 $flatten\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[21]
10 1
01 1
.names i[22] i[64] rof_3__cr.rof_3__c.csa_1.N1
11 1
.names i[22] i[64] rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[106] rof_3__cr.rof_3__c.csa_1.N0 $flatten\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[106] rof_3__cr.rof_3__c.csa_1.N0 rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_3__c.csa_1.N1 $flatten\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[4]
10 1
01 1
.names i[148] rof_3__cr.rof_3__c.csa_1.s_o rof_3__cr.rof_3__c.csa_2.N1
11 1
.names i[148] rof_3__cr.rof_3__c.csa_1.s_o rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[3] rof_3__cr.rof_3__c.csa_2.N0 $flatten\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[3] rof_3__cr.rof_3__c.csa_2.N0 s_o[22]
10 1
01 1
.names rof_3__cr.rof_3__c.csa_2.N1 $flatten\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[22]
10 1
01 1
.names i[23] i[65] rof_3__cr.rof_4__c.csa_1.N1
11 1
.names i[23] i[65] rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[107] rof_3__cr.rof_4__c.csa_1.N0 $flatten\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[107] rof_3__cr.rof_4__c.csa_1.N0 rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_4__c.csa_1.N1 $flatten\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[5]
10 1
01 1
.names i[149] rof_3__cr.rof_4__c.csa_1.s_o rof_3__cr.rof_4__c.csa_2.N1
11 1
.names i[149] rof_3__cr.rof_4__c.csa_1.s_o rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[4] rof_3__cr.rof_4__c.csa_2.N0 $flatten\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[4] rof_3__cr.rof_4__c.csa_2.N0 s_o[23]
10 1
01 1
.names rof_3__cr.rof_4__c.csa_2.N1 $flatten\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[23]
10 1
01 1
.names i[24] i[66] rof_3__cr.rof_5__c.csa_1.N1
11 1
.names i[24] i[66] rof_3__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[108] rof_3__cr.rof_5__c.csa_1.N0 $flatten\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[108] rof_3__cr.rof_5__c.csa_1.N0 rof_3__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_5__c.csa_1.N1 $flatten\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[6]
10 1
01 1
.names i[150] rof_3__cr.rof_5__c.csa_1.s_o rof_3__cr.rof_5__c.csa_2.N1
11 1
.names i[150] rof_3__cr.rof_5__c.csa_1.s_o rof_3__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[5] rof_3__cr.rof_5__c.csa_2.N0 $flatten\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[5] rof_3__cr.rof_5__c.csa_2.N0 s_o[24]
10 1
01 1
.names rof_3__cr.rof_5__c.csa_2.N1 $flatten\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[24]
10 1
01 1
.names i[25] i[67] rof_3__cr.rof_6__c.csa_1.N1
11 1
.names i[25] i[67] rof_3__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[109] rof_3__cr.rof_6__c.csa_1.N0 $flatten\rof_3__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[109] rof_3__cr.rof_6__c.csa_1.N0 rof_3__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_6__c.csa_1.N1 $flatten\rof_3__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[7]
10 1
01 1
.names i[151] rof_3__cr.rof_6__c.csa_1.s_o rof_3__cr.rof_6__c.csa_2.N1
11 1
.names i[151] rof_3__cr.rof_6__c.csa_1.s_o rof_3__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[6] rof_3__cr.rof_6__c.csa_2.N0 $flatten\rof_3__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[6] rof_3__cr.rof_6__c.csa_2.N0 s_o[25]
10 1
01 1
.names rof_3__cr.rof_6__c.csa_2.N1 $flatten\rof_3__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[25]
10 1
01 1
.names i[26] i[68] rof_3__cr.rof_7__c.csa_1.N1
11 1
.names i[26] i[68] rof_3__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[110] rof_3__cr.rof_7__c.csa_1.N0 $flatten\rof_3__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[110] rof_3__cr.rof_7__c.csa_1.N0 rof_3__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_7__c.csa_1.N1 $flatten\rof_3__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.cl_o
10 1
01 1
.names i[152] rof_3__cr.rof_7__c.csa_1.s_o rof_3__cr.rof_7__c.csa_2.N1
11 1
.names i[152] rof_3__cr.rof_7__c.csa_1.s_o rof_3__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[7] rof_3__cr.rof_7__c.csa_2.N0 $flatten\rof_3__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[7] rof_3__cr.rof_7__c.csa_2.N0 s_o[26]
10 1
01 1
.names rof_3__cr.rof_7__c.csa_2.N1 $flatten\rof_3__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[26]
10 1
01 1
.names i[27] i[69] rof_4__cr.rof_0__c.csa_1.N1
11 1
.names i[27] i[69] rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[111] rof_4__cr.rof_0__c.csa_1.N0 $flatten\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[111] rof_4__cr.rof_0__c.csa_1.N0 rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_0__c.csa_1.N1 $flatten\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[1]
10 1
01 1
.names i[153] rof_4__cr.rof_0__c.csa_1.s_o rof_4__cr.rof_0__c.csa_2.N1
11 1
.names i[153] rof_4__cr.rof_0__c.csa_1.s_o rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_3__cr.cl_o rof_4__cr.rof_0__c.csa_2.N0 $flatten\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.cl_o rof_4__cr.rof_0__c.csa_2.N0 s_o[27]
10 1
01 1
.names rof_4__cr.rof_0__c.csa_2.N1 $flatten\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[27]
10 1
01 1
.names i[28] i[70] rof_4__cr.rof_1__c.csa_1.N1
11 1
.names i[28] i[70] rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[112] rof_4__cr.rof_1__c.csa_1.N0 $flatten\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[112] rof_4__cr.rof_1__c.csa_1.N0 rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_1__c.csa_1.N1 $flatten\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[2]
10 1
01 1
.names i[154] rof_4__cr.rof_1__c.csa_1.s_o rof_4__cr.rof_1__c.csa_2.N1
11 1
.names i[154] rof_4__cr.rof_1__c.csa_1.s_o rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[1] rof_4__cr.rof_1__c.csa_2.N0 $flatten\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[1] rof_4__cr.rof_1__c.csa_2.N0 s_o[28]
10 1
01 1
.names rof_4__cr.rof_1__c.csa_2.N1 $flatten\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[28]
10 1
01 1
.names i[29] i[71] rof_4__cr.rof_2__c.csa_1.N1
11 1
.names i[29] i[71] rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[113] rof_4__cr.rof_2__c.csa_1.N0 $flatten\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[113] rof_4__cr.rof_2__c.csa_1.N0 rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_2__c.csa_1.N1 $flatten\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[3]
10 1
01 1
.names i[155] rof_4__cr.rof_2__c.csa_1.s_o rof_4__cr.rof_2__c.csa_2.N1
11 1
.names i[155] rof_4__cr.rof_2__c.csa_1.s_o rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[2] rof_4__cr.rof_2__c.csa_2.N0 $flatten\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[2] rof_4__cr.rof_2__c.csa_2.N0 s_o[29]
10 1
01 1
.names rof_4__cr.rof_2__c.csa_2.N1 $flatten\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[29]
10 1
01 1
.names i[30] i[72] rof_4__cr.rof_3__c.csa_1.N1
11 1
.names i[30] i[72] rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[114] rof_4__cr.rof_3__c.csa_1.N0 $flatten\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[114] rof_4__cr.rof_3__c.csa_1.N0 rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_3__c.csa_1.N1 $flatten\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[4]
10 1
01 1
.names i[156] rof_4__cr.rof_3__c.csa_1.s_o rof_4__cr.rof_3__c.csa_2.N1
11 1
.names i[156] rof_4__cr.rof_3__c.csa_1.s_o rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[3] rof_4__cr.rof_3__c.csa_2.N0 $flatten\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[3] rof_4__cr.rof_3__c.csa_2.N0 s_o[30]
10 1
01 1
.names rof_4__cr.rof_3__c.csa_2.N1 $flatten\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[30]
10 1
01 1
.names i[31] i[73] rof_4__cr.rof_4__c.csa_1.N1
11 1
.names i[31] i[73] rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[115] rof_4__cr.rof_4__c.csa_1.N0 $flatten\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[115] rof_4__cr.rof_4__c.csa_1.N0 rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_4__c.csa_1.N1 $flatten\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[5]
10 1
01 1
.names i[157] rof_4__cr.rof_4__c.csa_1.s_o rof_4__cr.rof_4__c.csa_2.N1
11 1
.names i[157] rof_4__cr.rof_4__c.csa_1.s_o rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[4] rof_4__cr.rof_4__c.csa_2.N0 $flatten\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[4] rof_4__cr.rof_4__c.csa_2.N0 s_o[31]
10 1
01 1
.names rof_4__cr.rof_4__c.csa_2.N1 $flatten\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[31]
10 1
01 1
.names i[32] i[74] rof_4__cr.rof_5__c.csa_1.N1
11 1
.names i[32] i[74] rof_4__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[116] rof_4__cr.rof_5__c.csa_1.N0 $flatten\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[116] rof_4__cr.rof_5__c.csa_1.N0 rof_4__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_5__c.csa_1.N1 $flatten\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[6]
10 1
01 1
.names i[158] rof_4__cr.rof_5__c.csa_1.s_o rof_4__cr.rof_5__c.csa_2.N1
11 1
.names i[158] rof_4__cr.rof_5__c.csa_1.s_o rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[5] rof_4__cr.rof_5__c.csa_2.N0 $flatten\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[5] rof_4__cr.rof_5__c.csa_2.N0 s_o[32]
10 1
01 1
.names rof_4__cr.rof_5__c.csa_2.N1 $flatten\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[32]
10 1
01 1
.names i[33] i[75] rof_4__cr.rof_6__c.csa_1.N1
11 1
.names i[33] i[75] rof_4__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[117] rof_4__cr.rof_6__c.csa_1.N0 $flatten\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[117] rof_4__cr.rof_6__c.csa_1.N0 rof_4__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_6__c.csa_1.N1 $flatten\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[7]
10 1
01 1
.names i[159] rof_4__cr.rof_6__c.csa_1.s_o rof_4__cr.rof_6__c.csa_2.N1
11 1
.names i[159] rof_4__cr.rof_6__c.csa_1.s_o rof_4__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[6] rof_4__cr.rof_6__c.csa_2.N0 $flatten\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[6] rof_4__cr.rof_6__c.csa_2.N0 s_o[33]
10 1
01 1
.names rof_4__cr.rof_6__c.csa_2.N1 $flatten\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[33]
10 1
01 1
.names i[34] i[76] rof_4__cr.rof_7__c.csa_1.N1
11 1
.names i[34] i[76] rof_4__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[118] rof_4__cr.rof_7__c.csa_1.N0 $flatten\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[118] rof_4__cr.rof_7__c.csa_1.N0 rof_4__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_7__c.csa_1.N1 $flatten\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.cl_o
10 1
01 1
.names i[160] rof_4__cr.rof_7__c.csa_1.s_o rof_4__cr.rof_7__c.csa_2.N1
11 1
.names i[160] rof_4__cr.rof_7__c.csa_1.s_o rof_4__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[7] rof_4__cr.rof_7__c.csa_2.N0 $flatten\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[7] rof_4__cr.rof_7__c.csa_2.N0 s_o[34]
10 1
01 1
.names rof_4__cr.rof_7__c.csa_2.N1 $flatten\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[34]
10 1
01 1
.names i[35] i[77] rof_5__cr.rof_0__c.csa_1.N1
11 1
.names i[35] i[77] rof_5__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[119] rof_5__cr.rof_0__c.csa_1.N0 $flatten\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[119] rof_5__cr.rof_0__c.csa_1.N0 rof_5__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_0__c.csa_1.N1 $flatten\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[1]
10 1
01 1
.names i[161] rof_5__cr.rof_0__c.csa_1.s_o rof_5__cr.rof_0__c.csa_2.N1
11 1
.names i[161] rof_5__cr.rof_0__c.csa_1.s_o rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_4__cr.cl_o rof_5__cr.rof_0__c.csa_2.N0 $flatten\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.cl_o rof_5__cr.rof_0__c.csa_2.N0 s_o[35]
10 1
01 1
.names rof_5__cr.rof_0__c.csa_2.N1 $flatten\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[35]
10 1
01 1
.names i[36] i[78] rof_5__cr.rof_1__c.csa_1.N1
11 1
.names i[36] i[78] rof_5__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[120] rof_5__cr.rof_1__c.csa_1.N0 $flatten\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[120] rof_5__cr.rof_1__c.csa_1.N0 rof_5__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_1__c.csa_1.N1 $flatten\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[2]
10 1
01 1
.names i[162] rof_5__cr.rof_1__c.csa_1.s_o rof_5__cr.rof_1__c.csa_2.N1
11 1
.names i[162] rof_5__cr.rof_1__c.csa_1.s_o rof_5__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[1] rof_5__cr.rof_1__c.csa_2.N0 $flatten\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[1] rof_5__cr.rof_1__c.csa_2.N0 s_o[36]
10 1
01 1
.names rof_5__cr.rof_1__c.csa_2.N1 $flatten\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[36]
10 1
01 1
.names i[37] i[79] rof_5__cr.rof_2__c.csa_1.N1
11 1
.names i[37] i[79] rof_5__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[121] rof_5__cr.rof_2__c.csa_1.N0 $flatten\rof_5__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[121] rof_5__cr.rof_2__c.csa_1.N0 rof_5__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_2__c.csa_1.N1 $flatten\rof_5__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[3]
10 1
01 1
.names i[163] rof_5__cr.rof_2__c.csa_1.s_o rof_5__cr.rof_2__c.csa_2.N1
11 1
.names i[163] rof_5__cr.rof_2__c.csa_1.s_o rof_5__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[2] rof_5__cr.rof_2__c.csa_2.N0 $flatten\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[2] rof_5__cr.rof_2__c.csa_2.N0 s_o[37]
10 1
01 1
.names rof_5__cr.rof_2__c.csa_2.N1 $flatten\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[37]
10 1
01 1
.names i[38] i[80] rof_5__cr.rof_3__c.csa_1.N1
11 1
.names i[38] i[80] rof_5__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[122] rof_5__cr.rof_3__c.csa_1.N0 $flatten\rof_5__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[122] rof_5__cr.rof_3__c.csa_1.N0 rof_5__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_3__c.csa_1.N1 $flatten\rof_5__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[4]
10 1
01 1
.names i[164] rof_5__cr.rof_3__c.csa_1.s_o rof_5__cr.rof_3__c.csa_2.N1
11 1
.names i[164] rof_5__cr.rof_3__c.csa_1.s_o rof_5__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[3] rof_5__cr.rof_3__c.csa_2.N0 $flatten\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[3] rof_5__cr.rof_3__c.csa_2.N0 s_o[38]
10 1
01 1
.names rof_5__cr.rof_3__c.csa_2.N1 $flatten\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[38]
10 1
01 1
.names i[39] i[81] rof_5__cr.rof_4__c.csa_1.N1
11 1
.names i[39] i[81] rof_5__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[123] rof_5__cr.rof_4__c.csa_1.N0 $flatten\rof_5__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[123] rof_5__cr.rof_4__c.csa_1.N0 rof_5__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_4__c.csa_1.N1 $flatten\rof_5__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[5]
10 1
01 1
.names i[165] rof_5__cr.rof_4__c.csa_1.s_o rof_5__cr.rof_4__c.csa_2.N1
11 1
.names i[165] rof_5__cr.rof_4__c.csa_1.s_o rof_5__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[4] rof_5__cr.rof_4__c.csa_2.N0 $flatten\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[4] rof_5__cr.rof_4__c.csa_2.N0 s_o[39]
10 1
01 1
.names rof_5__cr.rof_4__c.csa_2.N1 $flatten\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[39]
10 1
01 1
.names i[40] i[82] rof_5__cr.rof_5__c.csa_1.N1
11 1
.names i[40] i[82] rof_5__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[124] rof_5__cr.rof_5__c.csa_1.N0 $flatten\rof_5__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[124] rof_5__cr.rof_5__c.csa_1.N0 rof_5__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_5__c.csa_1.N1 $flatten\rof_5__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[6]
10 1
01 1
.names i[166] rof_5__cr.rof_5__c.csa_1.s_o rof_5__cr.rof_5__c.csa_2.N1
11 1
.names i[166] rof_5__cr.rof_5__c.csa_1.s_o rof_5__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[5] rof_5__cr.rof_5__c.csa_2.N0 $flatten\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[5] rof_5__cr.rof_5__c.csa_2.N0 s_o[40]
10 1
01 1
.names rof_5__cr.rof_5__c.csa_2.N1 $flatten\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[40]
10 1
01 1
.names i[41] i[83] rof_5__cr.rof_6__c.csa_1.N1
11 1
.names i[41] i[83] rof_5__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[125] rof_5__cr.rof_6__c.csa_1.N0 $flatten\rof_5__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[125] rof_5__cr.rof_6__c.csa_1.N0 rof_5__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_6__c.csa_1.N1 $flatten\rof_5__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[167] rof_5__cr.rof_6__c.csa_1.s_o rof_5__cr.rof_6__c.csa_2.N1
11 1
.names i[167] rof_5__cr.rof_6__c.csa_1.s_o rof_5__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[6] rof_5__cr.rof_6__c.csa_2.N0 $flatten\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[6] rof_5__cr.rof_6__c.csa_2.N0 s_o[41]
10 1
01 1
.names rof_5__cr.rof_6__c.csa_2.N1 $flatten\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[41]
10 1
01 1
.end

.model bsg_mul_comp42_rep_rep_6_43_2b231d18100800
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] i[28] i[29] i[30] i[31] i[32] i[33] i[34] i[35] i[36] i[37] i[38] i[39] i[40] i[41] i[42] i[43] i[44] i[45] i[46] i[47] i[48] i[49] i[50] i[51] i[52] i[53] i[54] i[55] i[56] i[57] i[58] i[59] i[60] i[61] i[62] i[63] i[64] i[65] i[66] i[67] i[68] i[69] i[70] i[71] i[72] i[73] i[74] i[75] i[76] i[77] i[78] i[79] i[80] i[81] i[82] i[83] i[84] i[85] i[86] i[87] i[88] i[89] i[90] i[91] i[92] i[93] i[94] i[95] i[96] i[97] i[98] i[99] i[100] i[101] i[102] i[103] i[104] i[105] i[106] i[107] i[108] i[109] i[110] i[111] i[112] i[113] i[114] i[115] i[116] i[117] i[118] i[119] i[120] i[121] i[122] i[123] i[124] i[125] i[126] i[127] i[128] i[129] i[130] i[131] i[132] i[133] i[134] i[135] i[136] i[137] i[138] i[139] i[140] i[141] i[142] i[143] i[144] i[145] i[146] i[147] i[148] i[149] i[150] i[151] i[152] i[153] i[154] i[155] i[156] i[157] i[158] i[159] i[160] i[161] i[162] i[163] i[164] i[165] i[166] i[167] i[168] i[169] i[170] i[171] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] c_o[8] c_o[9] c_o[10] c_o[11] c_o[12] c_o[13] c_o[14] c_o[15] c_o[16] c_o[17] c_o[18] c_o[19] c_o[20] c_o[21] c_o[22] c_o[23] c_o[24] c_o[25] c_o[26] c_o[27] c_o[28] c_o[29] c_o[30] c_o[31] c_o[32] c_o[33] c_o[34] c_o[35] c_o[36] c_o[37] c_o[38] c_o[39] c_o[40] c_o[41] c_o[42] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] s_o[16] s_o[17] s_o[18] s_o[19] s_o[20] s_o[21] s_o[22] s_o[23] s_o[24] s_o[25] s_o[26] s_o[27] s_o[28] s_o[29] s_o[30] s_o[31] s_o[32] s_o[33] s_o[34] s_o[35] s_o[36] s_o[37] s_o[38] s_o[39] s_o[40] s_o[41] s_o[42]
.names $false
.names $true
1
.names $undef
.names i[0] i[43] rof_0__cr.rof_0__c.csa_1.N1
11 1
.names i[0] i[43] rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[86] rof_0__cr.rof_0__c.csa_1.N0 $flatten\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[86] rof_0__cr.rof_0__c.csa_1.N0 rof_0__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_0__c.csa_1.N1 $flatten\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[1]
10 1
01 1
.names i[129] rof_0__cr.rof_0__c.csa_1.s_o rof_0__cr.rof_0__c.csa_2.N1
11 1
.names i[129] rof_0__cr.rof_0__c.csa_1.s_o rof_0__cr.rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__cr.rof_0__c.csa_2.N0 $flatten\rof_0__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__cr.rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__cr.rof_0__c.csa_2.N1 $flatten\rof_0__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[44] rof_0__cr.rof_1__c.csa_1.N1
11 1
.names i[1] i[44] rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[87] rof_0__cr.rof_1__c.csa_1.N0 $flatten\rof_0__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[87] rof_0__cr.rof_1__c.csa_1.N0 rof_0__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_1__c.csa_1.N1 $flatten\rof_0__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[2]
10 1
01 1
.names i[130] rof_0__cr.rof_1__c.csa_1.s_o rof_0__cr.rof_1__c.csa_2.N1
11 1
.names i[130] rof_0__cr.rof_1__c.csa_1.s_o rof_0__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[1] rof_0__cr.rof_1__c.csa_2.N0 $flatten\rof_0__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[1] rof_0__cr.rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_0__cr.rof_1__c.csa_2.N1 $flatten\rof_0__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[45] rof_0__cr.rof_2__c.csa_1.N1
11 1
.names i[2] i[45] rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[88] rof_0__cr.rof_2__c.csa_1.N0 $flatten\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[88] rof_0__cr.rof_2__c.csa_1.N0 rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_2__c.csa_1.N1 $flatten\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[3]
10 1
01 1
.names i[131] rof_0__cr.rof_2__c.csa_1.s_o rof_0__cr.rof_2__c.csa_2.N1
11 1
.names i[131] rof_0__cr.rof_2__c.csa_1.s_o rof_0__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[2] rof_0__cr.rof_2__c.csa_2.N0 $flatten\rof_0__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[2] rof_0__cr.rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_0__cr.rof_2__c.csa_2.N1 $flatten\rof_0__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[46] rof_0__cr.rof_3__c.csa_1.N1
11 1
.names i[3] i[46] rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[89] rof_0__cr.rof_3__c.csa_1.N0 $flatten\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[89] rof_0__cr.rof_3__c.csa_1.N0 rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_3__c.csa_1.N1 $flatten\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[4]
10 1
01 1
.names i[132] rof_0__cr.rof_3__c.csa_1.s_o rof_0__cr.rof_3__c.csa_2.N1
11 1
.names i[132] rof_0__cr.rof_3__c.csa_1.s_o rof_0__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[3] rof_0__cr.rof_3__c.csa_2.N0 $flatten\rof_0__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[3] rof_0__cr.rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_0__cr.rof_3__c.csa_2.N1 $flatten\rof_0__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[47] rof_0__cr.rof_4__c.csa_1.N1
11 1
.names i[4] i[47] rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[90] rof_0__cr.rof_4__c.csa_1.N0 $flatten\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[90] rof_0__cr.rof_4__c.csa_1.N0 rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_4__c.csa_1.N1 $flatten\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[5]
10 1
01 1
.names i[133] rof_0__cr.rof_4__c.csa_1.s_o rof_0__cr.rof_4__c.csa_2.N1
11 1
.names i[133] rof_0__cr.rof_4__c.csa_1.s_o rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[4] rof_0__cr.rof_4__c.csa_2.N0 $flatten\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[4] rof_0__cr.rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_0__cr.rof_4__c.csa_2.N1 $flatten\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names i[5] i[48] rof_0__cr.rof_5__c.csa_1.N1
11 1
.names i[5] i[48] rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[91] rof_0__cr.rof_5__c.csa_1.N0 $flatten\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[91] rof_0__cr.rof_5__c.csa_1.N0 rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_5__c.csa_1.N1 $flatten\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[6]
10 1
01 1
.names i[134] rof_0__cr.rof_5__c.csa_1.s_o rof_0__cr.rof_5__c.csa_2.N1
11 1
.names i[134] rof_0__cr.rof_5__c.csa_1.s_o rof_0__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[5] rof_0__cr.rof_5__c.csa_2.N0 $flatten\rof_0__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[5] rof_0__cr.rof_5__c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_0__cr.rof_5__c.csa_2.N1 $flatten\rof_0__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names i[6] i[49] rof_0__cr.rof_6__c.csa_1.N1
11 1
.names i[6] i[49] rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[92] rof_0__cr.rof_6__c.csa_1.N0 $flatten\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[92] rof_0__cr.rof_6__c.csa_1.N0 rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_6__c.csa_1.N1 $flatten\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[7]
10 1
01 1
.names i[135] rof_0__cr.rof_6__c.csa_1.s_o rof_0__cr.rof_6__c.csa_2.N1
11 1
.names i[135] rof_0__cr.rof_6__c.csa_1.s_o rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[6] rof_0__cr.rof_6__c.csa_2.N0 $flatten\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[6] rof_0__cr.rof_6__c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_0__cr.rof_6__c.csa_2.N1 $flatten\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names i[7] i[50] rof_0__cr.rof_7__c.csa_1.N1
11 1
.names i[7] i[50] rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[93] rof_0__cr.rof_7__c.csa_1.N0 $flatten\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[93] rof_0__cr.rof_7__c.csa_1.N0 rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_7__c.csa_1.N1 $flatten\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.cl_o
10 1
01 1
.names i[136] rof_0__cr.rof_7__c.csa_1.s_o rof_0__cr.rof_7__c.csa_2.N1
11 1
.names i[136] rof_0__cr.rof_7__c.csa_1.s_o rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[7] rof_0__cr.rof_7__c.csa_2.N0 $flatten\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[7] rof_0__cr.rof_7__c.csa_2.N0 s_o[7]
10 1
01 1
.names rof_0__cr.rof_7__c.csa_2.N1 $flatten\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.names i[8] i[51] rof_1__cr.rof_0__c.csa_1.N1
11 1
.names i[8] i[51] rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[94] rof_1__cr.rof_0__c.csa_1.N0 $flatten\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[94] rof_1__cr.rof_0__c.csa_1.N0 rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_0__c.csa_1.N1 $flatten\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[1]
10 1
01 1
.names i[137] rof_1__cr.rof_0__c.csa_1.s_o rof_1__cr.rof_0__c.csa_2.N1
11 1
.names i[137] rof_1__cr.rof_0__c.csa_1.s_o rof_1__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_0__cr.cl_o rof_1__cr.rof_0__c.csa_2.N0 $flatten\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.cl_o rof_1__cr.rof_0__c.csa_2.N0 s_o[8]
10 1
01 1
.names rof_1__cr.rof_0__c.csa_2.N1 $flatten\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[8]
10 1
01 1
.names i[9] i[52] rof_1__cr.rof_1__c.csa_1.N1
11 1
.names i[9] i[52] rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[95] rof_1__cr.rof_1__c.csa_1.N0 $flatten\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[95] rof_1__cr.rof_1__c.csa_1.N0 rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_1__c.csa_1.N1 $flatten\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[2]
10 1
01 1
.names i[138] rof_1__cr.rof_1__c.csa_1.s_o rof_1__cr.rof_1__c.csa_2.N1
11 1
.names i[138] rof_1__cr.rof_1__c.csa_1.s_o rof_1__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[1] rof_1__cr.rof_1__c.csa_2.N0 $flatten\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[1] rof_1__cr.rof_1__c.csa_2.N0 s_o[9]
10 1
01 1
.names rof_1__cr.rof_1__c.csa_2.N1 $flatten\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[9]
10 1
01 1
.names i[10] i[53] rof_1__cr.rof_2__c.csa_1.N1
11 1
.names i[10] i[53] rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[96] rof_1__cr.rof_2__c.csa_1.N0 $flatten\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[96] rof_1__cr.rof_2__c.csa_1.N0 rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_2__c.csa_1.N1 $flatten\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[3]
10 1
01 1
.names i[139] rof_1__cr.rof_2__c.csa_1.s_o rof_1__cr.rof_2__c.csa_2.N1
11 1
.names i[139] rof_1__cr.rof_2__c.csa_1.s_o rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[2] rof_1__cr.rof_2__c.csa_2.N0 $flatten\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[2] rof_1__cr.rof_2__c.csa_2.N0 s_o[10]
10 1
01 1
.names rof_1__cr.rof_2__c.csa_2.N1 $flatten\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[10]
10 1
01 1
.names i[11] i[54] rof_1__cr.rof_3__c.csa_1.N1
11 1
.names i[11] i[54] rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[97] rof_1__cr.rof_3__c.csa_1.N0 $flatten\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[97] rof_1__cr.rof_3__c.csa_1.N0 rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_3__c.csa_1.N1 $flatten\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[4]
10 1
01 1
.names i[140] rof_1__cr.rof_3__c.csa_1.s_o rof_1__cr.rof_3__c.csa_2.N1
11 1
.names i[140] rof_1__cr.rof_3__c.csa_1.s_o rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[3] rof_1__cr.rof_3__c.csa_2.N0 $flatten\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[3] rof_1__cr.rof_3__c.csa_2.N0 s_o[11]
10 1
01 1
.names rof_1__cr.rof_3__c.csa_2.N1 $flatten\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[11]
10 1
01 1
.names i[12] i[55] rof_1__cr.rof_4__c.csa_1.N1
11 1
.names i[12] i[55] rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[98] rof_1__cr.rof_4__c.csa_1.N0 $flatten\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[98] rof_1__cr.rof_4__c.csa_1.N0 rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_4__c.csa_1.N1 $flatten\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[5]
10 1
01 1
.names i[141] rof_1__cr.rof_4__c.csa_1.s_o rof_1__cr.rof_4__c.csa_2.N1
11 1
.names i[141] rof_1__cr.rof_4__c.csa_1.s_o rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[4] rof_1__cr.rof_4__c.csa_2.N0 $flatten\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[4] rof_1__cr.rof_4__c.csa_2.N0 s_o[12]
10 1
01 1
.names rof_1__cr.rof_4__c.csa_2.N1 $flatten\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[12]
10 1
01 1
.names i[13] i[56] rof_1__cr.rof_5__c.csa_1.N1
11 1
.names i[13] i[56] rof_1__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[99] rof_1__cr.rof_5__c.csa_1.N0 $flatten\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[99] rof_1__cr.rof_5__c.csa_1.N0 rof_1__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_5__c.csa_1.N1 $flatten\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[6]
10 1
01 1
.names i[142] rof_1__cr.rof_5__c.csa_1.s_o rof_1__cr.rof_5__c.csa_2.N1
11 1
.names i[142] rof_1__cr.rof_5__c.csa_1.s_o rof_1__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[5] rof_1__cr.rof_5__c.csa_2.N0 $flatten\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[5] rof_1__cr.rof_5__c.csa_2.N0 s_o[13]
10 1
01 1
.names rof_1__cr.rof_5__c.csa_2.N1 $flatten\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[13]
10 1
01 1
.names i[14] i[57] rof_1__cr.rof_6__c.csa_1.N1
11 1
.names i[14] i[57] rof_1__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[100] rof_1__cr.rof_6__c.csa_1.N0 $flatten\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[100] rof_1__cr.rof_6__c.csa_1.N0 rof_1__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_6__c.csa_1.N1 $flatten\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[7]
10 1
01 1
.names i[143] rof_1__cr.rof_6__c.csa_1.s_o rof_1__cr.rof_6__c.csa_2.N1
11 1
.names i[143] rof_1__cr.rof_6__c.csa_1.s_o rof_1__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[6] rof_1__cr.rof_6__c.csa_2.N0 $flatten\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[6] rof_1__cr.rof_6__c.csa_2.N0 s_o[14]
10 1
01 1
.names rof_1__cr.rof_6__c.csa_2.N1 $flatten\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[14]
10 1
01 1
.names i[15] i[58] rof_1__cr.rof_7__c.csa_1.N1
11 1
.names i[15] i[58] rof_1__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[101] rof_1__cr.rof_7__c.csa_1.N0 $flatten\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[101] rof_1__cr.rof_7__c.csa_1.N0 rof_1__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_7__c.csa_1.N1 $flatten\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.cl_o
10 1
01 1
.names i[144] rof_1__cr.rof_7__c.csa_1.s_o rof_1__cr.rof_7__c.csa_2.N1
11 1
.names i[144] rof_1__cr.rof_7__c.csa_1.s_o rof_1__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[7] rof_1__cr.rof_7__c.csa_2.N0 $flatten\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[7] rof_1__cr.rof_7__c.csa_2.N0 s_o[15]
10 1
01 1
.names rof_1__cr.rof_7__c.csa_2.N1 $flatten\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[15]
10 1
01 1
.names i[16] i[59] rof_2__cr.rof_0__c.csa_1.N1
11 1
.names i[16] i[59] rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[102] rof_2__cr.rof_0__c.csa_1.N0 $flatten\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[102] rof_2__cr.rof_0__c.csa_1.N0 rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_0__c.csa_1.N1 $flatten\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[1]
10 1
01 1
.names i[145] rof_2__cr.rof_0__c.csa_1.s_o rof_2__cr.rof_0__c.csa_2.N1
11 1
.names i[145] rof_2__cr.rof_0__c.csa_1.s_o rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_1__cr.cl_o rof_2__cr.rof_0__c.csa_2.N0 $flatten\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.cl_o rof_2__cr.rof_0__c.csa_2.N0 s_o[16]
10 1
01 1
.names rof_2__cr.rof_0__c.csa_2.N1 $flatten\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[16]
10 1
01 1
.names i[17] i[60] rof_2__cr.rof_1__c.csa_1.N1
11 1
.names i[17] i[60] rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[103] rof_2__cr.rof_1__c.csa_1.N0 $flatten\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[103] rof_2__cr.rof_1__c.csa_1.N0 rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_1__c.csa_1.N1 $flatten\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[2]
10 1
01 1
.names i[146] rof_2__cr.rof_1__c.csa_1.s_o rof_2__cr.rof_1__c.csa_2.N1
11 1
.names i[146] rof_2__cr.rof_1__c.csa_1.s_o rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[1] rof_2__cr.rof_1__c.csa_2.N0 $flatten\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[1] rof_2__cr.rof_1__c.csa_2.N0 s_o[17]
10 1
01 1
.names rof_2__cr.rof_1__c.csa_2.N1 $flatten\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[17]
10 1
01 1
.names i[18] i[61] rof_2__cr.rof_2__c.csa_1.N1
11 1
.names i[18] i[61] rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[104] rof_2__cr.rof_2__c.csa_1.N0 $flatten\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[104] rof_2__cr.rof_2__c.csa_1.N0 rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_2__c.csa_1.N1 $flatten\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[3]
10 1
01 1
.names i[147] rof_2__cr.rof_2__c.csa_1.s_o rof_2__cr.rof_2__c.csa_2.N1
11 1
.names i[147] rof_2__cr.rof_2__c.csa_1.s_o rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[2] rof_2__cr.rof_2__c.csa_2.N0 $flatten\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[2] rof_2__cr.rof_2__c.csa_2.N0 s_o[18]
10 1
01 1
.names rof_2__cr.rof_2__c.csa_2.N1 $flatten\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[18]
10 1
01 1
.names i[19] i[62] rof_2__cr.rof_3__c.csa_1.N1
11 1
.names i[19] i[62] rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[105] rof_2__cr.rof_3__c.csa_1.N0 $flatten\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[105] rof_2__cr.rof_3__c.csa_1.N0 rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_3__c.csa_1.N1 $flatten\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[4]
10 1
01 1
.names i[148] rof_2__cr.rof_3__c.csa_1.s_o rof_2__cr.rof_3__c.csa_2.N1
11 1
.names i[148] rof_2__cr.rof_3__c.csa_1.s_o rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[3] rof_2__cr.rof_3__c.csa_2.N0 $flatten\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[3] rof_2__cr.rof_3__c.csa_2.N0 s_o[19]
10 1
01 1
.names rof_2__cr.rof_3__c.csa_2.N1 $flatten\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[19]
10 1
01 1
.names i[20] i[63] rof_2__cr.rof_4__c.csa_1.N1
11 1
.names i[20] i[63] rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[106] rof_2__cr.rof_4__c.csa_1.N0 $flatten\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[106] rof_2__cr.rof_4__c.csa_1.N0 rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_4__c.csa_1.N1 $flatten\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[5]
10 1
01 1
.names i[149] rof_2__cr.rof_4__c.csa_1.s_o rof_2__cr.rof_4__c.csa_2.N1
11 1
.names i[149] rof_2__cr.rof_4__c.csa_1.s_o rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[4] rof_2__cr.rof_4__c.csa_2.N0 $flatten\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[4] rof_2__cr.rof_4__c.csa_2.N0 s_o[20]
10 1
01 1
.names rof_2__cr.rof_4__c.csa_2.N1 $flatten\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[20]
10 1
01 1
.names i[21] i[64] rof_2__cr.rof_5__c.csa_1.N1
11 1
.names i[21] i[64] rof_2__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[107] rof_2__cr.rof_5__c.csa_1.N0 $flatten\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[107] rof_2__cr.rof_5__c.csa_1.N0 rof_2__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_5__c.csa_1.N1 $flatten\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[6]
10 1
01 1
.names i[150] rof_2__cr.rof_5__c.csa_1.s_o rof_2__cr.rof_5__c.csa_2.N1
11 1
.names i[150] rof_2__cr.rof_5__c.csa_1.s_o rof_2__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[5] rof_2__cr.rof_5__c.csa_2.N0 $flatten\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[5] rof_2__cr.rof_5__c.csa_2.N0 s_o[21]
10 1
01 1
.names rof_2__cr.rof_5__c.csa_2.N1 $flatten\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[21]
10 1
01 1
.names i[22] i[65] rof_2__cr.rof_6__c.csa_1.N1
11 1
.names i[22] i[65] rof_2__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[108] rof_2__cr.rof_6__c.csa_1.N0 $flatten\rof_2__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[108] rof_2__cr.rof_6__c.csa_1.N0 rof_2__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_6__c.csa_1.N1 $flatten\rof_2__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[7]
10 1
01 1
.names i[151] rof_2__cr.rof_6__c.csa_1.s_o rof_2__cr.rof_6__c.csa_2.N1
11 1
.names i[151] rof_2__cr.rof_6__c.csa_1.s_o rof_2__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[6] rof_2__cr.rof_6__c.csa_2.N0 $flatten\rof_2__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[6] rof_2__cr.rof_6__c.csa_2.N0 s_o[22]
10 1
01 1
.names rof_2__cr.rof_6__c.csa_2.N1 $flatten\rof_2__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[22]
10 1
01 1
.names i[23] i[66] rof_2__cr.rof_7__c.csa_1.N1
11 1
.names i[23] i[66] rof_2__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[109] rof_2__cr.rof_7__c.csa_1.N0 $flatten\rof_2__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[109] rof_2__cr.rof_7__c.csa_1.N0 rof_2__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_7__c.csa_1.N1 $flatten\rof_2__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.cl_o
10 1
01 1
.names i[152] rof_2__cr.rof_7__c.csa_1.s_o rof_2__cr.rof_7__c.csa_2.N1
11 1
.names i[152] rof_2__cr.rof_7__c.csa_1.s_o rof_2__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[7] rof_2__cr.rof_7__c.csa_2.N0 $flatten\rof_2__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[7] rof_2__cr.rof_7__c.csa_2.N0 s_o[23]
10 1
01 1
.names rof_2__cr.rof_7__c.csa_2.N1 $flatten\rof_2__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[23]
10 1
01 1
.names i[24] i[67] rof_3__cr.rof_0__c.csa_1.N1
11 1
.names i[24] i[67] rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[110] rof_3__cr.rof_0__c.csa_1.N0 $flatten\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[110] rof_3__cr.rof_0__c.csa_1.N0 rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_0__c.csa_1.N1 $flatten\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[1]
10 1
01 1
.names i[153] rof_3__cr.rof_0__c.csa_1.s_o rof_3__cr.rof_0__c.csa_2.N1
11 1
.names i[153] rof_3__cr.rof_0__c.csa_1.s_o rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_2__cr.cl_o rof_3__cr.rof_0__c.csa_2.N0 $flatten\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.cl_o rof_3__cr.rof_0__c.csa_2.N0 s_o[24]
10 1
01 1
.names rof_3__cr.rof_0__c.csa_2.N1 $flatten\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[24]
10 1
01 1
.names i[25] i[68] rof_3__cr.rof_1__c.csa_1.N1
11 1
.names i[25] i[68] rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[111] rof_3__cr.rof_1__c.csa_1.N0 $flatten\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[111] rof_3__cr.rof_1__c.csa_1.N0 rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_1__c.csa_1.N1 $flatten\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[2]
10 1
01 1
.names i[154] rof_3__cr.rof_1__c.csa_1.s_o rof_3__cr.rof_1__c.csa_2.N1
11 1
.names i[154] rof_3__cr.rof_1__c.csa_1.s_o rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[1] rof_3__cr.rof_1__c.csa_2.N0 $flatten\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[1] rof_3__cr.rof_1__c.csa_2.N0 s_o[25]
10 1
01 1
.names rof_3__cr.rof_1__c.csa_2.N1 $flatten\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[25]
10 1
01 1
.names i[26] i[69] rof_3__cr.rof_2__c.csa_1.N1
11 1
.names i[26] i[69] rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[112] rof_3__cr.rof_2__c.csa_1.N0 $flatten\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[112] rof_3__cr.rof_2__c.csa_1.N0 rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_2__c.csa_1.N1 $flatten\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[3]
10 1
01 1
.names i[155] rof_3__cr.rof_2__c.csa_1.s_o rof_3__cr.rof_2__c.csa_2.N1
11 1
.names i[155] rof_3__cr.rof_2__c.csa_1.s_o rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[2] rof_3__cr.rof_2__c.csa_2.N0 $flatten\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[2] rof_3__cr.rof_2__c.csa_2.N0 s_o[26]
10 1
01 1
.names rof_3__cr.rof_2__c.csa_2.N1 $flatten\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[26]
10 1
01 1
.names i[27] i[70] rof_3__cr.rof_3__c.csa_1.N1
11 1
.names i[27] i[70] rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[113] rof_3__cr.rof_3__c.csa_1.N0 $flatten\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[113] rof_3__cr.rof_3__c.csa_1.N0 rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_3__c.csa_1.N1 $flatten\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[4]
10 1
01 1
.names i[156] rof_3__cr.rof_3__c.csa_1.s_o rof_3__cr.rof_3__c.csa_2.N1
11 1
.names i[156] rof_3__cr.rof_3__c.csa_1.s_o rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[3] rof_3__cr.rof_3__c.csa_2.N0 $flatten\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[3] rof_3__cr.rof_3__c.csa_2.N0 s_o[27]
10 1
01 1
.names rof_3__cr.rof_3__c.csa_2.N1 $flatten\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[27]
10 1
01 1
.names i[28] i[71] rof_3__cr.rof_4__c.csa_1.N1
11 1
.names i[28] i[71] rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[114] rof_3__cr.rof_4__c.csa_1.N0 $flatten\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[114] rof_3__cr.rof_4__c.csa_1.N0 rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_4__c.csa_1.N1 $flatten\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.cl_o
10 1
01 1
.names i[157] rof_3__cr.rof_4__c.csa_1.s_o rof_3__cr.rof_4__c.csa_2.N1
11 1
.names i[157] rof_3__cr.rof_4__c.csa_1.s_o rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[4] rof_3__cr.rof_4__c.csa_2.N0 $flatten\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[4] rof_3__cr.rof_4__c.csa_2.N0 s_o[28]
10 1
01 1
.names rof_3__cr.rof_4__c.csa_2.N1 $flatten\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[28]
10 1
01 1
.names i[29] i[72] rof_4__cr.rof_0__c.csa_1.N1
11 1
.names i[29] i[72] rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[115] rof_4__cr.rof_0__c.csa_1.N0 $flatten\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[115] rof_4__cr.rof_0__c.csa_1.N0 rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_0__c.csa_1.N1 $flatten\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[1]
10 1
01 1
.names i[158] rof_4__cr.rof_0__c.csa_1.s_o rof_4__cr.rof_0__c.csa_2.N1
11 1
.names i[158] rof_4__cr.rof_0__c.csa_1.s_o rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_3__cr.cl_o rof_4__cr.rof_0__c.csa_2.N0 $flatten\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.cl_o rof_4__cr.rof_0__c.csa_2.N0 s_o[29]
10 1
01 1
.names rof_4__cr.rof_0__c.csa_2.N1 $flatten\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[29]
10 1
01 1
.names i[30] i[73] rof_4__cr.rof_1__c.csa_1.N1
11 1
.names i[30] i[73] rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[116] rof_4__cr.rof_1__c.csa_1.N0 $flatten\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[116] rof_4__cr.rof_1__c.csa_1.N0 rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_1__c.csa_1.N1 $flatten\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[2]
10 1
01 1
.names i[159] rof_4__cr.rof_1__c.csa_1.s_o rof_4__cr.rof_1__c.csa_2.N1
11 1
.names i[159] rof_4__cr.rof_1__c.csa_1.s_o rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[1] rof_4__cr.rof_1__c.csa_2.N0 $flatten\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[1] rof_4__cr.rof_1__c.csa_2.N0 s_o[30]
10 1
01 1
.names rof_4__cr.rof_1__c.csa_2.N1 $flatten\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[30]
10 1
01 1
.names i[31] i[74] rof_4__cr.rof_2__c.csa_1.N1
11 1
.names i[31] i[74] rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[117] rof_4__cr.rof_2__c.csa_1.N0 $flatten\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[117] rof_4__cr.rof_2__c.csa_1.N0 rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_2__c.csa_1.N1 $flatten\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[3]
10 1
01 1
.names i[160] rof_4__cr.rof_2__c.csa_1.s_o rof_4__cr.rof_2__c.csa_2.N1
11 1
.names i[160] rof_4__cr.rof_2__c.csa_1.s_o rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[2] rof_4__cr.rof_2__c.csa_2.N0 $flatten\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[2] rof_4__cr.rof_2__c.csa_2.N0 s_o[31]
10 1
01 1
.names rof_4__cr.rof_2__c.csa_2.N1 $flatten\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[31]
10 1
01 1
.names i[32] i[75] rof_4__cr.rof_3__c.csa_1.N1
11 1
.names i[32] i[75] rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[118] rof_4__cr.rof_3__c.csa_1.N0 $flatten\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[118] rof_4__cr.rof_3__c.csa_1.N0 rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_3__c.csa_1.N1 $flatten\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[4]
10 1
01 1
.names i[161] rof_4__cr.rof_3__c.csa_1.s_o rof_4__cr.rof_3__c.csa_2.N1
11 1
.names i[161] rof_4__cr.rof_3__c.csa_1.s_o rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[3] rof_4__cr.rof_3__c.csa_2.N0 $flatten\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[3] rof_4__cr.rof_3__c.csa_2.N0 s_o[32]
10 1
01 1
.names rof_4__cr.rof_3__c.csa_2.N1 $flatten\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[32]
10 1
01 1
.names i[33] i[76] rof_4__cr.rof_4__c.csa_1.N1
11 1
.names i[33] i[76] rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[119] rof_4__cr.rof_4__c.csa_1.N0 $flatten\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[119] rof_4__cr.rof_4__c.csa_1.N0 rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_4__c.csa_1.N1 $flatten\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[5]
10 1
01 1
.names i[162] rof_4__cr.rof_4__c.csa_1.s_o rof_4__cr.rof_4__c.csa_2.N1
11 1
.names i[162] rof_4__cr.rof_4__c.csa_1.s_o rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[4] rof_4__cr.rof_4__c.csa_2.N0 $flatten\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[4] rof_4__cr.rof_4__c.csa_2.N0 s_o[33]
10 1
01 1
.names rof_4__cr.rof_4__c.csa_2.N1 $flatten\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[33]
10 1
01 1
.names i[34] i[77] rof_4__cr.rof_5__c.csa_1.N1
11 1
.names i[34] i[77] rof_4__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[120] rof_4__cr.rof_5__c.csa_1.N0 $flatten\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[120] rof_4__cr.rof_5__c.csa_1.N0 rof_4__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_5__c.csa_1.N1 $flatten\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.cl_o
10 1
01 1
.names i[163] rof_4__cr.rof_5__c.csa_1.s_o rof_4__cr.rof_5__c.csa_2.N1
11 1
.names i[163] rof_4__cr.rof_5__c.csa_1.s_o rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[5] rof_4__cr.rof_5__c.csa_2.N0 $flatten\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[5] rof_4__cr.rof_5__c.csa_2.N0 s_o[34]
10 1
01 1
.names rof_4__cr.rof_5__c.csa_2.N1 $flatten\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[34]
10 1
01 1
.names i[35] i[78] rof_5__cr.rof_0__c.csa_1.N1
11 1
.names i[35] i[78] rof_5__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[121] rof_5__cr.rof_0__c.csa_1.N0 $flatten\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[121] rof_5__cr.rof_0__c.csa_1.N0 rof_5__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_0__c.csa_1.N1 $flatten\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[1]
10 1
01 1
.names i[164] rof_5__cr.rof_0__c.csa_1.s_o rof_5__cr.rof_0__c.csa_2.N1
11 1
.names i[164] rof_5__cr.rof_0__c.csa_1.s_o rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_4__cr.cl_o rof_5__cr.rof_0__c.csa_2.N0 $flatten\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.cl_o rof_5__cr.rof_0__c.csa_2.N0 s_o[35]
10 1
01 1
.names rof_5__cr.rof_0__c.csa_2.N1 $flatten\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[35]
10 1
01 1
.names i[36] i[79] rof_5__cr.rof_1__c.csa_1.N1
11 1
.names i[36] i[79] rof_5__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[122] rof_5__cr.rof_1__c.csa_1.N0 $flatten\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[122] rof_5__cr.rof_1__c.csa_1.N0 rof_5__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_1__c.csa_1.N1 $flatten\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[2]
10 1
01 1
.names i[165] rof_5__cr.rof_1__c.csa_1.s_o rof_5__cr.rof_1__c.csa_2.N1
11 1
.names i[165] rof_5__cr.rof_1__c.csa_1.s_o rof_5__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[1] rof_5__cr.rof_1__c.csa_2.N0 $flatten\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[1] rof_5__cr.rof_1__c.csa_2.N0 s_o[36]
10 1
01 1
.names rof_5__cr.rof_1__c.csa_2.N1 $flatten\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[36]
10 1
01 1
.names i[37] i[80] rof_5__cr.rof_2__c.csa_1.N1
11 1
.names i[37] i[80] rof_5__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[123] rof_5__cr.rof_2__c.csa_1.N0 $flatten\rof_5__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[123] rof_5__cr.rof_2__c.csa_1.N0 rof_5__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_2__c.csa_1.N1 $flatten\rof_5__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[3]
10 1
01 1
.names i[166] rof_5__cr.rof_2__c.csa_1.s_o rof_5__cr.rof_2__c.csa_2.N1
11 1
.names i[166] rof_5__cr.rof_2__c.csa_1.s_o rof_5__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[2] rof_5__cr.rof_2__c.csa_2.N0 $flatten\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[2] rof_5__cr.rof_2__c.csa_2.N0 s_o[37]
10 1
01 1
.names rof_5__cr.rof_2__c.csa_2.N1 $flatten\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[37]
10 1
01 1
.names i[38] i[81] rof_5__cr.rof_3__c.csa_1.N1
11 1
.names i[38] i[81] rof_5__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[124] rof_5__cr.rof_3__c.csa_1.N0 $flatten\rof_5__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[124] rof_5__cr.rof_3__c.csa_1.N0 rof_5__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_3__c.csa_1.N1 $flatten\rof_5__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[4]
10 1
01 1
.names i[167] rof_5__cr.rof_3__c.csa_1.s_o rof_5__cr.rof_3__c.csa_2.N1
11 1
.names i[167] rof_5__cr.rof_3__c.csa_1.s_o rof_5__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[3] rof_5__cr.rof_3__c.csa_2.N0 $flatten\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[3] rof_5__cr.rof_3__c.csa_2.N0 s_o[38]
10 1
01 1
.names rof_5__cr.rof_3__c.csa_2.N1 $flatten\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[38]
10 1
01 1
.names i[39] i[82] rof_5__cr.rof_4__c.csa_1.N1
11 1
.names i[39] i[82] rof_5__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[125] rof_5__cr.rof_4__c.csa_1.N0 $flatten\rof_5__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[125] rof_5__cr.rof_4__c.csa_1.N0 rof_5__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_4__c.csa_1.N1 $flatten\rof_5__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[5]
10 1
01 1
.names i[168] rof_5__cr.rof_4__c.csa_1.s_o rof_5__cr.rof_4__c.csa_2.N1
11 1
.names i[168] rof_5__cr.rof_4__c.csa_1.s_o rof_5__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[4] rof_5__cr.rof_4__c.csa_2.N0 $flatten\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[4] rof_5__cr.rof_4__c.csa_2.N0 s_o[39]
10 1
01 1
.names rof_5__cr.rof_4__c.csa_2.N1 $flatten\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[39]
10 1
01 1
.names i[40] i[83] rof_5__cr.rof_5__c.csa_1.N1
11 1
.names i[40] i[83] rof_5__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[126] rof_5__cr.rof_5__c.csa_1.N0 $flatten\rof_5__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[126] rof_5__cr.rof_5__c.csa_1.N0 rof_5__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_5__c.csa_1.N1 $flatten\rof_5__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[6]
10 1
01 1
.names i[169] rof_5__cr.rof_5__c.csa_1.s_o rof_5__cr.rof_5__c.csa_2.N1
11 1
.names i[169] rof_5__cr.rof_5__c.csa_1.s_o rof_5__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[5] rof_5__cr.rof_5__c.csa_2.N0 $flatten\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[5] rof_5__cr.rof_5__c.csa_2.N0 s_o[40]
10 1
01 1
.names rof_5__cr.rof_5__c.csa_2.N1 $flatten\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[40]
10 1
01 1
.names i[41] i[84] rof_5__cr.rof_6__c.csa_1.N1
11 1
.names i[41] i[84] rof_5__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[127] rof_5__cr.rof_6__c.csa_1.N0 $flatten\rof_5__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[127] rof_5__cr.rof_6__c.csa_1.N0 rof_5__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_6__c.csa_1.N1 $flatten\rof_5__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[7]
10 1
01 1
.names i[170] rof_5__cr.rof_6__c.csa_1.s_o rof_5__cr.rof_6__c.csa_2.N1
11 1
.names i[170] rof_5__cr.rof_6__c.csa_1.s_o rof_5__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[6] rof_5__cr.rof_6__c.csa_2.N0 $flatten\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[6] rof_5__cr.rof_6__c.csa_2.N0 s_o[41]
10 1
01 1
.names rof_5__cr.rof_6__c.csa_2.N1 $flatten\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[41]
10 1
01 1
.names i[42] i[85] rof_5__cr.rof_7__c.csa_1.N1
11 1
.names i[42] i[85] rof_5__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[128] rof_5__cr.rof_7__c.csa_1.N0 $flatten\rof_5__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[128] rof_5__cr.rof_7__c.csa_1.N0 rof_5__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_7__c.csa_1.N1 $flatten\rof_5__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[171] rof_5__cr.rof_7__c.csa_1.s_o rof_5__cr.rof_7__c.csa_2.N1
11 1
.names i[171] rof_5__cr.rof_7__c.csa_1.s_o rof_5__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[7] rof_5__cr.rof_7__c.csa_2.N0 $flatten\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[7] rof_5__cr.rof_7__c.csa_2.N0 s_o[42]
10 1
01 1
.names rof_5__cr.rof_7__c.csa_2.N1 $flatten\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[42]
10 1
01 1
.end

.model bsg_mul_comp42_rep_rep_7_50_322b231b15100800
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] i[28] i[29] i[30] i[31] i[32] i[33] i[34] i[35] i[36] i[37] i[38] i[39] i[40] i[41] i[42] i[43] i[44] i[45] i[46] i[47] i[48] i[49] i[50] i[51] i[52] i[53] i[54] i[55] i[56] i[57] i[58] i[59] i[60] i[61] i[62] i[63] i[64] i[65] i[66] i[67] i[68] i[69] i[70] i[71] i[72] i[73] i[74] i[75] i[76] i[77] i[78] i[79] i[80] i[81] i[82] i[83] i[84] i[85] i[86] i[87] i[88] i[89] i[90] i[91] i[92] i[93] i[94] i[95] i[96] i[97] i[98] i[99] i[100] i[101] i[102] i[103] i[104] i[105] i[106] i[107] i[108] i[109] i[110] i[111] i[112] i[113] i[114] i[115] i[116] i[117] i[118] i[119] i[120] i[121] i[122] i[123] i[124] i[125] i[126] i[127] i[128] i[129] i[130] i[131] i[132] i[133] i[134] i[135] i[136] i[137] i[138] i[139] i[140] i[141] i[142] i[143] i[144] i[145] i[146] i[147] i[148] i[149] i[150] i[151] i[152] i[153] i[154] i[155] i[156] i[157] i[158] i[159] i[160] i[161] i[162] i[163] i[164] i[165] i[166] i[167] i[168] i[169] i[170] i[171] i[172] i[173] i[174] i[175] i[176] i[177] i[178] i[179] i[180] i[181] i[182] i[183] i[184] i[185] i[186] i[187] i[188] i[189] i[190] i[191] i[192] i[193] i[194] i[195] i[196] i[197] i[198] i[199] cr_i
.outputs cl_o c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] c_o[8] c_o[9] c_o[10] c_o[11] c_o[12] c_o[13] c_o[14] c_o[15] c_o[16] c_o[17] c_o[18] c_o[19] c_o[20] c_o[21] c_o[22] c_o[23] c_o[24] c_o[25] c_o[26] c_o[27] c_o[28] c_o[29] c_o[30] c_o[31] c_o[32] c_o[33] c_o[34] c_o[35] c_o[36] c_o[37] c_o[38] c_o[39] c_o[40] c_o[41] c_o[42] c_o[43] c_o[44] c_o[45] c_o[46] c_o[47] c_o[48] c_o[49] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] s_o[16] s_o[17] s_o[18] s_o[19] s_o[20] s_o[21] s_o[22] s_o[23] s_o[24] s_o[25] s_o[26] s_o[27] s_o[28] s_o[29] s_o[30] s_o[31] s_o[32] s_o[33] s_o[34] s_o[35] s_o[36] s_o[37] s_o[38] s_o[39] s_o[40] s_o[41] s_o[42] s_o[43] s_o[44] s_o[45] s_o[46] s_o[47] s_o[48] s_o[49]
.names $false
.names $true
1
.names $undef
.names i[0] i[50] rof_0__cr.rof_0__c.csa_1.N1
11 1
.names i[0] i[50] rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[100] rof_0__cr.rof_0__c.csa_1.N0 $flatten\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[100] rof_0__cr.rof_0__c.csa_1.N0 rof_0__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_0__c.csa_1.N1 $flatten\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[1]
10 1
01 1
.names i[150] rof_0__cr.rof_0__c.csa_1.s_o rof_0__cr.rof_0__c.csa_2.N1
11 1
.names i[150] rof_0__cr.rof_0__c.csa_1.s_o rof_0__cr.rof_0__c.csa_2.N0
10 1
01 1
.names cr_i rof_0__cr.rof_0__c.csa_2.N0 $flatten\rof_0__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names cr_i rof_0__cr.rof_0__c.csa_2.N0 s_o[0]
10 1
01 1
.names rof_0__cr.rof_0__c.csa_2.N1 $flatten\rof_0__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names i[1] i[51] rof_0__cr.rof_1__c.csa_1.N1
11 1
.names i[1] i[51] rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[101] rof_0__cr.rof_1__c.csa_1.N0 $flatten\rof_0__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[101] rof_0__cr.rof_1__c.csa_1.N0 rof_0__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_1__c.csa_1.N1 $flatten\rof_0__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[2]
10 1
01 1
.names i[151] rof_0__cr.rof_1__c.csa_1.s_o rof_0__cr.rof_1__c.csa_2.N1
11 1
.names i[151] rof_0__cr.rof_1__c.csa_1.s_o rof_0__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[1] rof_0__cr.rof_1__c.csa_2.N0 $flatten\rof_0__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[1] rof_0__cr.rof_1__c.csa_2.N0 s_o[1]
10 1
01 1
.names rof_0__cr.rof_1__c.csa_2.N1 $flatten\rof_0__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names i[2] i[52] rof_0__cr.rof_2__c.csa_1.N1
11 1
.names i[2] i[52] rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[102] rof_0__cr.rof_2__c.csa_1.N0 $flatten\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[102] rof_0__cr.rof_2__c.csa_1.N0 rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_2__c.csa_1.N1 $flatten\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[3]
10 1
01 1
.names i[152] rof_0__cr.rof_2__c.csa_1.s_o rof_0__cr.rof_2__c.csa_2.N1
11 1
.names i[152] rof_0__cr.rof_2__c.csa_1.s_o rof_0__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[2] rof_0__cr.rof_2__c.csa_2.N0 $flatten\rof_0__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[2] rof_0__cr.rof_2__c.csa_2.N0 s_o[2]
10 1
01 1
.names rof_0__cr.rof_2__c.csa_2.N1 $flatten\rof_0__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names i[3] i[53] rof_0__cr.rof_3__c.csa_1.N1
11 1
.names i[3] i[53] rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[103] rof_0__cr.rof_3__c.csa_1.N0 $flatten\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[103] rof_0__cr.rof_3__c.csa_1.N0 rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_3__c.csa_1.N1 $flatten\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[4]
10 1
01 1
.names i[153] rof_0__cr.rof_3__c.csa_1.s_o rof_0__cr.rof_3__c.csa_2.N1
11 1
.names i[153] rof_0__cr.rof_3__c.csa_1.s_o rof_0__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[3] rof_0__cr.rof_3__c.csa_2.N0 $flatten\rof_0__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[3] rof_0__cr.rof_3__c.csa_2.N0 s_o[3]
10 1
01 1
.names rof_0__cr.rof_3__c.csa_2.N1 $flatten\rof_0__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names i[4] i[54] rof_0__cr.rof_4__c.csa_1.N1
11 1
.names i[4] i[54] rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[104] rof_0__cr.rof_4__c.csa_1.N0 $flatten\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[104] rof_0__cr.rof_4__c.csa_1.N0 rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_4__c.csa_1.N1 $flatten\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[5]
10 1
01 1
.names i[154] rof_0__cr.rof_4__c.csa_1.s_o rof_0__cr.rof_4__c.csa_2.N1
11 1
.names i[154] rof_0__cr.rof_4__c.csa_1.s_o rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[4] rof_0__cr.rof_4__c.csa_2.N0 $flatten\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[4] rof_0__cr.rof_4__c.csa_2.N0 s_o[4]
10 1
01 1
.names rof_0__cr.rof_4__c.csa_2.N1 $flatten\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names i[5] i[55] rof_0__cr.rof_5__c.csa_1.N1
11 1
.names i[5] i[55] rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[105] rof_0__cr.rof_5__c.csa_1.N0 $flatten\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[105] rof_0__cr.rof_5__c.csa_1.N0 rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_5__c.csa_1.N1 $flatten\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[6]
10 1
01 1
.names i[155] rof_0__cr.rof_5__c.csa_1.s_o rof_0__cr.rof_5__c.csa_2.N1
11 1
.names i[155] rof_0__cr.rof_5__c.csa_1.s_o rof_0__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[5] rof_0__cr.rof_5__c.csa_2.N0 $flatten\rof_0__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[5] rof_0__cr.rof_5__c.csa_2.N0 s_o[5]
10 1
01 1
.names rof_0__cr.rof_5__c.csa_2.N1 $flatten\rof_0__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names i[6] i[56] rof_0__cr.rof_6__c.csa_1.N1
11 1
.names i[6] i[56] rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[106] rof_0__cr.rof_6__c.csa_1.N0 $flatten\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[106] rof_0__cr.rof_6__c.csa_1.N0 rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_6__c.csa_1.N1 $flatten\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.ci_local[7]
10 1
01 1
.names i[156] rof_0__cr.rof_6__c.csa_1.s_o rof_0__cr.rof_6__c.csa_2.N1
11 1
.names i[156] rof_0__cr.rof_6__c.csa_1.s_o rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[6] rof_0__cr.rof_6__c.csa_2.N0 $flatten\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[6] rof_0__cr.rof_6__c.csa_2.N0 s_o[6]
10 1
01 1
.names rof_0__cr.rof_6__c.csa_2.N1 $flatten\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names i[7] i[57] rof_0__cr.rof_7__c.csa_1.N1
11 1
.names i[7] i[57] rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[107] rof_0__cr.rof_7__c.csa_1.N0 $flatten\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[107] rof_0__cr.rof_7__c.csa_1.N0 rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_0__cr.rof_7__c.csa_1.N1 $flatten\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_0__cr.cl_o
10 1
01 1
.names i[157] rof_0__cr.rof_7__c.csa_1.s_o rof_0__cr.rof_7__c.csa_2.N1
11 1
.names i[157] rof_0__cr.rof_7__c.csa_1.s_o rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_0__cr.ci_local[7] rof_0__cr.rof_7__c.csa_2.N0 $flatten\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.ci_local[7] rof_0__cr.rof_7__c.csa_2.N0 s_o[7]
10 1
01 1
.names rof_0__cr.rof_7__c.csa_2.N1 $flatten\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.names i[8] i[58] rof_1__cr.rof_0__c.csa_1.N1
11 1
.names i[8] i[58] rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[108] rof_1__cr.rof_0__c.csa_1.N0 $flatten\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[108] rof_1__cr.rof_0__c.csa_1.N0 rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_0__c.csa_1.N1 $flatten\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[1]
10 1
01 1
.names i[158] rof_1__cr.rof_0__c.csa_1.s_o rof_1__cr.rof_0__c.csa_2.N1
11 1
.names i[158] rof_1__cr.rof_0__c.csa_1.s_o rof_1__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_0__cr.cl_o rof_1__cr.rof_0__c.csa_2.N0 $flatten\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_0__cr.cl_o rof_1__cr.rof_0__c.csa_2.N0 s_o[8]
10 1
01 1
.names rof_1__cr.rof_0__c.csa_2.N1 $flatten\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[8]
10 1
01 1
.names i[9] i[59] rof_1__cr.rof_1__c.csa_1.N1
11 1
.names i[9] i[59] rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[109] rof_1__cr.rof_1__c.csa_1.N0 $flatten\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[109] rof_1__cr.rof_1__c.csa_1.N0 rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_1__c.csa_1.N1 $flatten\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[2]
10 1
01 1
.names i[159] rof_1__cr.rof_1__c.csa_1.s_o rof_1__cr.rof_1__c.csa_2.N1
11 1
.names i[159] rof_1__cr.rof_1__c.csa_1.s_o rof_1__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[1] rof_1__cr.rof_1__c.csa_2.N0 $flatten\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[1] rof_1__cr.rof_1__c.csa_2.N0 s_o[9]
10 1
01 1
.names rof_1__cr.rof_1__c.csa_2.N1 $flatten\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[9]
10 1
01 1
.names i[10] i[60] rof_1__cr.rof_2__c.csa_1.N1
11 1
.names i[10] i[60] rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[110] rof_1__cr.rof_2__c.csa_1.N0 $flatten\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[110] rof_1__cr.rof_2__c.csa_1.N0 rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_2__c.csa_1.N1 $flatten\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[3]
10 1
01 1
.names i[160] rof_1__cr.rof_2__c.csa_1.s_o rof_1__cr.rof_2__c.csa_2.N1
11 1
.names i[160] rof_1__cr.rof_2__c.csa_1.s_o rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[2] rof_1__cr.rof_2__c.csa_2.N0 $flatten\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[2] rof_1__cr.rof_2__c.csa_2.N0 s_o[10]
10 1
01 1
.names rof_1__cr.rof_2__c.csa_2.N1 $flatten\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[10]
10 1
01 1
.names i[11] i[61] rof_1__cr.rof_3__c.csa_1.N1
11 1
.names i[11] i[61] rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[111] rof_1__cr.rof_3__c.csa_1.N0 $flatten\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[111] rof_1__cr.rof_3__c.csa_1.N0 rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_3__c.csa_1.N1 $flatten\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[4]
10 1
01 1
.names i[161] rof_1__cr.rof_3__c.csa_1.s_o rof_1__cr.rof_3__c.csa_2.N1
11 1
.names i[161] rof_1__cr.rof_3__c.csa_1.s_o rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[3] rof_1__cr.rof_3__c.csa_2.N0 $flatten\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[3] rof_1__cr.rof_3__c.csa_2.N0 s_o[11]
10 1
01 1
.names rof_1__cr.rof_3__c.csa_2.N1 $flatten\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[11]
10 1
01 1
.names i[12] i[62] rof_1__cr.rof_4__c.csa_1.N1
11 1
.names i[12] i[62] rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[112] rof_1__cr.rof_4__c.csa_1.N0 $flatten\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[112] rof_1__cr.rof_4__c.csa_1.N0 rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_4__c.csa_1.N1 $flatten\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[5]
10 1
01 1
.names i[162] rof_1__cr.rof_4__c.csa_1.s_o rof_1__cr.rof_4__c.csa_2.N1
11 1
.names i[162] rof_1__cr.rof_4__c.csa_1.s_o rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[4] rof_1__cr.rof_4__c.csa_2.N0 $flatten\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[4] rof_1__cr.rof_4__c.csa_2.N0 s_o[12]
10 1
01 1
.names rof_1__cr.rof_4__c.csa_2.N1 $flatten\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[12]
10 1
01 1
.names i[13] i[63] rof_1__cr.rof_5__c.csa_1.N1
11 1
.names i[13] i[63] rof_1__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[113] rof_1__cr.rof_5__c.csa_1.N0 $flatten\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[113] rof_1__cr.rof_5__c.csa_1.N0 rof_1__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_5__c.csa_1.N1 $flatten\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[6]
10 1
01 1
.names i[163] rof_1__cr.rof_5__c.csa_1.s_o rof_1__cr.rof_5__c.csa_2.N1
11 1
.names i[163] rof_1__cr.rof_5__c.csa_1.s_o rof_1__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[5] rof_1__cr.rof_5__c.csa_2.N0 $flatten\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[5] rof_1__cr.rof_5__c.csa_2.N0 s_o[13]
10 1
01 1
.names rof_1__cr.rof_5__c.csa_2.N1 $flatten\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[13]
10 1
01 1
.names i[14] i[64] rof_1__cr.rof_6__c.csa_1.N1
11 1
.names i[14] i[64] rof_1__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[114] rof_1__cr.rof_6__c.csa_1.N0 $flatten\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[114] rof_1__cr.rof_6__c.csa_1.N0 rof_1__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_6__c.csa_1.N1 $flatten\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.ci_local[7]
10 1
01 1
.names i[164] rof_1__cr.rof_6__c.csa_1.s_o rof_1__cr.rof_6__c.csa_2.N1
11 1
.names i[164] rof_1__cr.rof_6__c.csa_1.s_o rof_1__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[6] rof_1__cr.rof_6__c.csa_2.N0 $flatten\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[6] rof_1__cr.rof_6__c.csa_2.N0 s_o[14]
10 1
01 1
.names rof_1__cr.rof_6__c.csa_2.N1 $flatten\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[14]
10 1
01 1
.names i[15] i[65] rof_1__cr.rof_7__c.csa_1.N1
11 1
.names i[15] i[65] rof_1__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[115] rof_1__cr.rof_7__c.csa_1.N0 $flatten\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[115] rof_1__cr.rof_7__c.csa_1.N0 rof_1__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_1__cr.rof_7__c.csa_1.N1 $flatten\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_1__cr.cl_o
10 1
01 1
.names i[165] rof_1__cr.rof_7__c.csa_1.s_o rof_1__cr.rof_7__c.csa_2.N1
11 1
.names i[165] rof_1__cr.rof_7__c.csa_1.s_o rof_1__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_1__cr.ci_local[7] rof_1__cr.rof_7__c.csa_2.N0 $flatten\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.ci_local[7] rof_1__cr.rof_7__c.csa_2.N0 s_o[15]
10 1
01 1
.names rof_1__cr.rof_7__c.csa_2.N1 $flatten\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[15]
10 1
01 1
.names i[16] i[66] rof_2__cr.rof_0__c.csa_1.N1
11 1
.names i[16] i[66] rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[116] rof_2__cr.rof_0__c.csa_1.N0 $flatten\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[116] rof_2__cr.rof_0__c.csa_1.N0 rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_0__c.csa_1.N1 $flatten\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[1]
10 1
01 1
.names i[166] rof_2__cr.rof_0__c.csa_1.s_o rof_2__cr.rof_0__c.csa_2.N1
11 1
.names i[166] rof_2__cr.rof_0__c.csa_1.s_o rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_1__cr.cl_o rof_2__cr.rof_0__c.csa_2.N0 $flatten\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_1__cr.cl_o rof_2__cr.rof_0__c.csa_2.N0 s_o[16]
10 1
01 1
.names rof_2__cr.rof_0__c.csa_2.N1 $flatten\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[16]
10 1
01 1
.names i[17] i[67] rof_2__cr.rof_1__c.csa_1.N1
11 1
.names i[17] i[67] rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[117] rof_2__cr.rof_1__c.csa_1.N0 $flatten\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[117] rof_2__cr.rof_1__c.csa_1.N0 rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_1__c.csa_1.N1 $flatten\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[2]
10 1
01 1
.names i[167] rof_2__cr.rof_1__c.csa_1.s_o rof_2__cr.rof_1__c.csa_2.N1
11 1
.names i[167] rof_2__cr.rof_1__c.csa_1.s_o rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[1] rof_2__cr.rof_1__c.csa_2.N0 $flatten\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[1] rof_2__cr.rof_1__c.csa_2.N0 s_o[17]
10 1
01 1
.names rof_2__cr.rof_1__c.csa_2.N1 $flatten\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[17]
10 1
01 1
.names i[18] i[68] rof_2__cr.rof_2__c.csa_1.N1
11 1
.names i[18] i[68] rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[118] rof_2__cr.rof_2__c.csa_1.N0 $flatten\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[118] rof_2__cr.rof_2__c.csa_1.N0 rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_2__c.csa_1.N1 $flatten\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[3]
10 1
01 1
.names i[168] rof_2__cr.rof_2__c.csa_1.s_o rof_2__cr.rof_2__c.csa_2.N1
11 1
.names i[168] rof_2__cr.rof_2__c.csa_1.s_o rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[2] rof_2__cr.rof_2__c.csa_2.N0 $flatten\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[2] rof_2__cr.rof_2__c.csa_2.N0 s_o[18]
10 1
01 1
.names rof_2__cr.rof_2__c.csa_2.N1 $flatten\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[18]
10 1
01 1
.names i[19] i[69] rof_2__cr.rof_3__c.csa_1.N1
11 1
.names i[19] i[69] rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[119] rof_2__cr.rof_3__c.csa_1.N0 $flatten\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[119] rof_2__cr.rof_3__c.csa_1.N0 rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_3__c.csa_1.N1 $flatten\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.ci_local[4]
10 1
01 1
.names i[169] rof_2__cr.rof_3__c.csa_1.s_o rof_2__cr.rof_3__c.csa_2.N1
11 1
.names i[169] rof_2__cr.rof_3__c.csa_1.s_o rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[3] rof_2__cr.rof_3__c.csa_2.N0 $flatten\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[3] rof_2__cr.rof_3__c.csa_2.N0 s_o[19]
10 1
01 1
.names rof_2__cr.rof_3__c.csa_2.N1 $flatten\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[19]
10 1
01 1
.names i[20] i[70] rof_2__cr.rof_4__c.csa_1.N1
11 1
.names i[20] i[70] rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[120] rof_2__cr.rof_4__c.csa_1.N0 $flatten\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[120] rof_2__cr.rof_4__c.csa_1.N0 rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_2__cr.rof_4__c.csa_1.N1 $flatten\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_2__cr.cl_o
10 1
01 1
.names i[170] rof_2__cr.rof_4__c.csa_1.s_o rof_2__cr.rof_4__c.csa_2.N1
11 1
.names i[170] rof_2__cr.rof_4__c.csa_1.s_o rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_2__cr.ci_local[4] rof_2__cr.rof_4__c.csa_2.N0 $flatten\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.ci_local[4] rof_2__cr.rof_4__c.csa_2.N0 s_o[20]
10 1
01 1
.names rof_2__cr.rof_4__c.csa_2.N1 $flatten\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[20]
10 1
01 1
.names i[21] i[71] rof_3__cr.rof_0__c.csa_1.N1
11 1
.names i[21] i[71] rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[121] rof_3__cr.rof_0__c.csa_1.N0 $flatten\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[121] rof_3__cr.rof_0__c.csa_1.N0 rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_0__c.csa_1.N1 $flatten\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[1]
10 1
01 1
.names i[171] rof_3__cr.rof_0__c.csa_1.s_o rof_3__cr.rof_0__c.csa_2.N1
11 1
.names i[171] rof_3__cr.rof_0__c.csa_1.s_o rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_2__cr.cl_o rof_3__cr.rof_0__c.csa_2.N0 $flatten\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_2__cr.cl_o rof_3__cr.rof_0__c.csa_2.N0 s_o[21]
10 1
01 1
.names rof_3__cr.rof_0__c.csa_2.N1 $flatten\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[21]
10 1
01 1
.names i[22] i[72] rof_3__cr.rof_1__c.csa_1.N1
11 1
.names i[22] i[72] rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[122] rof_3__cr.rof_1__c.csa_1.N0 $flatten\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[122] rof_3__cr.rof_1__c.csa_1.N0 rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_1__c.csa_1.N1 $flatten\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[2]
10 1
01 1
.names i[172] rof_3__cr.rof_1__c.csa_1.s_o rof_3__cr.rof_1__c.csa_2.N1
11 1
.names i[172] rof_3__cr.rof_1__c.csa_1.s_o rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[1] rof_3__cr.rof_1__c.csa_2.N0 $flatten\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[1] rof_3__cr.rof_1__c.csa_2.N0 s_o[22]
10 1
01 1
.names rof_3__cr.rof_1__c.csa_2.N1 $flatten\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[22]
10 1
01 1
.names i[23] i[73] rof_3__cr.rof_2__c.csa_1.N1
11 1
.names i[23] i[73] rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[123] rof_3__cr.rof_2__c.csa_1.N0 $flatten\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[123] rof_3__cr.rof_2__c.csa_1.N0 rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_2__c.csa_1.N1 $flatten\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[3]
10 1
01 1
.names i[173] rof_3__cr.rof_2__c.csa_1.s_o rof_3__cr.rof_2__c.csa_2.N1
11 1
.names i[173] rof_3__cr.rof_2__c.csa_1.s_o rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[2] rof_3__cr.rof_2__c.csa_2.N0 $flatten\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[2] rof_3__cr.rof_2__c.csa_2.N0 s_o[23]
10 1
01 1
.names rof_3__cr.rof_2__c.csa_2.N1 $flatten\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[23]
10 1
01 1
.names i[24] i[74] rof_3__cr.rof_3__c.csa_1.N1
11 1
.names i[24] i[74] rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[124] rof_3__cr.rof_3__c.csa_1.N0 $flatten\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[124] rof_3__cr.rof_3__c.csa_1.N0 rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_3__c.csa_1.N1 $flatten\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[4]
10 1
01 1
.names i[174] rof_3__cr.rof_3__c.csa_1.s_o rof_3__cr.rof_3__c.csa_2.N1
11 1
.names i[174] rof_3__cr.rof_3__c.csa_1.s_o rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[3] rof_3__cr.rof_3__c.csa_2.N0 $flatten\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[3] rof_3__cr.rof_3__c.csa_2.N0 s_o[24]
10 1
01 1
.names rof_3__cr.rof_3__c.csa_2.N1 $flatten\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[24]
10 1
01 1
.names i[25] i[75] rof_3__cr.rof_4__c.csa_1.N1
11 1
.names i[25] i[75] rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[125] rof_3__cr.rof_4__c.csa_1.N0 $flatten\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[125] rof_3__cr.rof_4__c.csa_1.N0 rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_4__c.csa_1.N1 $flatten\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.ci_local[5]
10 1
01 1
.names i[175] rof_3__cr.rof_4__c.csa_1.s_o rof_3__cr.rof_4__c.csa_2.N1
11 1
.names i[175] rof_3__cr.rof_4__c.csa_1.s_o rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[4] rof_3__cr.rof_4__c.csa_2.N0 $flatten\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[4] rof_3__cr.rof_4__c.csa_2.N0 s_o[25]
10 1
01 1
.names rof_3__cr.rof_4__c.csa_2.N1 $flatten\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[25]
10 1
01 1
.names i[26] i[76] rof_3__cr.rof_5__c.csa_1.N1
11 1
.names i[26] i[76] rof_3__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[126] rof_3__cr.rof_5__c.csa_1.N0 $flatten\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[126] rof_3__cr.rof_5__c.csa_1.N0 rof_3__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_3__cr.rof_5__c.csa_1.N1 $flatten\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_3__cr.cl_o
10 1
01 1
.names i[176] rof_3__cr.rof_5__c.csa_1.s_o rof_3__cr.rof_5__c.csa_2.N1
11 1
.names i[176] rof_3__cr.rof_5__c.csa_1.s_o rof_3__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_3__cr.ci_local[5] rof_3__cr.rof_5__c.csa_2.N0 $flatten\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.ci_local[5] rof_3__cr.rof_5__c.csa_2.N0 s_o[26]
10 1
01 1
.names rof_3__cr.rof_5__c.csa_2.N1 $flatten\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[26]
10 1
01 1
.names i[27] i[77] rof_4__cr.rof_0__c.csa_1.N1
11 1
.names i[27] i[77] rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[127] rof_4__cr.rof_0__c.csa_1.N0 $flatten\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[127] rof_4__cr.rof_0__c.csa_1.N0 rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_0__c.csa_1.N1 $flatten\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[1]
10 1
01 1
.names i[177] rof_4__cr.rof_0__c.csa_1.s_o rof_4__cr.rof_0__c.csa_2.N1
11 1
.names i[177] rof_4__cr.rof_0__c.csa_1.s_o rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_3__cr.cl_o rof_4__cr.rof_0__c.csa_2.N0 $flatten\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_3__cr.cl_o rof_4__cr.rof_0__c.csa_2.N0 s_o[27]
10 1
01 1
.names rof_4__cr.rof_0__c.csa_2.N1 $flatten\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[27]
10 1
01 1
.names i[28] i[78] rof_4__cr.rof_1__c.csa_1.N1
11 1
.names i[28] i[78] rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[128] rof_4__cr.rof_1__c.csa_1.N0 $flatten\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[128] rof_4__cr.rof_1__c.csa_1.N0 rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_1__c.csa_1.N1 $flatten\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[2]
10 1
01 1
.names i[178] rof_4__cr.rof_1__c.csa_1.s_o rof_4__cr.rof_1__c.csa_2.N1
11 1
.names i[178] rof_4__cr.rof_1__c.csa_1.s_o rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[1] rof_4__cr.rof_1__c.csa_2.N0 $flatten\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[1] rof_4__cr.rof_1__c.csa_2.N0 s_o[28]
10 1
01 1
.names rof_4__cr.rof_1__c.csa_2.N1 $flatten\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[28]
10 1
01 1
.names i[29] i[79] rof_4__cr.rof_2__c.csa_1.N1
11 1
.names i[29] i[79] rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[129] rof_4__cr.rof_2__c.csa_1.N0 $flatten\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[129] rof_4__cr.rof_2__c.csa_1.N0 rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_2__c.csa_1.N1 $flatten\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[3]
10 1
01 1
.names i[179] rof_4__cr.rof_2__c.csa_1.s_o rof_4__cr.rof_2__c.csa_2.N1
11 1
.names i[179] rof_4__cr.rof_2__c.csa_1.s_o rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[2] rof_4__cr.rof_2__c.csa_2.N0 $flatten\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[2] rof_4__cr.rof_2__c.csa_2.N0 s_o[29]
10 1
01 1
.names rof_4__cr.rof_2__c.csa_2.N1 $flatten\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[29]
10 1
01 1
.names i[30] i[80] rof_4__cr.rof_3__c.csa_1.N1
11 1
.names i[30] i[80] rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[130] rof_4__cr.rof_3__c.csa_1.N0 $flatten\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[130] rof_4__cr.rof_3__c.csa_1.N0 rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_3__c.csa_1.N1 $flatten\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[4]
10 1
01 1
.names i[180] rof_4__cr.rof_3__c.csa_1.s_o rof_4__cr.rof_3__c.csa_2.N1
11 1
.names i[180] rof_4__cr.rof_3__c.csa_1.s_o rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[3] rof_4__cr.rof_3__c.csa_2.N0 $flatten\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[3] rof_4__cr.rof_3__c.csa_2.N0 s_o[30]
10 1
01 1
.names rof_4__cr.rof_3__c.csa_2.N1 $flatten\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[30]
10 1
01 1
.names i[31] i[81] rof_4__cr.rof_4__c.csa_1.N1
11 1
.names i[31] i[81] rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[131] rof_4__cr.rof_4__c.csa_1.N0 $flatten\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[131] rof_4__cr.rof_4__c.csa_1.N0 rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_4__c.csa_1.N1 $flatten\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[5]
10 1
01 1
.names i[181] rof_4__cr.rof_4__c.csa_1.s_o rof_4__cr.rof_4__c.csa_2.N1
11 1
.names i[181] rof_4__cr.rof_4__c.csa_1.s_o rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[4] rof_4__cr.rof_4__c.csa_2.N0 $flatten\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[4] rof_4__cr.rof_4__c.csa_2.N0 s_o[31]
10 1
01 1
.names rof_4__cr.rof_4__c.csa_2.N1 $flatten\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[31]
10 1
01 1
.names i[32] i[82] rof_4__cr.rof_5__c.csa_1.N1
11 1
.names i[32] i[82] rof_4__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[132] rof_4__cr.rof_5__c.csa_1.N0 $flatten\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[132] rof_4__cr.rof_5__c.csa_1.N0 rof_4__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_5__c.csa_1.N1 $flatten\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[6]
10 1
01 1
.names i[182] rof_4__cr.rof_5__c.csa_1.s_o rof_4__cr.rof_5__c.csa_2.N1
11 1
.names i[182] rof_4__cr.rof_5__c.csa_1.s_o rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[5] rof_4__cr.rof_5__c.csa_2.N0 $flatten\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[5] rof_4__cr.rof_5__c.csa_2.N0 s_o[32]
10 1
01 1
.names rof_4__cr.rof_5__c.csa_2.N1 $flatten\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[32]
10 1
01 1
.names i[33] i[83] rof_4__cr.rof_6__c.csa_1.N1
11 1
.names i[33] i[83] rof_4__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[133] rof_4__cr.rof_6__c.csa_1.N0 $flatten\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[133] rof_4__cr.rof_6__c.csa_1.N0 rof_4__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_6__c.csa_1.N1 $flatten\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.ci_local[7]
10 1
01 1
.names i[183] rof_4__cr.rof_6__c.csa_1.s_o rof_4__cr.rof_6__c.csa_2.N1
11 1
.names i[183] rof_4__cr.rof_6__c.csa_1.s_o rof_4__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[6] rof_4__cr.rof_6__c.csa_2.N0 $flatten\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[6] rof_4__cr.rof_6__c.csa_2.N0 s_o[33]
10 1
01 1
.names rof_4__cr.rof_6__c.csa_2.N1 $flatten\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[33]
10 1
01 1
.names i[34] i[84] rof_4__cr.rof_7__c.csa_1.N1
11 1
.names i[34] i[84] rof_4__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[134] rof_4__cr.rof_7__c.csa_1.N0 $flatten\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[134] rof_4__cr.rof_7__c.csa_1.N0 rof_4__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_4__cr.rof_7__c.csa_1.N1 $flatten\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_4__cr.cl_o
10 1
01 1
.names i[184] rof_4__cr.rof_7__c.csa_1.s_o rof_4__cr.rof_7__c.csa_2.N1
11 1
.names i[184] rof_4__cr.rof_7__c.csa_1.s_o rof_4__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_4__cr.ci_local[7] rof_4__cr.rof_7__c.csa_2.N0 $flatten\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.ci_local[7] rof_4__cr.rof_7__c.csa_2.N0 s_o[34]
10 1
01 1
.names rof_4__cr.rof_7__c.csa_2.N1 $flatten\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[34]
10 1
01 1
.names i[35] i[85] rof_5__cr.rof_0__c.csa_1.N1
11 1
.names i[35] i[85] rof_5__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[135] rof_5__cr.rof_0__c.csa_1.N0 $flatten\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[135] rof_5__cr.rof_0__c.csa_1.N0 rof_5__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_0__c.csa_1.N1 $flatten\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[1]
10 1
01 1
.names i[185] rof_5__cr.rof_0__c.csa_1.s_o rof_5__cr.rof_0__c.csa_2.N1
11 1
.names i[185] rof_5__cr.rof_0__c.csa_1.s_o rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_4__cr.cl_o rof_5__cr.rof_0__c.csa_2.N0 $flatten\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_4__cr.cl_o rof_5__cr.rof_0__c.csa_2.N0 s_o[35]
10 1
01 1
.names rof_5__cr.rof_0__c.csa_2.N1 $flatten\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[35]
10 1
01 1
.names i[36] i[86] rof_5__cr.rof_1__c.csa_1.N1
11 1
.names i[36] i[86] rof_5__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[136] rof_5__cr.rof_1__c.csa_1.N0 $flatten\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[136] rof_5__cr.rof_1__c.csa_1.N0 rof_5__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_1__c.csa_1.N1 $flatten\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[2]
10 1
01 1
.names i[186] rof_5__cr.rof_1__c.csa_1.s_o rof_5__cr.rof_1__c.csa_2.N1
11 1
.names i[186] rof_5__cr.rof_1__c.csa_1.s_o rof_5__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[1] rof_5__cr.rof_1__c.csa_2.N0 $flatten\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[1] rof_5__cr.rof_1__c.csa_2.N0 s_o[36]
10 1
01 1
.names rof_5__cr.rof_1__c.csa_2.N1 $flatten\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[36]
10 1
01 1
.names i[37] i[87] rof_5__cr.rof_2__c.csa_1.N1
11 1
.names i[37] i[87] rof_5__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[137] rof_5__cr.rof_2__c.csa_1.N0 $flatten\rof_5__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[137] rof_5__cr.rof_2__c.csa_1.N0 rof_5__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_2__c.csa_1.N1 $flatten\rof_5__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[3]
10 1
01 1
.names i[187] rof_5__cr.rof_2__c.csa_1.s_o rof_5__cr.rof_2__c.csa_2.N1
11 1
.names i[187] rof_5__cr.rof_2__c.csa_1.s_o rof_5__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[2] rof_5__cr.rof_2__c.csa_2.N0 $flatten\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[2] rof_5__cr.rof_2__c.csa_2.N0 s_o[37]
10 1
01 1
.names rof_5__cr.rof_2__c.csa_2.N1 $flatten\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[37]
10 1
01 1
.names i[38] i[88] rof_5__cr.rof_3__c.csa_1.N1
11 1
.names i[38] i[88] rof_5__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[138] rof_5__cr.rof_3__c.csa_1.N0 $flatten\rof_5__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[138] rof_5__cr.rof_3__c.csa_1.N0 rof_5__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_3__c.csa_1.N1 $flatten\rof_5__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[4]
10 1
01 1
.names i[188] rof_5__cr.rof_3__c.csa_1.s_o rof_5__cr.rof_3__c.csa_2.N1
11 1
.names i[188] rof_5__cr.rof_3__c.csa_1.s_o rof_5__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[3] rof_5__cr.rof_3__c.csa_2.N0 $flatten\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[3] rof_5__cr.rof_3__c.csa_2.N0 s_o[38]
10 1
01 1
.names rof_5__cr.rof_3__c.csa_2.N1 $flatten\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[38]
10 1
01 1
.names i[39] i[89] rof_5__cr.rof_4__c.csa_1.N1
11 1
.names i[39] i[89] rof_5__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[139] rof_5__cr.rof_4__c.csa_1.N0 $flatten\rof_5__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[139] rof_5__cr.rof_4__c.csa_1.N0 rof_5__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_4__c.csa_1.N1 $flatten\rof_5__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[5]
10 1
01 1
.names i[189] rof_5__cr.rof_4__c.csa_1.s_o rof_5__cr.rof_4__c.csa_2.N1
11 1
.names i[189] rof_5__cr.rof_4__c.csa_1.s_o rof_5__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[4] rof_5__cr.rof_4__c.csa_2.N0 $flatten\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[4] rof_5__cr.rof_4__c.csa_2.N0 s_o[39]
10 1
01 1
.names rof_5__cr.rof_4__c.csa_2.N1 $flatten\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[39]
10 1
01 1
.names i[40] i[90] rof_5__cr.rof_5__c.csa_1.N1
11 1
.names i[40] i[90] rof_5__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[140] rof_5__cr.rof_5__c.csa_1.N0 $flatten\rof_5__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[140] rof_5__cr.rof_5__c.csa_1.N0 rof_5__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_5__c.csa_1.N1 $flatten\rof_5__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[6]
10 1
01 1
.names i[190] rof_5__cr.rof_5__c.csa_1.s_o rof_5__cr.rof_5__c.csa_2.N1
11 1
.names i[190] rof_5__cr.rof_5__c.csa_1.s_o rof_5__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[5] rof_5__cr.rof_5__c.csa_2.N0 $flatten\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[5] rof_5__cr.rof_5__c.csa_2.N0 s_o[40]
10 1
01 1
.names rof_5__cr.rof_5__c.csa_2.N1 $flatten\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[40]
10 1
01 1
.names i[41] i[91] rof_5__cr.rof_6__c.csa_1.N1
11 1
.names i[41] i[91] rof_5__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[141] rof_5__cr.rof_6__c.csa_1.N0 $flatten\rof_5__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[141] rof_5__cr.rof_6__c.csa_1.N0 rof_5__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_6__c.csa_1.N1 $flatten\rof_5__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.ci_local[7]
10 1
01 1
.names i[191] rof_5__cr.rof_6__c.csa_1.s_o rof_5__cr.rof_6__c.csa_2.N1
11 1
.names i[191] rof_5__cr.rof_6__c.csa_1.s_o rof_5__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[6] rof_5__cr.rof_6__c.csa_2.N0 $flatten\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[6] rof_5__cr.rof_6__c.csa_2.N0 s_o[41]
10 1
01 1
.names rof_5__cr.rof_6__c.csa_2.N1 $flatten\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[41]
10 1
01 1
.names i[42] i[92] rof_5__cr.rof_7__c.csa_1.N1
11 1
.names i[42] i[92] rof_5__cr.rof_7__c.csa_1.N0
10 1
01 1
.names i[142] rof_5__cr.rof_7__c.csa_1.N0 $flatten\rof_5__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[142] rof_5__cr.rof_7__c.csa_1.N0 rof_5__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names rof_5__cr.rof_7__c.csa_1.N1 $flatten\rof_5__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_5__cr.cl_o
10 1
01 1
.names i[192] rof_5__cr.rof_7__c.csa_1.s_o rof_5__cr.rof_7__c.csa_2.N1
11 1
.names i[192] rof_5__cr.rof_7__c.csa_1.s_o rof_5__cr.rof_7__c.csa_2.N0
10 1
01 1
.names rof_5__cr.ci_local[7] rof_5__cr.rof_7__c.csa_2.N0 $flatten\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.ci_local[7] rof_5__cr.rof_7__c.csa_2.N0 s_o[42]
10 1
01 1
.names rof_5__cr.rof_7__c.csa_2.N1 $flatten\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[42]
10 1
01 1
.names i[43] i[93] rof_6__cr.rof_0__c.csa_1.N1
11 1
.names i[43] i[93] rof_6__cr.rof_0__c.csa_1.N0
10 1
01 1
.names i[143] rof_6__cr.rof_0__c.csa_1.N0 $flatten\rof_6__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[143] rof_6__cr.rof_0__c.csa_1.N0 rof_6__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names rof_6__cr.rof_0__c.csa_1.N1 $flatten\rof_6__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__cr.ci_local[1]
10 1
01 1
.names i[193] rof_6__cr.rof_0__c.csa_1.s_o rof_6__cr.rof_0__c.csa_2.N1
11 1
.names i[193] rof_6__cr.rof_0__c.csa_1.s_o rof_6__cr.rof_0__c.csa_2.N0
10 1
01 1
.names rof_5__cr.cl_o rof_6__cr.rof_0__c.csa_2.N0 $flatten\rof_6__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_5__cr.cl_o rof_6__cr.rof_0__c.csa_2.N0 s_o[43]
10 1
01 1
.names rof_6__cr.rof_0__c.csa_2.N1 $flatten\rof_6__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[43]
10 1
01 1
.names i[44] i[94] rof_6__cr.rof_1__c.csa_1.N1
11 1
.names i[44] i[94] rof_6__cr.rof_1__c.csa_1.N0
10 1
01 1
.names i[144] rof_6__cr.rof_1__c.csa_1.N0 $flatten\rof_6__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[144] rof_6__cr.rof_1__c.csa_1.N0 rof_6__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names rof_6__cr.rof_1__c.csa_1.N1 $flatten\rof_6__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__cr.ci_local[2]
10 1
01 1
.names i[194] rof_6__cr.rof_1__c.csa_1.s_o rof_6__cr.rof_1__c.csa_2.N1
11 1
.names i[194] rof_6__cr.rof_1__c.csa_1.s_o rof_6__cr.rof_1__c.csa_2.N0
10 1
01 1
.names rof_6__cr.ci_local[1] rof_6__cr.rof_1__c.csa_2.N0 $flatten\rof_6__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__cr.ci_local[1] rof_6__cr.rof_1__c.csa_2.N0 s_o[44]
10 1
01 1
.names rof_6__cr.rof_1__c.csa_2.N1 $flatten\rof_6__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[44]
10 1
01 1
.names i[45] i[95] rof_6__cr.rof_2__c.csa_1.N1
11 1
.names i[45] i[95] rof_6__cr.rof_2__c.csa_1.N0
10 1
01 1
.names i[145] rof_6__cr.rof_2__c.csa_1.N0 $flatten\rof_6__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[145] rof_6__cr.rof_2__c.csa_1.N0 rof_6__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names rof_6__cr.rof_2__c.csa_1.N1 $flatten\rof_6__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__cr.ci_local[3]
10 1
01 1
.names i[195] rof_6__cr.rof_2__c.csa_1.s_o rof_6__cr.rof_2__c.csa_2.N1
11 1
.names i[195] rof_6__cr.rof_2__c.csa_1.s_o rof_6__cr.rof_2__c.csa_2.N0
10 1
01 1
.names rof_6__cr.ci_local[2] rof_6__cr.rof_2__c.csa_2.N0 $flatten\rof_6__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__cr.ci_local[2] rof_6__cr.rof_2__c.csa_2.N0 s_o[45]
10 1
01 1
.names rof_6__cr.rof_2__c.csa_2.N1 $flatten\rof_6__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[45]
10 1
01 1
.names i[46] i[96] rof_6__cr.rof_3__c.csa_1.N1
11 1
.names i[46] i[96] rof_6__cr.rof_3__c.csa_1.N0
10 1
01 1
.names i[146] rof_6__cr.rof_3__c.csa_1.N0 $flatten\rof_6__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[146] rof_6__cr.rof_3__c.csa_1.N0 rof_6__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names rof_6__cr.rof_3__c.csa_1.N1 $flatten\rof_6__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__cr.ci_local[4]
10 1
01 1
.names i[196] rof_6__cr.rof_3__c.csa_1.s_o rof_6__cr.rof_3__c.csa_2.N1
11 1
.names i[196] rof_6__cr.rof_3__c.csa_1.s_o rof_6__cr.rof_3__c.csa_2.N0
10 1
01 1
.names rof_6__cr.ci_local[3] rof_6__cr.rof_3__c.csa_2.N0 $flatten\rof_6__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__cr.ci_local[3] rof_6__cr.rof_3__c.csa_2.N0 s_o[46]
10 1
01 1
.names rof_6__cr.rof_3__c.csa_2.N1 $flatten\rof_6__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[46]
10 1
01 1
.names i[47] i[97] rof_6__cr.rof_4__c.csa_1.N1
11 1
.names i[47] i[97] rof_6__cr.rof_4__c.csa_1.N0
10 1
01 1
.names i[147] rof_6__cr.rof_4__c.csa_1.N0 $flatten\rof_6__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[147] rof_6__cr.rof_4__c.csa_1.N0 rof_6__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names rof_6__cr.rof_4__c.csa_1.N1 $flatten\rof_6__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__cr.ci_local[5]
10 1
01 1
.names i[197] rof_6__cr.rof_4__c.csa_1.s_o rof_6__cr.rof_4__c.csa_2.N1
11 1
.names i[197] rof_6__cr.rof_4__c.csa_1.s_o rof_6__cr.rof_4__c.csa_2.N0
10 1
01 1
.names rof_6__cr.ci_local[4] rof_6__cr.rof_4__c.csa_2.N0 $flatten\rof_6__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__cr.ci_local[4] rof_6__cr.rof_4__c.csa_2.N0 s_o[47]
10 1
01 1
.names rof_6__cr.rof_4__c.csa_2.N1 $flatten\rof_6__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[47]
10 1
01 1
.names i[48] i[98] rof_6__cr.rof_5__c.csa_1.N1
11 1
.names i[48] i[98] rof_6__cr.rof_5__c.csa_1.N0
10 1
01 1
.names i[148] rof_6__cr.rof_5__c.csa_1.N0 $flatten\rof_6__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[148] rof_6__cr.rof_5__c.csa_1.N0 rof_6__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names rof_6__cr.rof_5__c.csa_1.N1 $flatten\rof_6__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] rof_6__cr.ci_local[6]
10 1
01 1
.names i[198] rof_6__cr.rof_5__c.csa_1.s_o rof_6__cr.rof_5__c.csa_2.N1
11 1
.names i[198] rof_6__cr.rof_5__c.csa_1.s_o rof_6__cr.rof_5__c.csa_2.N0
10 1
01 1
.names rof_6__cr.ci_local[5] rof_6__cr.rof_5__c.csa_2.N0 $flatten\rof_6__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__cr.ci_local[5] rof_6__cr.rof_5__c.csa_2.N0 s_o[48]
10 1
01 1
.names rof_6__cr.rof_5__c.csa_2.N1 $flatten\rof_6__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[48]
10 1
01 1
.names i[49] i[99] rof_6__cr.rof_6__c.csa_1.N1
11 1
.names i[49] i[99] rof_6__cr.rof_6__c.csa_1.N0
10 1
01 1
.names i[149] rof_6__cr.rof_6__c.csa_1.N0 $flatten\rof_6__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names i[149] rof_6__cr.rof_6__c.csa_1.N0 rof_6__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names rof_6__cr.rof_6__c.csa_1.N1 $flatten\rof_6__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] cl_o
10 1
01 1
.names i[199] rof_6__cr.rof_6__c.csa_1.s_o rof_6__cr.rof_6__c.csa_2.N1
11 1
.names i[199] rof_6__cr.rof_6__c.csa_1.s_o rof_6__cr.rof_6__c.csa_2.N0
10 1
01 1
.names rof_6__cr.ci_local[6] rof_6__cr.rof_6__c.csa_2.N0 $flatten\rof_6__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names rof_6__cr.ci_local[6] rof_6__cr.rof_6__c.csa_2.N0 s_o[49]
10 1
01 1
.names rof_6__cr.rof_6__c.csa_2.N1 $flatten\rof_6__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[49]
10 1
01 1
.end

.model bsg_mul_csa
.inputs x_i y_i z_i
.outputs c_o s_o
.names $false
.names $true
1
.names $undef
.names x_i y_i N1
11 1
.names x_i y_i N0
10 1
01 1
.names z_i N0 $techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names z_i N0 s_o
10 1
01 1
.names N1 $techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o
10 1
01 1
.end

.model bsg_mul_csa_rep_34_5_221b130b0500_1
.inputs a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] a_i[16] a_i[17] a_i[18] a_i[19] a_i[20] a_i[21] a_i[22] a_i[23] a_i[24] a_i[25] a_i[26] a_i[27] a_i[28] a_i[29] a_i[30] a_i[31] a_i[32] a_i[33] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] b_i[16] b_i[17] b_i[18] b_i[19] b_i[20] b_i[21] b_i[22] b_i[23] b_i[24] b_i[25] b_i[26] b_i[27] b_i[28] b_i[29] b_i[30] b_i[31] b_i[32] b_i[33] c_i[0] c_i[1] c_i[2] c_i[3] c_i[4] c_i[5] c_i[6] c_i[7] c_i[8] c_i[9] c_i[10] c_i[11] c_i[12] c_i[13] c_i[14] c_i[15] c_i[16] c_i[17] c_i[18] c_i[19] c_i[20] c_i[21] c_i[22] c_i[23] c_i[24] c_i[25] c_i[26] c_i[27] c_i[28] c_i[29] c_i[30] c_i[31] c_i[32] c_i[33]
.outputs c_o[0] c_o[1] c_o[2] c_o[3] c_o[4] c_o[5] c_o[6] c_o[7] c_o[8] c_o[9] c_o[10] c_o[11] c_o[12] c_o[13] c_o[14] c_o[15] c_o[16] c_o[17] c_o[18] c_o[19] c_o[20] c_o[21] c_o[22] c_o[23] c_o[24] c_o[25] c_o[26] c_o[27] c_o[28] c_o[29] c_o[30] c_o[31] c_o[32] c_o[33] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] s_o[16] s_o[17] s_o[18] s_o[19] s_o[20] s_o[21] s_o[22] s_o[23] s_o[24] s_o[25] s_o[26] s_o[27] s_o[28] s_o[29] s_o[30] s_o[31] s_o[32] s_o[33]
.names $false
.names $true
1
.names $undef
.names a_i[0] b_i[0] rof_0__rof_0__csa.N1
11 1
.names a_i[0] b_i[0] rof_0__rof_0__csa.N0
10 1
01 1
.names c_i[0] rof_0__rof_0__csa.N0 $flatten\rof_0__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[0] rof_0__rof_0__csa.N0 s_o[0]
10 1
01 1
.names rof_0__rof_0__csa.N1 $flatten\rof_0__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[0]
10 1
01 1
.names a_i[1] b_i[1] rof_0__rof_1__csa.N1
11 1
.names a_i[1] b_i[1] rof_0__rof_1__csa.N0
10 1
01 1
.names c_i[1] rof_0__rof_1__csa.N0 $flatten\rof_0__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[1] rof_0__rof_1__csa.N0 s_o[1]
10 1
01 1
.names rof_0__rof_1__csa.N1 $flatten\rof_0__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[1]
10 1
01 1
.names a_i[2] b_i[2] rof_0__rof_2__csa.N1
11 1
.names a_i[2] b_i[2] rof_0__rof_2__csa.N0
10 1
01 1
.names c_i[2] rof_0__rof_2__csa.N0 $flatten\rof_0__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[2] rof_0__rof_2__csa.N0 s_o[2]
10 1
01 1
.names rof_0__rof_2__csa.N1 $flatten\rof_0__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[2]
10 1
01 1
.names a_i[3] b_i[3] rof_0__rof_3__csa.N1
11 1
.names a_i[3] b_i[3] rof_0__rof_3__csa.N0
10 1
01 1
.names c_i[3] rof_0__rof_3__csa.N0 $flatten\rof_0__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[3] rof_0__rof_3__csa.N0 s_o[3]
10 1
01 1
.names rof_0__rof_3__csa.N1 $flatten\rof_0__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[3]
10 1
01 1
.names a_i[4] b_i[4] rof_0__rof_4__csa.N1
11 1
.names a_i[4] b_i[4] rof_0__rof_4__csa.N0
10 1
01 1
.names c_i[4] rof_0__rof_4__csa.N0 $flatten\rof_0__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[4] rof_0__rof_4__csa.N0 s_o[4]
10 1
01 1
.names rof_0__rof_4__csa.N1 $flatten\rof_0__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[4]
10 1
01 1
.names a_i[5] b_i[5] rof_1__rof_0__csa.N1
11 1
.names a_i[5] b_i[5] rof_1__rof_0__csa.N0
10 1
01 1
.names c_i[5] rof_1__rof_0__csa.N0 $flatten\rof_1__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[5] rof_1__rof_0__csa.N0 s_o[5]
10 1
01 1
.names rof_1__rof_0__csa.N1 $flatten\rof_1__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[5]
10 1
01 1
.names a_i[6] b_i[6] rof_1__rof_1__csa.N1
11 1
.names a_i[6] b_i[6] rof_1__rof_1__csa.N0
10 1
01 1
.names c_i[6] rof_1__rof_1__csa.N0 $flatten\rof_1__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[6] rof_1__rof_1__csa.N0 s_o[6]
10 1
01 1
.names rof_1__rof_1__csa.N1 $flatten\rof_1__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[6]
10 1
01 1
.names a_i[7] b_i[7] rof_1__rof_2__csa.N1
11 1
.names a_i[7] b_i[7] rof_1__rof_2__csa.N0
10 1
01 1
.names c_i[7] rof_1__rof_2__csa.N0 $flatten\rof_1__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[7] rof_1__rof_2__csa.N0 s_o[7]
10 1
01 1
.names rof_1__rof_2__csa.N1 $flatten\rof_1__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[7]
10 1
01 1
.names a_i[8] b_i[8] rof_1__rof_3__csa.N1
11 1
.names a_i[8] b_i[8] rof_1__rof_3__csa.N0
10 1
01 1
.names c_i[8] rof_1__rof_3__csa.N0 $flatten\rof_1__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[8] rof_1__rof_3__csa.N0 s_o[8]
10 1
01 1
.names rof_1__rof_3__csa.N1 $flatten\rof_1__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[8]
10 1
01 1
.names a_i[9] b_i[9] rof_1__rof_4__csa.N1
11 1
.names a_i[9] b_i[9] rof_1__rof_4__csa.N0
10 1
01 1
.names c_i[9] rof_1__rof_4__csa.N0 $flatten\rof_1__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[9] rof_1__rof_4__csa.N0 s_o[9]
10 1
01 1
.names rof_1__rof_4__csa.N1 $flatten\rof_1__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[9]
10 1
01 1
.names a_i[10] b_i[10] rof_1__rof_5__csa.N1
11 1
.names a_i[10] b_i[10] rof_1__rof_5__csa.N0
10 1
01 1
.names c_i[10] rof_1__rof_5__csa.N0 $flatten\rof_1__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[10] rof_1__rof_5__csa.N0 s_o[10]
10 1
01 1
.names rof_1__rof_5__csa.N1 $flatten\rof_1__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[10]
10 1
01 1
.names a_i[11] b_i[11] rof_2__rof_0__csa.N1
11 1
.names a_i[11] b_i[11] rof_2__rof_0__csa.N0
10 1
01 1
.names c_i[11] rof_2__rof_0__csa.N0 $flatten\rof_2__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[11] rof_2__rof_0__csa.N0 s_o[11]
10 1
01 1
.names rof_2__rof_0__csa.N1 $flatten\rof_2__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[11]
10 1
01 1
.names a_i[12] b_i[12] rof_2__rof_1__csa.N1
11 1
.names a_i[12] b_i[12] rof_2__rof_1__csa.N0
10 1
01 1
.names c_i[12] rof_2__rof_1__csa.N0 $flatten\rof_2__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[12] rof_2__rof_1__csa.N0 s_o[12]
10 1
01 1
.names rof_2__rof_1__csa.N1 $flatten\rof_2__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[12]
10 1
01 1
.names a_i[13] b_i[13] rof_2__rof_2__csa.N1
11 1
.names a_i[13] b_i[13] rof_2__rof_2__csa.N0
10 1
01 1
.names c_i[13] rof_2__rof_2__csa.N0 $flatten\rof_2__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[13] rof_2__rof_2__csa.N0 s_o[13]
10 1
01 1
.names rof_2__rof_2__csa.N1 $flatten\rof_2__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[13]
10 1
01 1
.names a_i[14] b_i[14] rof_2__rof_3__csa.N1
11 1
.names a_i[14] b_i[14] rof_2__rof_3__csa.N0
10 1
01 1
.names c_i[14] rof_2__rof_3__csa.N0 $flatten\rof_2__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[14] rof_2__rof_3__csa.N0 s_o[14]
10 1
01 1
.names rof_2__rof_3__csa.N1 $flatten\rof_2__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[14]
10 1
01 1
.names a_i[15] b_i[15] rof_2__rof_4__csa.N1
11 1
.names a_i[15] b_i[15] rof_2__rof_4__csa.N0
10 1
01 1
.names c_i[15] rof_2__rof_4__csa.N0 $flatten\rof_2__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[15] rof_2__rof_4__csa.N0 s_o[15]
10 1
01 1
.names rof_2__rof_4__csa.N1 $flatten\rof_2__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[15]
10 1
01 1
.names a_i[16] b_i[16] rof_2__rof_5__csa.N1
11 1
.names a_i[16] b_i[16] rof_2__rof_5__csa.N0
10 1
01 1
.names c_i[16] rof_2__rof_5__csa.N0 $flatten\rof_2__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[16] rof_2__rof_5__csa.N0 s_o[16]
10 1
01 1
.names rof_2__rof_5__csa.N1 $flatten\rof_2__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[16]
10 1
01 1
.names a_i[17] b_i[17] rof_2__rof_6__csa.N1
11 1
.names a_i[17] b_i[17] rof_2__rof_6__csa.N0
10 1
01 1
.names c_i[17] rof_2__rof_6__csa.N0 $flatten\rof_2__rof_6__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[17] rof_2__rof_6__csa.N0 s_o[17]
10 1
01 1
.names rof_2__rof_6__csa.N1 $flatten\rof_2__rof_6__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[17]
10 1
01 1
.names a_i[18] b_i[18] rof_2__rof_7__csa.N1
11 1
.names a_i[18] b_i[18] rof_2__rof_7__csa.N0
10 1
01 1
.names c_i[18] rof_2__rof_7__csa.N0 $flatten\rof_2__rof_7__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[18] rof_2__rof_7__csa.N0 s_o[18]
10 1
01 1
.names rof_2__rof_7__csa.N1 $flatten\rof_2__rof_7__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[18]
10 1
01 1
.names a_i[19] b_i[19] rof_3__rof_0__csa.N1
11 1
.names a_i[19] b_i[19] rof_3__rof_0__csa.N0
10 1
01 1
.names c_i[19] rof_3__rof_0__csa.N0 $flatten\rof_3__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[19] rof_3__rof_0__csa.N0 s_o[19]
10 1
01 1
.names rof_3__rof_0__csa.N1 $flatten\rof_3__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[19]
10 1
01 1
.names a_i[20] b_i[20] rof_3__rof_1__csa.N1
11 1
.names a_i[20] b_i[20] rof_3__rof_1__csa.N0
10 1
01 1
.names c_i[20] rof_3__rof_1__csa.N0 $flatten\rof_3__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[20] rof_3__rof_1__csa.N0 s_o[20]
10 1
01 1
.names rof_3__rof_1__csa.N1 $flatten\rof_3__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[20]
10 1
01 1
.names a_i[21] b_i[21] rof_3__rof_2__csa.N1
11 1
.names a_i[21] b_i[21] rof_3__rof_2__csa.N0
10 1
01 1
.names c_i[21] rof_3__rof_2__csa.N0 $flatten\rof_3__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[21] rof_3__rof_2__csa.N0 s_o[21]
10 1
01 1
.names rof_3__rof_2__csa.N1 $flatten\rof_3__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[21]
10 1
01 1
.names a_i[22] b_i[22] rof_3__rof_3__csa.N1
11 1
.names a_i[22] b_i[22] rof_3__rof_3__csa.N0
10 1
01 1
.names c_i[22] rof_3__rof_3__csa.N0 $flatten\rof_3__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[22] rof_3__rof_3__csa.N0 s_o[22]
10 1
01 1
.names rof_3__rof_3__csa.N1 $flatten\rof_3__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[22]
10 1
01 1
.names a_i[23] b_i[23] rof_3__rof_4__csa.N1
11 1
.names a_i[23] b_i[23] rof_3__rof_4__csa.N0
10 1
01 1
.names c_i[23] rof_3__rof_4__csa.N0 $flatten\rof_3__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[23] rof_3__rof_4__csa.N0 s_o[23]
10 1
01 1
.names rof_3__rof_4__csa.N1 $flatten\rof_3__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[23]
10 1
01 1
.names a_i[24] b_i[24] rof_3__rof_5__csa.N1
11 1
.names a_i[24] b_i[24] rof_3__rof_5__csa.N0
10 1
01 1
.names c_i[24] rof_3__rof_5__csa.N0 $flatten\rof_3__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[24] rof_3__rof_5__csa.N0 s_o[24]
10 1
01 1
.names rof_3__rof_5__csa.N1 $flatten\rof_3__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[24]
10 1
01 1
.names a_i[25] b_i[25] rof_3__rof_6__csa.N1
11 1
.names a_i[25] b_i[25] rof_3__rof_6__csa.N0
10 1
01 1
.names c_i[25] rof_3__rof_6__csa.N0 $flatten\rof_3__rof_6__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[25] rof_3__rof_6__csa.N0 s_o[25]
10 1
01 1
.names rof_3__rof_6__csa.N1 $flatten\rof_3__rof_6__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[25]
10 1
01 1
.names a_i[26] b_i[26] rof_3__rof_7__csa.N1
11 1
.names a_i[26] b_i[26] rof_3__rof_7__csa.N0
10 1
01 1
.names c_i[26] rof_3__rof_7__csa.N0 $flatten\rof_3__rof_7__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[26] rof_3__rof_7__csa.N0 s_o[26]
10 1
01 1
.names rof_3__rof_7__csa.N1 $flatten\rof_3__rof_7__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[26]
10 1
01 1
.names a_i[27] b_i[27] rof_4__rof_0__csa.N1
11 1
.names a_i[27] b_i[27] rof_4__rof_0__csa.N0
10 1
01 1
.names c_i[27] rof_4__rof_0__csa.N0 $flatten\rof_4__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[27] rof_4__rof_0__csa.N0 s_o[27]
10 1
01 1
.names rof_4__rof_0__csa.N1 $flatten\rof_4__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[27]
10 1
01 1
.names a_i[28] b_i[28] rof_4__rof_1__csa.N1
11 1
.names a_i[28] b_i[28] rof_4__rof_1__csa.N0
10 1
01 1
.names c_i[28] rof_4__rof_1__csa.N0 $flatten\rof_4__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[28] rof_4__rof_1__csa.N0 s_o[28]
10 1
01 1
.names rof_4__rof_1__csa.N1 $flatten\rof_4__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[28]
10 1
01 1
.names a_i[29] b_i[29] rof_4__rof_2__csa.N1
11 1
.names a_i[29] b_i[29] rof_4__rof_2__csa.N0
10 1
01 1
.names c_i[29] rof_4__rof_2__csa.N0 $flatten\rof_4__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[29] rof_4__rof_2__csa.N0 s_o[29]
10 1
01 1
.names rof_4__rof_2__csa.N1 $flatten\rof_4__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[29]
10 1
01 1
.names a_i[30] b_i[30] rof_4__rof_3__csa.N1
11 1
.names a_i[30] b_i[30] rof_4__rof_3__csa.N0
10 1
01 1
.names c_i[30] rof_4__rof_3__csa.N0 $flatten\rof_4__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[30] rof_4__rof_3__csa.N0 s_o[30]
10 1
01 1
.names rof_4__rof_3__csa.N1 $flatten\rof_4__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[30]
10 1
01 1
.names a_i[31] b_i[31] rof_4__rof_4__csa.N1
11 1
.names a_i[31] b_i[31] rof_4__rof_4__csa.N0
10 1
01 1
.names c_i[31] rof_4__rof_4__csa.N0 $flatten\rof_4__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[31] rof_4__rof_4__csa.N0 s_o[31]
10 1
01 1
.names rof_4__rof_4__csa.N1 $flatten\rof_4__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[31]
10 1
01 1
.names a_i[32] b_i[32] rof_4__rof_5__csa.N1
11 1
.names a_i[32] b_i[32] rof_4__rof_5__csa.N0
10 1
01 1
.names c_i[32] rof_4__rof_5__csa.N0 $flatten\rof_4__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[32] rof_4__rof_5__csa.N0 s_o[32]
10 1
01 1
.names rof_4__rof_5__csa.N1 $flatten\rof_4__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[32]
10 1
01 1
.names a_i[33] b_i[33] rof_4__rof_6__csa.N1
11 1
.names a_i[33] b_i[33] rof_4__rof_6__csa.N0
10 1
01 1
.names c_i[33] rof_4__rof_6__csa.N0 $flatten\rof_4__rof_6__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names c_i[33] rof_4__rof_6__csa.N0 s_o[33]
10 1
01 1
.names rof_4__rof_6__csa.N1 $flatten\rof_4__rof_6__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] c_o[33]
10 1
01 1
.end

.model bsg_mul_green_booth_dots_32_1_5_221b130b0500
.inputs SDN_i[0] SDN_i[1] SDN_i[2] SDN_i[3] SDN_i[4] SDN_i[5] y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31]
.outputs dot_o[0] dot_o[1] dot_o[2] dot_o[3] dot_o[4] dot_o[5] dot_o[6] dot_o[7] dot_o[8] dot_o[9] dot_o[10] dot_o[11] dot_o[12] dot_o[13] dot_o[14] dot_o[15] dot_o[16] dot_o[17] dot_o[18] dot_o[19] dot_o[20] dot_o[21] dot_o[22] dot_o[23] dot_o[24] dot_o[25] dot_o[26] dot_o[27] dot_o[28] dot_o[29] dot_o[30] dot_o[31] dot_o[32] dot_o[33]
.names $false
.names $true
1
.names $undef
.names SDN_i[5] y_i[0] dot_o[2]
11 1
.names SDN_i[5] y_i[1] dot_o[3]
11 1
.names SDN_i[5] y_i[2] dot_o[4]
11 1
.names SDN_i[5] y_i[8] dot_o[10]
11 1
.names SDN_i[5] y_i[7] dot_o[9]
11 1
.names SDN_i[5] y_i[6] dot_o[8]
11 1
.names SDN_i[5] y_i[5] dot_o[7]
11 1
.names SDN_i[5] y_i[4] dot_o[6]
11 1
.names SDN_i[5] y_i[3] dot_o[5]
11 1
.names SDN_i[5] y_i[16] dot_o[18]
11 1
.names SDN_i[5] y_i[15] dot_o[17]
11 1
.names SDN_i[5] y_i[14] dot_o[16]
11 1
.names SDN_i[5] y_i[13] dot_o[15]
11 1
.names SDN_i[5] y_i[12] dot_o[14]
11 1
.names SDN_i[5] y_i[11] dot_o[13]
11 1
.names SDN_i[5] y_i[10] dot_o[12]
11 1
.names SDN_i[5] y_i[9] dot_o[11]
11 1
.names SDN_i[5] y_i[24] dot_o[26]
11 1
.names SDN_i[5] y_i[23] dot_o[25]
11 1
.names SDN_i[5] y_i[22] dot_o[24]
11 1
.names SDN_i[5] y_i[21] dot_o[23]
11 1
.names SDN_i[5] y_i[20] dot_o[22]
11 1
.names SDN_i[5] y_i[19] dot_o[21]
11 1
.names SDN_i[5] y_i[18] dot_o[20]
11 1
.names SDN_i[5] y_i[17] dot_o[19]
11 1
.names SDN_i[5] y_i[31] dot_o[33]
11 1
.names SDN_i[5] y_i[30] dot_o[32]
11 1
.names SDN_i[5] y_i[29] dot_o[31]
11 1
.names SDN_i[5] y_i[28] dot_o[30]
11 1
.names SDN_i[5] y_i[27] dot_o[29]
11 1
.names SDN_i[5] y_i[26] dot_o[28]
11 1
.names SDN_i[5] y_i[25] dot_o[27]
11 1
.names SDN_i[0] dot_o[0]
1 1
.names $false dot_o[1]
1 1
.end

.model bsg_mul_pipelined
.inputs clk_i en_i x_i[0] x_i[1] x_i[2] x_i[3] x_i[4] x_i[5] x_i[6] x_i[7] x_i[8] x_i[9] x_i[10] x_i[11] x_i[12] x_i[13] x_i[14] x_i[15] x_i[16] x_i[17] x_i[18] x_i[19] x_i[20] x_i[21] x_i[22] x_i[23] x_i[24] x_i[25] x_i[26] x_i[27] x_i[28] x_i[29] x_i[30] x_i[31] y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs z_o[0] z_o[1] z_o[2] z_o[3] z_o[4] z_o[5] z_o[6] z_o[7] z_o[8] z_o[9] z_o[10] z_o[11] z_o[12] z_o[13] z_o[14] z_o[15] z_o[16] z_o[17] z_o[18] z_o[19] z_o[20] z_o[21] z_o[22] z_o[23] z_o[24] z_o[25] z_o[26] z_o[27] z_o[28] z_o[29] z_o[30] z_o[31] z_o[32] z_o[33] z_o[34] z_o[35] z_o[36] z_o[37] z_o[38] z_o[39] z_o[40] z_o[41] z_o[42] z_o[43] z_o[44] z_o[45] z_o[46] z_o[47] z_o[48] z_o[49] z_o[50] z_o[51] z_o[52] z_o[53] z_o[54] z_o[55] z_o[56] z_o[57] z_o[58] z_o[59] z_o[60] z_o[61] z_o[62] z_o[63]
.names $false
.names $true
1
.names $undef
.names fi32_m32.brr0.rof_5__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
0 1
.names fi32_m32.brr1.rof_5__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names fi32_m32.brr2.rof_5__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names fi32_m32.brr3.rof_5__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names fi32_m32.brr0.c_o[38] fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
0 1
.names fi32_m32.brr1.c_o[40] fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0
0 1
.names fi32_m32.brr2.c_o[40] fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0
0 1
.names fi32_m32.brr3.c_o[40] fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0
0 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_5__c.csa_1.s_o
0 1
.names fi32_m32.crr01.cl_o fi32_m32.crr01.rof_5__cr.rof_7__c.csa_1.s_o
0 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_7__c.csa_1.s_o
0 1
.names fi32_m32.gb_dot[19] fi32_m32.crr01.cl_o fi32_m32.c42_01c[43]
11 1
.names fi32_m32.gb_dot[19] fi32_m32.crr01.cl_o fi32_m32.c42_01s[43]
10 1
01 1
.names fi32_m32.pipe0_dffe_s30_r.data_o[2] fi32_m32.c30_r[1] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[2]
11 1
.names fi32_m32.pipe0_dffe_s30_r.data_o[4] fi32_m32.c30_r[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[4]
11 1
.names fi32_m32.pipe0_dffe_s30_r.data_o[5] fi32_m32.c30_r[4] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[5]
11 1
.names fi32_m32.c42_01s_r[2] fi32_m32.c42_01c_r[1] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[8]
11 1
.names fi32_m32.c42_01s_r[3] fi32_m32.c42_01c_r[2] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[9]
11 1
.names fi32_m32.c42_01s_r[4] fi32_m32.c42_01c_r[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[10]
11 1
.names fi32_m32.c42_01s_r[5] fi32_m32.c42_01c_r[4] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[11]
11 1
.names fi32_m32.c42_01s_r[6] fi32_m32.c42_01c_r[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[12]
11 1
.names fi32_m32.c42_01s_r[7] fi32_m32.c42_01c_r[6] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[13]
11 1
.names fi32_m32.pipe_bt2.i[4] fi32_m32.pipe_bt2.i[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[16]
11 1
.names fi32_m32.pipe_bt2.i[6] fi32_m32.pipe_bt2.i[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[17]
11 1
.names fi32_m32.pipe_bt2.i[8] fi32_m32.pipe_bt2.i[7] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[18]
11 1
.names fi32_m32.pipe_bt2.i[10] fi32_m32.pipe_bt2.i[9] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[19]
11 1
.names fi32_m32.pipe_bt2.i[12] fi32_m32.pipe_bt2.i[11] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[20]
11 1
.names fi32_m32.pipe_bt2.i[14] fi32_m32.pipe_bt2.i[13] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[21]
11 1
.names fi32_m32.pipe_bt2.i[16] fi32_m32.pipe_bt2.i[15] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[22]
11 1
.names fi32_m32.pipe_bt2.i[18] fi32_m32.pipe_bt2.i[17] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[23]
11 1
.names fi32_m32.pipe_bt2.i[20] fi32_m32.pipe_bt2.i[19] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[24]
11 1
.names fi32_m32.pipe_bt2.i[22] fi32_m32.pipe_bt2.i[21] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[25]
11 1
.names fi32_m32.pipe_bt2.i[24] fi32_m32.pipe_bt2.i[23] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[26]
11 1
.names fi32_m32.pipe_bt2.i[26] fi32_m32.pipe_bt2.i[25] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[27]
11 1
.names fi32_m32.pipe_bt2.i[28] fi32_m32.pipe_bt2.i[27] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[28]
11 1
.names fi32_m32.pipe_bt2.i[30] fi32_m32.pipe_bt2.i[29] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[29]
11 1
.names fi32_m32.gb.rof_0__rof_1__csa.s_o fi32_m32.gb.c_o[0] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[31]
11 1
.names fi32_m32.gb.rof_0__rof_2__csa.s_o fi32_m32.gb.c_o[1] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[32]
11 1
.names fi32_m32.gb.rof_0__rof_3__csa.s_o fi32_m32.gb.c_o[2] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[33]
11 1
.names fi32_m32.gb.rof_0__rof_4__csa.s_o fi32_m32.gb.c_o[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[34]
11 1
.names fi32_m32.gb.rof_1__rof_0__csa.s_o fi32_m32.gb.c_o[4] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[35]
11 1
.names fi32_m32.gb.rof_1__rof_1__csa.s_o fi32_m32.gb.c_o[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[36]
11 1
.names fi32_m32.gb.rof_1__rof_2__csa.s_o fi32_m32.gb.c_o[6] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[37]
11 1
.names fi32_m32.gb.rof_1__rof_3__csa.s_o fi32_m32.gb.c_o[7] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[38]
11 1
.names fi32_m32.gb.rof_1__rof_4__csa.s_o fi32_m32.gb.c_o[8] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[39]
11 1
.names fi32_m32.gb.rof_1__rof_5__csa.s_o fi32_m32.gb.c_o[9] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[40]
11 1
.names fi32_m32.gb.rof_2__rof_0__csa.s_o fi32_m32.gb.c_o[10] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[41]
11 1
.names fi32_m32.gb.rof_2__rof_1__csa.s_o fi32_m32.gb.c_o[11] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[42]
11 1
.names fi32_m32.gb.rof_2__rof_2__csa.s_o fi32_m32.gb.c_o[12] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[43]
11 1
.names fi32_m32.gb.rof_2__rof_3__csa.s_o fi32_m32.gb.c_o[13] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[44]
11 1
.names fi32_m32.gb.rof_2__rof_4__csa.s_o fi32_m32.gb.c_o[14] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[45]
11 1
.names fi32_m32.gb.rof_2__rof_5__csa.s_o fi32_m32.gb.c_o[15] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[46]
11 1
.names fi32_m32.gb.rof_2__rof_6__csa.s_o fi32_m32.gb.c_o[16] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[47]
11 1
.names fi32_m32.gb.rof_2__rof_7__csa.s_o fi32_m32.gb.c_o[17] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[48]
11 1
.names fi32_m32.gb.rof_3__rof_0__csa.s_o fi32_m32.gb.c_o[18] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[49]
11 1
.names fi32_m32.gb.rof_3__rof_1__csa.s_o fi32_m32.gb.c_o[19] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[50]
11 1
.names fi32_m32.gb.rof_3__rof_2__csa.s_o fi32_m32.gb.c_o[20] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[51]
11 1
.names fi32_m32.gb.rof_3__rof_3__csa.s_o fi32_m32.gb.c_o[21] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[52]
11 1
.names fi32_m32.gb.rof_3__rof_4__csa.s_o fi32_m32.gb.c_o[22] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[53]
11 1
.names fi32_m32.gb.rof_3__rof_5__csa.s_o fi32_m32.gb.c_o[23] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[54]
11 1
.names fi32_m32.gb.rof_3__rof_6__csa.s_o fi32_m32.gb.c_o[24] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[55]
11 1
.names fi32_m32.gb.rof_3__rof_7__csa.s_o fi32_m32.gb.c_o[25] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[56]
11 1
.names fi32_m32.gb.rof_4__rof_0__csa.s_o fi32_m32.gb.c_o[26] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[57]
11 1
.names fi32_m32.gb.rof_4__rof_1__csa.s_o fi32_m32.gb.c_o[27] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[58]
11 1
.names fi32_m32.gb.rof_4__rof_2__csa.s_o fi32_m32.gb.c_o[28] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[59]
11 1
.names fi32_m32.gb.rof_4__rof_3__csa.s_o fi32_m32.gb.c_o[29] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[60]
11 1
.names fi32_m32.gb.rof_4__rof_4__csa.s_o fi32_m32.gb.c_o[30] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[61]
11 1
.names fi32_m32.gb.rof_4__rof_5__csa.s_o fi32_m32.gb.c_o[31] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[62]
11 1
.names fi32_m32.pipe0_dffe_s30_r.data_o[2] fi32_m32.c30_r[1] z_o[2]
10 1
01 1
.names fi32_m32.pipe0_dffe_s30_r.data_o[4] fi32_m32.c30_r[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4]
10 1
01 1
.names fi32_m32.pipe0_dffe_s30_r.data_o[5] fi32_m32.c30_r[4] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5]
10 1
01 1
.names fi32_m32.c42_01s_r[2] fi32_m32.c42_01c_r[1] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8]
10 1
01 1
.names fi32_m32.c42_01s_r[3] fi32_m32.c42_01c_r[2] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9]
10 1
01 1
.names fi32_m32.c42_01s_r[4] fi32_m32.c42_01c_r[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10]
10 1
01 1
.names fi32_m32.c42_01s_r[5] fi32_m32.c42_01c_r[4] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11]
10 1
01 1
.names fi32_m32.c42_01s_r[6] fi32_m32.c42_01c_r[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12]
10 1
01 1
.names fi32_m32.c42_01s_r[7] fi32_m32.c42_01c_r[6] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13]
10 1
01 1
.names fi32_m32.pipe_bt2.i[4] fi32_m32.pipe_bt2.i[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16]
10 1
01 1
.names fi32_m32.pipe_bt2.i[6] fi32_m32.pipe_bt2.i[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17]
10 1
01 1
.names fi32_m32.pipe_bt2.i[8] fi32_m32.pipe_bt2.i[7] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18]
10 1
01 1
.names fi32_m32.pipe_bt2.i[10] fi32_m32.pipe_bt2.i[9] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19]
10 1
01 1
.names fi32_m32.pipe_bt2.i[12] fi32_m32.pipe_bt2.i[11] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20]
10 1
01 1
.names fi32_m32.pipe_bt2.i[14] fi32_m32.pipe_bt2.i[13] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21]
10 1
01 1
.names fi32_m32.pipe_bt2.i[16] fi32_m32.pipe_bt2.i[15] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22]
10 1
01 1
.names fi32_m32.pipe_bt2.i[18] fi32_m32.pipe_bt2.i[17] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23]
10 1
01 1
.names fi32_m32.pipe_bt2.i[20] fi32_m32.pipe_bt2.i[19] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24]
10 1
01 1
.names fi32_m32.pipe_bt2.i[22] fi32_m32.pipe_bt2.i[21] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25]
10 1
01 1
.names fi32_m32.pipe_bt2.i[24] fi32_m32.pipe_bt2.i[23] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26]
10 1
01 1
.names fi32_m32.pipe_bt2.i[26] fi32_m32.pipe_bt2.i[25] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27]
10 1
01 1
.names fi32_m32.pipe_bt2.i[28] fi32_m32.pipe_bt2.i[27] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28]
10 1
01 1
.names fi32_m32.pipe_bt2.i[30] fi32_m32.pipe_bt2.i[29] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29]
10 1
01 1
.names fi32_m32.gb.rof_0__rof_1__csa.s_o fi32_m32.gb.c_o[0] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[31]
10 1
01 1
.names fi32_m32.gb.rof_0__rof_2__csa.s_o fi32_m32.gb.c_o[1] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32]
10 1
01 1
.names fi32_m32.gb.rof_0__rof_3__csa.s_o fi32_m32.gb.c_o[2] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33]
10 1
01 1
.names fi32_m32.gb.rof_0__rof_4__csa.s_o fi32_m32.gb.c_o[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34]
10 1
01 1
.names fi32_m32.gb.rof_1__rof_0__csa.s_o fi32_m32.gb.c_o[4] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35]
10 1
01 1
.names fi32_m32.gb.rof_1__rof_1__csa.s_o fi32_m32.gb.c_o[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36]
10 1
01 1
.names fi32_m32.gb.rof_1__rof_2__csa.s_o fi32_m32.gb.c_o[6] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37]
10 1
01 1
.names fi32_m32.gb.rof_1__rof_3__csa.s_o fi32_m32.gb.c_o[7] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38]
10 1
01 1
.names fi32_m32.gb.rof_1__rof_4__csa.s_o fi32_m32.gb.c_o[8] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39]
10 1
01 1
.names fi32_m32.gb.rof_1__rof_5__csa.s_o fi32_m32.gb.c_o[9] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40]
10 1
01 1
.names fi32_m32.gb.rof_2__rof_0__csa.s_o fi32_m32.gb.c_o[10] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41]
10 1
01 1
.names fi32_m32.gb.rof_2__rof_1__csa.s_o fi32_m32.gb.c_o[11] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42]
10 1
01 1
.names fi32_m32.gb.rof_2__rof_2__csa.s_o fi32_m32.gb.c_o[12] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43]
10 1
01 1
.names fi32_m32.gb.rof_2__rof_3__csa.s_o fi32_m32.gb.c_o[13] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44]
10 1
01 1
.names fi32_m32.gb.rof_2__rof_4__csa.s_o fi32_m32.gb.c_o[14] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45]
10 1
01 1
.names fi32_m32.gb.rof_2__rof_5__csa.s_o fi32_m32.gb.c_o[15] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46]
10 1
01 1
.names fi32_m32.gb.rof_2__rof_6__csa.s_o fi32_m32.gb.c_o[16] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47]
10 1
01 1
.names fi32_m32.gb.rof_2__rof_7__csa.s_o fi32_m32.gb.c_o[17] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48]
10 1
01 1
.names fi32_m32.gb.rof_3__rof_0__csa.s_o fi32_m32.gb.c_o[18] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49]
10 1
01 1
.names fi32_m32.gb.rof_3__rof_1__csa.s_o fi32_m32.gb.c_o[19] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50]
10 1
01 1
.names fi32_m32.gb.rof_3__rof_2__csa.s_o fi32_m32.gb.c_o[20] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51]
10 1
01 1
.names fi32_m32.gb.rof_3__rof_3__csa.s_o fi32_m32.gb.c_o[21] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52]
10 1
01 1
.names fi32_m32.gb.rof_3__rof_4__csa.s_o fi32_m32.gb.c_o[22] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53]
10 1
01 1
.names fi32_m32.gb.rof_3__rof_5__csa.s_o fi32_m32.gb.c_o[23] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54]
10 1
01 1
.names fi32_m32.gb.rof_3__rof_6__csa.s_o fi32_m32.gb.c_o[24] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55]
10 1
01 1
.names fi32_m32.gb.rof_3__rof_7__csa.s_o fi32_m32.gb.c_o[25] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56]
10 1
01 1
.names fi32_m32.gb.rof_4__rof_0__csa.s_o fi32_m32.gb.c_o[26] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57]
10 1
01 1
.names fi32_m32.gb.rof_4__rof_1__csa.s_o fi32_m32.gb.c_o[27] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58]
10 1
01 1
.names fi32_m32.gb.rof_4__rof_2__csa.s_o fi32_m32.gb.c_o[28] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59]
10 1
01 1
.names fi32_m32.gb.rof_4__rof_3__csa.s_o fi32_m32.gb.c_o[29] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60]
10 1
01 1
.names fi32_m32.gb.rof_4__rof_4__csa.s_o fi32_m32.gb.c_o[30] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61]
10 1
01 1
.names fi32_m32.gb.rof_4__rof_5__csa.s_o fi32_m32.gb.c_o[31] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[62]
10 1
01 1
.names fi32_m32.gb.rof_4__rof_6__csa.s_o fi32_m32.gb.c_o[32] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[63]
10 1
01 1
.names fi32_m32.pipe0_dffe_s30_r.data_o[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[2] z_o[3]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] z_o[4]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[4] z_o[5]
10 1
01 1
.names fi32_m32.c42_01s_r[0] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[5] z_o[6]
10 1
01 1
.names fi32_m32.c42_01s_r[1] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[6] z_o[7]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] z_o[8]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[8] z_o[9]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[9] z_o[10]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[10] z_o[11]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11] z_o[12]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[12] z_o[13]
10 1
01 1
.names fi32_m32.pipe_bt2.i[0] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[13] z_o[14]
10 1
01 1
.names fi32_m32.pipe_bt2.i[2] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[14] z_o[15]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] z_o[16]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[16] z_o[17]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[17] z_o[18]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[18] z_o[19]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19] z_o[20]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[20] z_o[21]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[21] z_o[22]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[22] z_o[23]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] z_o[24]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[24] z_o[25]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[25] z_o[26]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[26] z_o[27]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27] z_o[28]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[28] z_o[29]
10 1
01 1
.names fi32_m32.gb.rof_0__rof_0__csa.s_o $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[29] z_o[30]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[31] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[30] z_o[31]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] z_o[32]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[32] z_o[33]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[33] z_o[34]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[34] z_o[35]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35] z_o[36]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[36] z_o[37]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[37] z_o[38]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[38] z_o[39]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] z_o[40]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[40] z_o[41]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[41] z_o[42]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[42] z_o[43]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43] z_o[44]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[44] z_o[45]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[45] z_o[46]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[46] z_o[47]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] z_o[48]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[48] z_o[49]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[49] z_o[50]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[50] z_o[51]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51] z_o[52]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[52] z_o[53]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[53] z_o[54]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[54] z_o[55]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] z_o[56]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[56] z_o[57]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[57] z_o[58]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[58] z_o[59]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59] z_o[60]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[60] z_o[61]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[62] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[61] z_o[62]
10 1
01 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[63] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[62] z_o[63]
10 1
01 1
.names fi32_m32.pipe0_dffe_s30_r.data_o[3] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[2] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3]
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[4] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1173_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[8] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1179_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[10] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1182_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[12] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1185_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[16] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1191_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[18] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1194_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[20] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1197_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[22] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1200_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[24] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1203_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[26] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1206_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[28] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1209_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[32] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1215_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[34] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1218_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[36] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1221_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[38] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1224_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[40] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1227_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[42] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1230_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[44] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1233_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[46] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1236_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[48] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1239_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[50] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1242_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[52] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1245_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[54] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1248_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[56] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1251_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[58] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1254_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[60] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1257_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1178_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1174_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1266_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1184_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1180_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1269_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1190_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1186_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1272_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1196_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1192_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1275_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1202_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1198_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1278_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1208_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1204_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1281_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1214_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1210_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1284_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1220_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1216_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1287_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1226_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1222_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1290_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1232_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1228_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1293_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1238_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1234_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1296_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1244_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1240_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1299_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1250_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1246_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1302_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1256_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1252_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1305_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1268_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1311_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1274_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1270_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1314_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1280_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1276_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1317_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1286_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1282_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1320_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1292_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1288_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1323_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1298_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1294_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1326_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1304_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1300_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1329_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1316_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1335_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1322_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1318_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1338_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1328_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1324_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1341_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1340_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1347_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1175_Y
11 1
.names fi32_m32.c42_01s_r[1] fi32_m32.c42_01s_r[0] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1178_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1181_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1184_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1187_Y
11 1
.names fi32_m32.pipe_bt2.i[2] fi32_m32.pipe_bt2.i[0] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1190_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1193_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1196_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1199_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1202_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1205_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1208_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1211_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[31] fi32_m32.gb.rof_0__rof_0__csa.s_o $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1214_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1217_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1220_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1223_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1226_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1229_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1232_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1235_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1238_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1241_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1244_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1247_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1250_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1253_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1256_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1259_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1178_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1175_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1268_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1184_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1181_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1271_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1190_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1187_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1274_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1196_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1193_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1277_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1202_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1199_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1280_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1208_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1205_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1283_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1214_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1211_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1286_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1220_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1217_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1289_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1226_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1223_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1292_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1232_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1229_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1295_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1238_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1235_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1298_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1244_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1241_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1301_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1250_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1247_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1304_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1256_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1253_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1307_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1274_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1271_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1316_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1280_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1277_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1319_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1286_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1283_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1322_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1292_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1289_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1325_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1298_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1295_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1328_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1304_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1301_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1331_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1322_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1319_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1340_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1328_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1325_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1343_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1343_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1356_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1319_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1359_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1325_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1362_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1331_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1365_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1271_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1368_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1277_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1371_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1283_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1374_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1289_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1377_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1295_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1380_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1301_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1383_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1307_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1386_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1175_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1389_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1181_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1392_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1187_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1395_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1193_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1398_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1199_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1401_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1205_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1404_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1211_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1407_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1217_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1410_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1223_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1413_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1229_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1416_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1235_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1419_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1241_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1422_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1247_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1425_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1253_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1428_Y
11 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1259_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1431_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1437_Y
11 1
.names fi32_m32.c42_01s_r[0] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[5] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[6]
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1443_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[9] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1446_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1449_Y
11 1
.names fi32_m32.pipe_bt2.i[0] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[13] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[14]
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1455_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[17] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1458_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1461_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[21] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1464_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1467_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[25] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1470_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1473_Y
11 1
.names fi32_m32.gb.rof_0__rof_0__csa.s_o $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[29] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[30]
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1479_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[33] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1482_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1485_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[37] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1488_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1491_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[41] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1494_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1497_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[45] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1500_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1503_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[49] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1506_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1509_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[53] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1512_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1515_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[57] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1518_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1521_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[62] $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[61] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1524_Y
11 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[5] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1173_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1174_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[9] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1179_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1180_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[11] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1182_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1183_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[13] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1185_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1186_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[17] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1191_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1192_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[19] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1194_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1195_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[21] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1197_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1198_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[23] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1200_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1201_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[25] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1203_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1204_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[27] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1206_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1207_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[29] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1209_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1210_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[33] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1215_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1216_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[35] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1218_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1219_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[37] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1221_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1222_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[39] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1224_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1225_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[41] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1227_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1228_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[43] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1230_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1231_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[45] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1233_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1234_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[47] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1236_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1237_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[49] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1239_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1240_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[51] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1242_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1243_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[53] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1245_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1246_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[55] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1248_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1249_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[57] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1251_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1252_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[59] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1254_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1255_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[61] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1257_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1258_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1183_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1269_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1270_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1195_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1275_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1276_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1201_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1278_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1279_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1207_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1281_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1282_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[31] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1284_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1285_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1219_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1287_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1288_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1225_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1290_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1291_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1231_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1293_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1294_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1237_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1296_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1297_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1243_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1299_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1300_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1249_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1302_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1303_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1255_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1305_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1306_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1266_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1311_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1272_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1314_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1315_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1279_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1317_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1318_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1285_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1320_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1321_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1291_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1323_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1324_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1297_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1326_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1327_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1303_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1329_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1330_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1315_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1335_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1321_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1338_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1339_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1327_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1341_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1342_Y
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1339_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1347_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1342_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1356_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1318_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1359_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1324_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1362_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1330_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1365_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1270_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1368_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1276_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1371_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1282_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1374_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1288_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1377_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1294_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1380_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1300_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1383_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1306_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1386_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1174_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1389_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[5]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1180_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1392_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[9]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1186_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1395_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[13]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1192_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1398_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[17]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1198_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1401_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[21]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1204_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1404_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[25]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1210_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1407_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[29]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1216_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1410_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[33]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1222_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1413_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[37]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1228_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1416_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[41]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1234_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1419_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[45]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1240_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1422_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[49]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1246_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1425_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[53]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1252_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1428_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[57]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1258_Y $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1431_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[61]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[4] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1437_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[4]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[8] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1443_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[8]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[10] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1446_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[10]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[12] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1449_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[12]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[16] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1455_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[16]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[18] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1458_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[18]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[20] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1461_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[20]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[22] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1464_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[22]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[24] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1467_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[24]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[26] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1470_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[26]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[28] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1473_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[28]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[32] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1479_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[32]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[34] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1482_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[34]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[36] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1485_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[36]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[38] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1488_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[38]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[40] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1491_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[40]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[42] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1494_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[42]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[44] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1497_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[44]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[46] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1500_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[46]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[48] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1503_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[48]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[50] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1506_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[50]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[52] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1509_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[52]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[54] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1512_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[54]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[56] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1515_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[56]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[58] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1518_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[58]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[60] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1521_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[60]
1- 1
-1 1
.names $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[62] $flatten\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1524_Y $flatten\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[62]
1- 1
-1 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.N0 x_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names x_i[0] y_i[0] fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i x_i[1] fi32_m32.brr0.rof_0__br.bb4bh.ci_local[1]
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i x_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N2 x_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[0] fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr0.c_o[1]
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N2 x_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[2] fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N3 x_i[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.SDN[5] y_i[0] fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names x_i[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_0__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[2] fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N5 x_i[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[0] fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_0__br.bb4bh.ci_local[4]
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr0.c_o[3]
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[4] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N5 x_i[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[2] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N6 x_i[5] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.SDN[8] y_i[0] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names x_i[5] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names x_i[5] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[4]
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[5] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[4] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[3] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[2] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N8 x_i[5] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[1] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[0] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.carries[1]
10 1
01 1
.names fi32_m32.brr0.rof_0__br.bb4bh.ci_local[5] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr0.c_o[5]
11 1
.names fi32_m32.brr0.rof_0__br.bb4bh.ci_local[5] fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[4] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[2] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.SDN[11] y_i[0] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.carries[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.carries[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[6]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[4] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[2] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[0] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[7]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[8] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[4] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[2] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[8]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[9] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[8] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[4] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[2] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[9]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[10] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[9] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[8] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[4] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[10]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N2 x_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[11] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[10] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N5 x_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[9] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[8] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N8 x_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N11 x_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[4] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[11]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N2 x_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[12] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[11] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N5 x_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[10] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[9] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N8 x_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N6 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N7 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[8] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N11 x_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N9 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N10 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[12]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N2 x_i[1] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[13] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[12] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N5 x_i[3] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[11] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[10] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N8 x_i[5] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[9] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[8] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N11 x_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N9 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N10 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[6] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.carries[2]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.ci_local[7] fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[13]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[14] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[13] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[12] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[11] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[10] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[9] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[8] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.carries[2] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.carries[2] fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[14]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[15] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[14] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[13] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[12] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[11] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[10] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[9] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[8] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[15]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[16] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[15] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[14] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[13] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[12] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[11] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[10] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[9] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[16]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[17] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[16] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[15] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[14] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[13] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[12] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[11] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[10] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[17]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[18] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[17] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[16] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[15] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[14] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[13] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[12] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[11] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[18]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N2 x_i[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[19] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[18] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N5 x_i[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[17] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[16] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N8 x_i[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[15] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[14] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N11 x_i[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[13] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[12] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_2__br.bb4bh.ci_local[6]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[19]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N2 x_i[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[20] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[19] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N5 x_i[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[18] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[17] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N8 x_i[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N6 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N7 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[16] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[15] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N7
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N11 x_i[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N9 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N10 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[14] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[13] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N10
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_2__br.bb4bh.ci_local[7]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[6] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[6] fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[20]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N2 x_i[1] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[21] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[20] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N5 x_i[3] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[19] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[18] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N8 x_i[5] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[17] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[16] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N11 x_i[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N9 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N10 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[15] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[14] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N10
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.carries[3]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.ci_local[7] fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[21]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[22] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[21] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[20] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[19] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[18] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[17] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[16] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[15] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.carries[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.carries[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[22]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[23] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[22] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[21] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[20] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[19] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[18] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[17] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[16] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[23]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[24] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[23] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[22] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[21] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[20] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[19] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[18] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[17] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[24]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[25] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[24] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[23] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[22] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[21] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[20] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[19] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[18] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[25]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[26] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[25] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[24] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[23] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[22] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[21] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[20] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[19] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[26]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N2 x_i[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[27] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[26] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N5 x_i[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[25] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[24] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N8 x_i[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[23] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[22] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N11 x_i[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[21] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[20] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_3__br.bb4bh.ci_local[6]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[27]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N2 x_i[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[28] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[27] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N5 x_i[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[26] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[25] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N8 x_i[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N6 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N7 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[24] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[23] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N7
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N11 x_i[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N9 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N10 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[22] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[21] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N10
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_3__br.bb4bh.ci_local[7]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[6] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[6] fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[28]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N2 x_i[1] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[29] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[28] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N5 x_i[3] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[27] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[26] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N8 x_i[5] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[25] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[24] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N11 x_i[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N9 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N10 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[23] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[22] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N10
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.carries[4]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.ci_local[7] fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[29]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[30] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[29] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[3] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[28] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[27] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[5] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[26] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[25] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[7] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[24] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[23] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.carries[4] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.carries[4] fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[30]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[31] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[30] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[3] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[29] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[28] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[5] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[27] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[26] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[7] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[25] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[24] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[31]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[1] y_i[31] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[3] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[30] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[29] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[5] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[28] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[27] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[7] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[26] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[25] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[32]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[3] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] y_i[31] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[30] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[5] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[29] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[28] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[7] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[27] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[26] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.ci_local[3] fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[33]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[3] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[5] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[4] y_i[31] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[5] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[30] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[7] y_i[29] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[7] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[28] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[10] y_i[27] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.carries[5]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.ci_local[4] fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[34]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
0 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N7 x_i[3] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N1
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N7
1- 1
-1 1
.names fi32_m32.SDN[4] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N10 x_i[5] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N8 fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N10
1- 1
-1 1
.names fi32_m32.SDN[8] y_i[31] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names fi32_m32.SDN[7] y_i[30] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N13 x_i[7] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N11 fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N12 fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N13
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[29] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names fi32_m32.SDN[10] y_i[28] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N12
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.carries[5] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.carries[5] fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[35]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[5] fi32_m32.brr0.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[8] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[7] y_i[31] fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[7] fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[30] fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[10] y_i[29] fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.ci_local[1] fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[36]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
0 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[5] fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N2 fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[7] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[7] fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N5 fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[11] y_i[31] fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.SDN[10] y_i[30] fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.ci_local[2] fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr0.c_o[37]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[7] fi32_m32.brr0.c_o[38]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[11] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[10] y_i[31] fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
0 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[7] fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N2 fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[10] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.N0 x_i[9] fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.SDN[14] y_i[0] fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[9] fi32_m32.brr1.rof_0__br.bb4bh.ci_local[3]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[9] fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[9] fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[1] fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[0] fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr1.c_o[3]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[9] fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[2] fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[1] fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N3 x_i[11] fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.SDN[17] y_i[0] fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names x_i[11] fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[11] fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[9] fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[3] fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[2] fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[11] fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[1] fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[0] fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr1.rof_0__br.bb4bh.ci_local[6]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.ci_local[5] fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr1.c_o[5]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.ci_local[5] fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N2 x_i[9] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[4] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[3] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N5 x_i[11] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[2] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[1] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N6 x_i[13] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.SDN[20] y_i[0] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names x_i[13] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names x_i[13] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.ci_local[6] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.ci_local[6] fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[6]
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N2 x_i[9] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[5] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[4] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N5 x_i[11] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[3] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[2] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N8 x_i[13] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[1] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[0] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.carries[1]
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.ci_local[7] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr1.c_o[7]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.ci_local[7] fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[5] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[4] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[3] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[13] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[2] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[1] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[15] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.SDN[23] y_i[0] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.carries[1] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.carries[1] fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[8]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[7] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[5] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[4] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[13] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[3] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[2] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[15] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[1] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[0] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[9]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[8] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[7] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[5] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[13] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[4] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[3] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[15] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[2] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[1] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[10]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[8] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[7] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[13] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[5] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[4] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[15] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[3] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[2] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[11]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[10] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[8] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[7] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[13] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[5] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[15] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[4] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[3] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[12]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N2 x_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[10] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N5 x_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[8] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N8 x_i[13] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[7] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N11 x_i[15] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[5] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[4] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[5] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[5] fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[13]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N2 x_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[12] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N5 x_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[10] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N8 x_i[13] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N6 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N7 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[8] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[7] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N11 x_i[15] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N9 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N10 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[5] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[14]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N2 x_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[13] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[12] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N5 x_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[11] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[10] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N8 x_i[13] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[9] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[8] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N11 x_i[15] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N9 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N10 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[7] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[6] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.carries[2]
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[7] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.ci_local[7] fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[15]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[14] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[12] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[10] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[8] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[7] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.carries[2] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.carries[2] fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[16]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[14] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[12] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[10] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[8] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[17]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[16] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[14] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[12] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[10] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[18]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[17] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[16] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[14] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[12] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[10] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[19]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[18] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[17] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[16] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[14] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[12] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[20]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N2 x_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[19] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[18] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N5 x_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[17] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[16] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N8 x_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[14] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N11 x_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[12] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_2__br.bb4bh.ci_local[6]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[5] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[5] fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[21]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N2 x_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[20] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[19] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N5 x_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[18] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[17] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N8 x_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N6 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N7 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[16] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N7
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N11 x_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N9 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N10 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[14] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N10
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_2__br.bb4bh.ci_local[7]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[6] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[6] fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[22]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N2 x_i[9] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[21] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[20] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N5 x_i[11] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[19] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[18] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N8 x_i[13] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[17] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[16] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N11 x_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N9 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N10 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[15] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[14] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N10
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.carries[3]
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[7] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.ci_local[7] fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[23]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[9] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[22] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[21] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[11] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[20] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[19] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[13] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[18] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[17] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[15] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[16] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[15] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.carries[3] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.carries[3] fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[24]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[9] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[23] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[22] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[11] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[21] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[20] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[13] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[19] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[18] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[15] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[17] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[16] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[25]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[9] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[24] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[23] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[11] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[22] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[21] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[13] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[20] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[19] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[15] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[18] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[17] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[26]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[9] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[25] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[24] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[11] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[23] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[22] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[13] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[21] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[20] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[15] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[19] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[18] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[27]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[9] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[26] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[25] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[11] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[24] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[23] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[13] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[22] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[21] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[15] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[20] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[19] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.carries[4]
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[28]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[9] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[27] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[26] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[11] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[25] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[24] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[13] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[23] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[22] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[15] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[21] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[20] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.carries[4] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.carries[4] fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[29]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[9] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[28] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[27] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[11] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[26] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[25] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[13] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[24] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[23] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[15] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[22] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[21] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[30]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[9] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[29] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[28] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[11] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[27] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[26] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[13] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[25] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[24] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[15] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[23] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[22] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[31]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[9] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[30] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[29] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[11] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[28] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[27] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[13] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[26] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[25] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[15] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[24] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[23] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[32]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N2 x_i[9] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] y_i[31] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[30] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[11] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[29] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[28] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[13] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[27] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[26] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[15] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[25] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[24] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[33]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N2 x_i[9] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[14] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[13] y_i[31] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N5 x_i[11] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[30] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[16] y_i[29] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N8 x_i[13] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[28] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[19] y_i[27] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N11 x_i[15] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[26] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[22] y_i[25] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.carries[5]
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[5] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.ci_local[5] fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[34]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N3 x_i[9] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N2 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[13] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N6 x_i[11] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N5 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[17] y_i[31] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.SDN[16] y_i[30] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N9 x_i[13] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N8 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[29] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.SDN[19] y_i[28] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N12 x_i[15] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N11 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[27] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.SDN[22] y_i[26] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.carries[5] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.carries[5] fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[35]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[13] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[30] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[19] y_i[29] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N8 x_i[15] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[28] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[22] y_i[27] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[11] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[17] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[16] y_i[31] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.ci_local[1] fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[36]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[11] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N2 fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[16] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[13] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N5 fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[20] y_i[31] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.SDN[19] y_i[30] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N9 x_i[15] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N8 fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[29] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.SDN[22] y_i[28] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr1.rof_5__br.bb4bh.ci_local[3]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.ci_local[2] fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[37]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[13] fi32_m32.brr1.rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[20] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[19] y_i[31] fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N5 x_i[15] fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[30] fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[22] y_i[29] fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.ci_local[3] fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[38]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[13] fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N2 fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[19] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N6 x_i[15] fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N5 fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[23] y_i[31] fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.SDN[22] y_i[30] fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.ci_local[4] fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr1.c_o[39]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N2 x_i[15] fi32_m32.brr1.c_o[40]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[23] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[22] y_i[31] fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0
0 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N3 x_i[15] fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N2 fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[22] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.N0 x_i[17] fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.SDN[26] y_i[0] fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[17] fi32_m32.brr2.rof_0__br.bb4bh.ci_local[3]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[17] fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[17] fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[1] fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[0] fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr2.c_o[3]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[17] fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[2] fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[1] fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N3 x_i[19] fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.SDN[29] y_i[0] fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names x_i[19] fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[19] fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[17] fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[3] fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[2] fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[19] fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[1] fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[0] fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr2.rof_0__br.bb4bh.ci_local[6]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.ci_local[5] fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr2.c_o[5]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.ci_local[5] fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N2 x_i[17] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[4] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[3] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N5 x_i[19] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[2] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[1] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N6 x_i[21] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.SDN[32] y_i[0] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names x_i[21] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names x_i[21] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.ci_local[6] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.ci_local[6] fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[6]
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N2 x_i[17] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[5] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[4] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N5 x_i[19] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[3] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[2] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N8 x_i[21] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[1] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[0] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.carries[1]
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.ci_local[7] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr2.c_o[7]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.ci_local[7] fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[17] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[5] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[19] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[4] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[3] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[21] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[2] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[1] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[23] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.SDN[35] y_i[0] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.carries[1] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.carries[1] fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[8]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[17] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[7] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[19] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[5] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[4] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[21] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[3] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[2] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[23] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[1] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[0] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[9]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[17] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[8] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[7] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[19] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[5] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[21] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[4] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[3] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[23] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[2] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[1] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[10]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[17] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[9] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[8] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[19] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[7] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[21] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[5] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[4] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[23] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[3] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[2] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[11]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[17] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[10] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[9] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[19] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[8] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[7] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[21] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[5] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[23] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[4] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[3] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[12]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N2 x_i[17] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[11] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[10] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N5 x_i[19] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[9] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[8] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N8 x_i[21] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[7] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N11 x_i[23] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[5] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[4] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[5] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[5] fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[13]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N2 x_i[17] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[12] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[11] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N5 x_i[19] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[10] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[9] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N8 x_i[21] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N6 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N7 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[8] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[7] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N11 x_i[23] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N9 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N10 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[5] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[14]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N2 x_i[17] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[13] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[12] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N5 x_i[19] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[11] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[10] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N8 x_i[21] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[9] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[8] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N11 x_i[23] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N9 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N10 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[7] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[6] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.carries[2]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[7] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.ci_local[7] fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[15]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[17] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[14] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[13] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[19] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[12] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[11] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[21] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[10] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[9] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[23] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[8] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[7] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.carries[2] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.carries[2] fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[16]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[17] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[15] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[14] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[19] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[13] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[12] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[21] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[11] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[10] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[23] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[9] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[8] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[17]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[17] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[16] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[15] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[19] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[14] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[13] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[21] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[12] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[11] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[23] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[10] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[9] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[18]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[17] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[17] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[16] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[19] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[15] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[14] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[21] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[13] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[12] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[23] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[11] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[10] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[19]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[17] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[18] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[17] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[19] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[16] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[15] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[21] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[14] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[13] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[23] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[12] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[11] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.carries[3]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[20]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[18] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[16] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[15] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[14] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[23] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[13] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[12] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.carries[3] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.carries[3] fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[21]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[20] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[18] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[16] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[15] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[23] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[14] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[13] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[22]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[20] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[18] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[16] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[23] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[15] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[14] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[23]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[22] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[20] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[18] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[23] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[16] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[15] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[24]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[23] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[22] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[20] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[18] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[23] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[16] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[25]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N2 x_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[24] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[23] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N5 x_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[22] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N8 x_i[21] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[20] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[19] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N11 x_i[23] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[18] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[17] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.carries[4]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[5] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.ci_local[5] fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[26]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[17] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[25] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[24] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[22] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[20] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[18] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.carries[4] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.carries[4] fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[27]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[17] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[26] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[25] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[24] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[22] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[20] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[28]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[17] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[27] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[26] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[25] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[24] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[22] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[20] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[29]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[17] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[28] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[27] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[26] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[25] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[24] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[22] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[30]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N2 x_i[17] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[29] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[28] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[27] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[26] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[25] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[24] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[22] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[31]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N2 x_i[17] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[30] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[29] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N5 x_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[28] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[27] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N8 x_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[26] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[25] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N11 x_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[24] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_4__br.bb4bh.ci_local[6]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[5] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[5] fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[32]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N2 x_i[17] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] y_i[31] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[30] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N5 x_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[29] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[28] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N8 x_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N6 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N7 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[27] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[26] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N7
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N11 x_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N9 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N10 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[25] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[24] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N10
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_4__br.bb4bh.ci_local[7]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[6] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[6] fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[33]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N2 x_i[17] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[26] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[25] y_i[31] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N5 x_i[19] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[30] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[28] y_i[29] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N8 x_i[21] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[28] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[31] y_i[27] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N11 x_i[23] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N9 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N10 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[26] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N9
11 1
.names fi32_m32.SDN[34] y_i[25] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N10
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.carries[5]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[7] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.ci_local[7] fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[34]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N3 x_i[17] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N2 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[25] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N6 x_i[19] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N5 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[29] y_i[31] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.SDN[28] y_i[30] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N9 x_i[21] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N8 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[29] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.SDN[31] y_i[28] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N12 x_i[23] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N11 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[27] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.SDN[34] y_i[26] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.carries[5] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.carries[5] fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[35]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[21] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[30] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[31] y_i[29] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N8 x_i[23] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[28] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[34] y_i[27] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[19] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[29] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[28] y_i[31] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.ci_local[1] fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[36]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[19] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N2 fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[28] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[21] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N5 fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[32] y_i[31] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.SDN[31] y_i[30] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N9 x_i[23] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N8 fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[29] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.SDN[34] y_i[28] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr2.rof_5__br.bb4bh.ci_local[3]
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.ci_local[2] fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[37]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[21] fi32_m32.brr2.rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[32] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[31] y_i[31] fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N5 x_i[23] fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[30] fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[34] y_i[29] fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.ci_local[3] fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[38]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[21] fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N2 fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[31] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N6 x_i[23] fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N5 fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[35] y_i[31] fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.SDN[34] y_i[30] fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.ci_local[4] fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr2.c_o[39]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N2 x_i[23] fi32_m32.brr2.c_o[40]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[35] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[34] y_i[31] fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0
0 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N3 x_i[23] fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N2 fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[34] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.N0 x_i[25] fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.SDN[38] y_i[0] fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[25] fi32_m32.brr3.rof_0__br.bb4bh.ci_local[3]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[25] fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[25] fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[1] fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[0] fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr3.c_o[3]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[25] fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[2] fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[1] fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N3 x_i[27] fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.SDN[41] y_i[0] fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names x_i[27] fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[27] fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[25] fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[3] fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[2] fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[27] fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[1] fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[0] fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr3.rof_0__br.bb4bh.ci_local[6]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.ci_local[5] fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr3.c_o[5]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.ci_local[5] fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N2 x_i[25] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[4] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[3] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N5 x_i[27] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[2] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[1] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N6 x_i[29] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.SDN[44] y_i[0] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names x_i[29] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names x_i[29] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.ci_local[6] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.ci_local[6] fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[6]
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N2 x_i[25] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[5] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[4] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N5 x_i[27] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[3] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[2] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N8 x_i[29] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[1] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[0] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.carries[1]
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.ci_local[7] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr3.c_o[7]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.ci_local[7] fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[25] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[6] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[5] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[27] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[4] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[3] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[29] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[2] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[1] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[31] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.SDN[47] y_i[0] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.carries[1] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.carries[1] fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[8]
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[25] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[7] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[6] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[27] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[5] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[4] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[29] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[3] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[2] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[31] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[1] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[0] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[9]
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[25] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[8] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[7] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[27] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[6] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[5] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[29] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[4] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[3] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[31] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[2] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[1] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[10]
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[25] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[9] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[8] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[27] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[7] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[6] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[29] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[5] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[4] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[31] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[3] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[2] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[11]
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[25] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[10] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[9] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[27] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[8] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[7] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[29] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[6] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[5] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[31] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[4] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[3] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.carries[2]
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[12]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[25] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[11] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[10] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[27] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[9] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[8] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[29] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[7] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[6] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[31] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[5] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[4] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.carries[2] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.carries[2] fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[13]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[25] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[12] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[11] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[27] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[10] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[9] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[29] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[8] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[7] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[31] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[6] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[5] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[14]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[25] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[13] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[12] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[27] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[11] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[10] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[29] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[9] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[8] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[31] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[7] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[6] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[15]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[25] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[14] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[13] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[27] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[12] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[11] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[29] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[10] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[9] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[31] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[8] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[7] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[16]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[25] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[15] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[14] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[27] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[13] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[12] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[29] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[11] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[10] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[31] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[9] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[8] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[17]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N2 x_i[25] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[16] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[15] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N5 x_i[27] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[14] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[13] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N8 x_i[29] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[12] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[11] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N11 x_i[31] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[10] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[9] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.carries[3]
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[5] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.ci_local[5] fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[18]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[25] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[17] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[16] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[27] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[15] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[14] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[29] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[13] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[12] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[31] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[11] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[10] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.carries[3] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.carries[3] fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[19]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[25] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[18] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[17] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[27] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[16] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[15] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[29] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[14] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[13] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[31] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[12] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[11] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[20]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[25] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[19] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[18] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[27] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[17] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[16] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[29] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[15] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[14] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[31] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[13] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[12] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[21]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[25] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[20] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[19] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[27] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[18] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[17] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[29] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[16] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[15] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[31] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[14] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[13] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[22]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[25] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[21] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[20] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[27] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[19] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[18] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[29] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[17] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[16] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[31] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[15] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[14] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[23]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N2 x_i[25] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[22] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[21] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N5 x_i[27] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[20] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[19] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N8 x_i[29] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[18] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[17] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N11 x_i[31] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[16] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[15] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_3__br.bb4bh.ci_local[6]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[5] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[5] fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[24]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N2 x_i[25] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[23] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[22] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N5 x_i[27] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[21] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[20] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N8 x_i[29] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N6 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N7 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[19] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[18] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N7
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N11 x_i[31] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N9 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N10 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[17] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[16] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N10
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_3__br.bb4bh.ci_local[7]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[6] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[6] fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[25]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N2 x_i[25] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[24] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[23] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N5 x_i[27] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[22] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[21] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N8 x_i[29] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[20] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[19] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N11 x_i[31] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N9 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N10 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[18] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[17] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N10
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.carries[4]
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[7] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.ci_local[7] fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[26]
10 1
01 1
.names y_i[31] signed_i fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N1 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[24] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N3 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[23] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[22] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N6 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[21] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[20] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N9 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[19] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[18] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.carries[4] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.carries[4] fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[27]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[26] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[24] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[23] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[22] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[21] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N9 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N10 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[20] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[19] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[28]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N1 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[26] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N3 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[24] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N6 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[23] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[22] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N9 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N10 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[21] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[20] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[29]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[28] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[26] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N6 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N7 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[24] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[23] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N9 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N10 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[22] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[21] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[30]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N2 x_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N1 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[28] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N3 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[26] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N6 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N7 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[24] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N9 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N10 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[23] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[22] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[31]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N2 x_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[30] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N5 x_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N3 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N4 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[28] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N8 x_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N6 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N7 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[26] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N11 x_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N9 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N10 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[24] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[23] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_4__br.bb4bh.ci_local[6]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[5] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[5] fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[32]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N2 x_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N1 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] y_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[30] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N5 x_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N3 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N4 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[28] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N4
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N8 x_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N6 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N7 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[26] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N7
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N11 x_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N9 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N10 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[24] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N10
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_4__br.bb4bh.ci_local[7]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[6] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[6] fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[33]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N2 x_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N1 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[38] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N0
11 1
.names fi32_m32.SDN[37] y_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N5 x_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N3 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N4 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[30] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N3
11 1
.names fi32_m32.SDN[40] y_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N4
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N8 x_i[29] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N6 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N7 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[28] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N6
11 1
.names fi32_m32.SDN[43] y_i[27] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N7
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N11 x_i[31] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N9 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N10 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[26] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N9
11 1
.names fi32_m32.SDN[46] y_i[25] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N10
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.carries[5]
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[7] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.ci_local[7] fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[34]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N3 x_i[25] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N2 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[37] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N6 x_i[27] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N4 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N5 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[41] y_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names fi32_m32.SDN[40] y_i[30] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N9 x_i[29] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N7 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N8 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[29] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names fi32_m32.SDN[43] y_i[28] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N12 x_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N10 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N11 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[27] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names fi32_m32.SDN[46] y_i[26] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.carries[5] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.carries[5] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[35]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[27] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N1 fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[41] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names fi32_m32.SDN[40] y_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[29] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N3 fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N4 fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[30] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names fi32_m32.SDN[43] y_i[29] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N8 x_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N6 fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N7 fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[28] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names fi32_m32.SDN[46] y_i[27] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.ci_local[1] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[36]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[27] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N2 fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[40] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[29] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N4 fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N5 fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[44] y_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names fi32_m32.SDN[43] y_i[30] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N9 x_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N7 fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N8 fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[29] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names fi32_m32.SDN[46] y_i[28] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr3.rof_5__br.bb4bh.ci_local[3]
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.ci_local[2] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[37]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[29] fi32_m32.brr3.rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N1 fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[44] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names fi32_m32.SDN[43] y_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N5 x_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N3 fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N4 fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[30] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names fi32_m32.SDN[46] y_i[29] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.ci_local[3] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[38]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[29] fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N2 fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[43] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N6 x_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N4 fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N5 fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names fi32_m32.SDN[47] y_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names fi32_m32.SDN[46] y_i[30] fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.ci_local[4] fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.brr3.c_o[39]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N2 x_i[31] fi32_m32.brr3.c_o[40]
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N1 fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names fi32_m32.SDN[47] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names fi32_m32.SDN[46] y_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0
0 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N3 x_i[31] fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N0 fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N2 fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names fi32_m32.SDN[46] fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[5] fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[5] fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names x_i[7] fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[7] fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N0 fi32_m32.c42_01s[0]
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_0__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[6] fi32_m32.crr01.rof_0__cr.ci_local[2]
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[6] fi32_m32.crr01.rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.ci_local[1] fi32_m32.crr01.rof_0__cr.rof_1__c.csa_1.N0 fi32_m32.c42_01c[1]
11 1
.names fi32_m32.crr01.rof_0__cr.ci_local[1] fi32_m32.crr01.rof_0__cr.rof_1__c.csa_1.N0 fi32_m32.c42_01s[1]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[7] fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[7] fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N0 fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_0__cr.ci_local[3]
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.ci_local[2] fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.s_o fi32_m32.c42_01c[2]
11 1
.names fi32_m32.crr01.rof_0__cr.ci_local[2] fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.s_o fi32_m32.c42_01s[2]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[8] fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[8] fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N0 fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_0__cr.ci_local[4]
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.ci_local[3] fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.s_o fi32_m32.c42_01c[3]
11 1
.names fi32_m32.crr01.rof_0__cr.ci_local[3] fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.s_o fi32_m32.c42_01s[3]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[9] fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[9] fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N0 fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_0__cr.ci_local[5]
10 1
01 1
.names fi32_m32.brr1.c_o[3] fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[3] fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.ci_local[4] fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_0__cr.ci_local[4] fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N0 fi32_m32.c42_01s[4]
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[4]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[10] fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[10] fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N0 fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_0__cr.ci_local[6]
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.ci_local[5] fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.s_o fi32_m32.c42_01c[5]
11 1
.names fi32_m32.crr01.rof_0__cr.ci_local[5] fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.s_o fi32_m32.c42_01s[5]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[11] fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[11] fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N0 fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_0__cr.ci_local[7]
10 1
01 1
.names fi32_m32.brr1.c_o[5] fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.s_o fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[5] fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.s_o fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.ci_local[6] fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_0__cr.ci_local[6] fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N0 fi32_m32.c42_01s[6]
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[6]
10 1
01 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[12] fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[12] fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N0 fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.carries[1]
10 1
01 1
.names fi32_m32.brr1.c_o[6] fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.s_o fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[6] fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.s_o fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.ci_local[7] fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_0__cr.ci_local[7] fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N0 fi32_m32.c42_01s[7]
10 1
01 1
.names fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[7]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[13] fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[13] fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N0 fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_1__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr1.c_o[7] fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[7] fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.carries[1] fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.carries[1] fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N0 fi32_m32.c42_01s[8]
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[8]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[14] fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[14] fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N0 fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_1__cr.ci_local[2]
10 1
01 1
.names fi32_m32.brr1.c_o[8] fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[8] fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.ci_local[1] fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_1__cr.ci_local[1] fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N0 fi32_m32.c42_01s[9]
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[9]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[15] fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[15] fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N0 fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_1__cr.ci_local[3]
10 1
01 1
.names fi32_m32.brr1.c_o[9] fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[9] fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.ci_local[2] fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_1__cr.ci_local[2] fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N0 fi32_m32.c42_01s[10]
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[10]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[16] fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[16] fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N0 fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_1__cr.ci_local[4]
10 1
01 1
.names fi32_m32.brr1.c_o[10] fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[10] fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.ci_local[3] fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_1__cr.ci_local[3] fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N0 fi32_m32.c42_01s[11]
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[11]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[17] fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[17] fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N0 fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_1__cr.ci_local[5]
10 1
01 1
.names fi32_m32.brr1.c_o[11] fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[11] fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.ci_local[4] fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_1__cr.ci_local[4] fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N0 fi32_m32.c42_01s[12]
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[12]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[18] fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[18] fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N0 fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_1__cr.ci_local[6]
10 1
01 1
.names fi32_m32.brr1.c_o[12] fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[12] fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.ci_local[5] fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_1__cr.ci_local[5] fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N0 fi32_m32.c42_01s[13]
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[13]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[19] fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[19] fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N0 fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_1__cr.ci_local[7]
10 1
01 1
.names fi32_m32.brr1.c_o[13] fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[13] fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.ci_local[6] fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_1__cr.ci_local[6] fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N0 fi32_m32.c42_01s[14]
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[14]
10 1
01 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[20] fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[20] fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N0 fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.carries[2]
10 1
01 1
.names fi32_m32.brr1.c_o[14] fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[14] fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.s_o fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.ci_local[7] fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_1__cr.ci_local[7] fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N0 fi32_m32.c42_01s[15]
10 1
01 1
.names fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[15]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[21] fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[21] fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N0 fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_2__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr1.c_o[15] fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[15] fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.carries[2] fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.carries[2] fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N0 fi32_m32.c42_01s[16]
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[16]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[22] fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[22] fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N0 fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_2__cr.ci_local[2]
10 1
01 1
.names fi32_m32.brr1.c_o[16] fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[16] fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.ci_local[1] fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_2__cr.ci_local[1] fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N0 fi32_m32.c42_01s[17]
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[17]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[23] fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[23] fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N0 fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_2__cr.ci_local[3]
10 1
01 1
.names fi32_m32.brr1.c_o[17] fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[17] fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.ci_local[2] fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_2__cr.ci_local[2] fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N0 fi32_m32.c42_01s[18]
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[18]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[24] fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[24] fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N0 fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_2__cr.ci_local[4]
10 1
01 1
.names fi32_m32.brr1.c_o[18] fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[18] fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.ci_local[3] fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_2__cr.ci_local[3] fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N0 fi32_m32.c42_01s[19]
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[19]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[25] fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[25] fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N0 fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_2__cr.ci_local[5]
10 1
01 1
.names fi32_m32.brr1.c_o[19] fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[19] fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.ci_local[4] fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_2__cr.ci_local[4] fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N0 fi32_m32.c42_01s[20]
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[20]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[26] fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[26] fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N0 fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_2__cr.ci_local[6]
10 1
01 1
.names fi32_m32.brr1.c_o[20] fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[20] fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.ci_local[5] fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_2__cr.ci_local[5] fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N0 fi32_m32.c42_01s[21]
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[21]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[27] fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[27] fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N0 fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_2__cr.ci_local[7]
10 1
01 1
.names fi32_m32.brr1.c_o[21] fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[21] fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.ci_local[6] fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_2__cr.ci_local[6] fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N0 fi32_m32.c42_01s[22]
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[22]
10 1
01 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[28] fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[28] fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N0 fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.carries[3]
10 1
01 1
.names fi32_m32.brr1.c_o[22] fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[22] fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.s_o fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.ci_local[7] fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_2__cr.ci_local[7] fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N0 fi32_m32.c42_01s[23]
10 1
01 1
.names fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_2__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[23]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[29] fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[29] fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N0 fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_3__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr1.c_o[23] fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[23] fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.carries[3] fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.carries[3] fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N0 fi32_m32.c42_01s[24]
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[24]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[30] fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[30] fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N0 fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_3__cr.ci_local[2]
10 1
01 1
.names fi32_m32.brr1.c_o[24] fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[24] fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.ci_local[1] fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_3__cr.ci_local[1] fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N0 fi32_m32.c42_01s[25]
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[25]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[31] fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[31] fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N0 fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_3__cr.ci_local[3]
10 1
01 1
.names fi32_m32.brr1.c_o[25] fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[25] fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.ci_local[2] fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_3__cr.ci_local[2] fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N0 fi32_m32.c42_01s[26]
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[26]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[32] fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[32] fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N0 fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_3__cr.ci_local[4]
10 1
01 1
.names fi32_m32.brr1.c_o[26] fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[26] fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.ci_local[3] fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_3__cr.ci_local[3] fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N0 fi32_m32.c42_01s[27]
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[27]
10 1
01 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[33] fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[33] fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N0 fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.carries[4]
10 1
01 1
.names fi32_m32.brr1.c_o[27] fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[27] fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.ci_local[4] fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_3__cr.ci_local[4] fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N0 fi32_m32.c42_01s[28]
10 1
01 1
.names fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[28]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[34] fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[34] fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N0 fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_4__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr1.c_o[28] fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[28] fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.carries[4] fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.carries[4] fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N0 fi32_m32.c42_01s[29]
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[29]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[35] fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[35] fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N0 fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_4__cr.ci_local[2]
10 1
01 1
.names fi32_m32.brr1.c_o[29] fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[29] fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.ci_local[1] fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_4__cr.ci_local[1] fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N0 fi32_m32.c42_01s[30]
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[30]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[36] fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr0.c_o[36] fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N0 fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_4__cr.ci_local[3]
10 1
01 1
.names fi32_m32.brr1.c_o[30] fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[30] fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.ci_local[2] fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_4__cr.ci_local[2] fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N0 fi32_m32.c42_01s[31]
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[31]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr0.c_o[37] fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 fi32_m32.brr0.c_o[37] fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N0 fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_4__cr.ci_local[4]
10 1
01 1
.names fi32_m32.brr1.c_o[31] fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[31] fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.ci_local[3] fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_4__cr.ci_local[3] fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N0 fi32_m32.c42_01s[32]
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[32]
10 1
01 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr0.c_o[38] fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 fi32_m32.brr0.c_o[38] fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N0 fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr01.rof_4__cr.ci_local[5]
10 1
01 1
.names fi32_m32.brr1.c_o[32] fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[32] fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.ci_local[4] fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_4__cr.ci_local[4] fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N0 fi32_m32.c42_01s[33]
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[33]
10 1
01 1
.names fi32_m32.brr1.c_o[33] fi32_m32.crr01.rof_4__cr.rof_5__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[33] fi32_m32.crr01.rof_4__cr.rof_5__c.csa_1.s_o fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.ci_local[5] fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_4__cr.ci_local[5] fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N0 fi32_m32.c42_01s[34]
10 1
01 1
.names fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[34]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.i[35] fi32_m32.crr01.rof_5__cr.ci_local[1]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr01.i[35] fi32_m32.crr01.rof_5__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.c_o[34] fi32_m32.crr01.rof_5__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[34] fi32_m32.crr01.rof_5__cr.rof_0__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N0 fi32_m32.c42_01s[35]
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[35]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.i[36] fi32_m32.crr01.rof_5__cr.ci_local[2]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr01.i[36] fi32_m32.crr01.rof_5__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.c_o[35] fi32_m32.crr01.rof_5__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[35] fi32_m32.crr01.rof_5__cr.rof_1__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.ci_local[1] fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_5__cr.ci_local[1] fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N0 fi32_m32.c42_01s[36]
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[36]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.i[37] fi32_m32.crr01.rof_5__cr.ci_local[3]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr01.i[37] fi32_m32.crr01.rof_5__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.c_o[36] fi32_m32.crr01.rof_5__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[36] fi32_m32.crr01.rof_5__cr.rof_2__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.ci_local[2] fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_5__cr.ci_local[2] fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N0 fi32_m32.c42_01s[37]
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[37]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.i[38] fi32_m32.crr01.rof_5__cr.ci_local[4]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr01.i[38] fi32_m32.crr01.rof_5__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.c_o[37] fi32_m32.crr01.rof_5__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[37] fi32_m32.crr01.rof_5__cr.rof_3__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.ci_local[3] fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_5__cr.ci_local[3] fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N0 fi32_m32.c42_01s[38]
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[38]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.i[39] fi32_m32.crr01.rof_5__cr.ci_local[5]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr01.i[39] fi32_m32.crr01.rof_5__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.c_o[38] fi32_m32.crr01.rof_5__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[38] fi32_m32.crr01.rof_5__cr.rof_4__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.ci_local[4] fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_5__cr.ci_local[4] fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N0 fi32_m32.c42_01s[39]
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[39]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.crr01.i[40] fi32_m32.crr01.rof_5__cr.ci_local[6]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.crr01.i[40] fi32_m32.crr01.rof_5__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.c_o[39] fi32_m32.crr01.rof_5__cr.rof_5__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[39] fi32_m32.crr01.rof_5__cr.rof_5__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.ci_local[5] fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_5__cr.ci_local[5] fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N0 fi32_m32.c42_01s[40]
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[40]
10 1
01 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.crr01.i[41] fi32_m32.crr01.rof_5__cr.ci_local[7]
11 1
.names fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.crr01.i[41] fi32_m32.crr01.rof_5__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.brr1.c_o[40] fi32_m32.crr01.rof_5__cr.rof_6__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.brr1.c_o[40] fi32_m32.crr01.rof_5__cr.rof_6__c.csa_1.s_o fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.ci_local[6] fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr01.rof_5__cr.ci_local[6] fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N0 fi32_m32.c42_01s[41]
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr01.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_01c[41]
10 1
01 1
.names fi32_m32.crr01.rof_5__cr.ci_local[7] fi32_m32.crr01.rof_5__cr.rof_7__c.csa_1.s_o fi32_m32.c42_01c[42]
11 1
.names fi32_m32.crr01.rof_5__cr.ci_local[7] fi32_m32.crr01.rof_5__cr.rof_7__c.csa_1.s_o fi32_m32.c42_01s[42]
10 1
01 1
.names fi32_m32.c42_01s[8] fi32_m32.c42_01c[7] fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[8] fi32_m32.c42_01c[7] fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names x_i[15] fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[15] fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N0 fi32_m32.c42_03s[0]
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_0__cr.ci_local[1]
10 1
01 1
.names fi32_m32.c42_01s[9] fi32_m32.c42_01c[8] fi32_m32.crr03.rof_0__cr.ci_local[2]
11 1
.names fi32_m32.c42_01s[9] fi32_m32.c42_01c[8] fi32_m32.crr03.rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.ci_local[1] fi32_m32.crr03.rof_0__cr.rof_1__c.csa_1.N0 fi32_m32.c42_03c[1]
11 1
.names fi32_m32.crr03.rof_0__cr.ci_local[1] fi32_m32.crr03.rof_0__cr.rof_1__c.csa_1.N0 fi32_m32.c42_03s[1]
10 1
01 1
.names fi32_m32.c42_01s[10] fi32_m32.c42_01c[9] fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[10] fi32_m32.c42_01c[9] fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N0 fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_0__cr.ci_local[3]
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.ci_local[2] fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.s_o fi32_m32.c42_03c[2]
11 1
.names fi32_m32.crr03.rof_0__cr.ci_local[2] fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.s_o fi32_m32.c42_03s[2]
10 1
01 1
.names fi32_m32.c42_01s[11] fi32_m32.c42_01c[10] fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[11] fi32_m32.c42_01c[10] fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N0 fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_0__cr.ci_local[4]
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.ci_local[3] fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.s_o fi32_m32.c42_03c[3]
11 1
.names fi32_m32.crr03.rof_0__cr.ci_local[3] fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.s_o fi32_m32.c42_03s[3]
10 1
01 1
.names fi32_m32.c42_01s[12] fi32_m32.c42_01c[11] fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[12] fi32_m32.c42_01c[11] fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N0 fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_0__cr.ci_local[5]
10 1
01 1
.names fi32_m32.brr2.c_o[3] fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr2.c_o[3] fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.ci_local[4] fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_0__cr.ci_local[4] fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N0 fi32_m32.c42_03s[4]
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[4]
10 1
01 1
.names fi32_m32.c42_01s[13] fi32_m32.c42_01c[12] fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[13] fi32_m32.c42_01c[12] fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N0 fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_0__cr.ci_local[6]
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.ci_local[5] fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.s_o fi32_m32.c42_03c[5]
11 1
.names fi32_m32.crr03.rof_0__cr.ci_local[5] fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.s_o fi32_m32.c42_03s[5]
10 1
01 1
.names fi32_m32.c42_01s[14] fi32_m32.c42_01c[13] fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[14] fi32_m32.c42_01c[13] fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N0 fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_0__cr.ci_local[7]
10 1
01 1
.names fi32_m32.brr2.c_o[5] fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.s_o fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.brr2.c_o[5] fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.s_o fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.ci_local[6] fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_0__cr.ci_local[6] fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N0 fi32_m32.c42_03s[6]
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[6]
10 1
01 1
.names fi32_m32.c42_01s[15] fi32_m32.c42_01c[14] fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[15] fi32_m32.c42_01c[14] fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N0 fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.carries[1]
10 1
01 1
.names fi32_m32.brr2.c_o[6] fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.s_o fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.brr2.c_o[6] fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.s_o fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.ci_local[7] fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_0__cr.ci_local[7] fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N0 fi32_m32.c42_03s[7]
10 1
01 1
.names fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[7]
10 1
01 1
.names fi32_m32.c42_01s[16] fi32_m32.c42_01c[15] fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[16] fi32_m32.c42_01c[15] fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[0] fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[0] fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N0 fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_1__cr.ci_local[1]
10 1
01 1
.names fi32_m32.crr03.carries[1] fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.s_o fi32_m32.c42_03c[8]
11 1
.names fi32_m32.crr03.carries[1] fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.s_o fi32_m32.c42_03s[8]
10 1
01 1
.names fi32_m32.c42_01s[17] fi32_m32.c42_01c[16] fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[17] fi32_m32.c42_01c[16] fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[1] fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[1] fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N0 fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_1__cr.ci_local[2]
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.ci_local[1] fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.s_o fi32_m32.c42_03c[9]
11 1
.names fi32_m32.crr03.rof_1__cr.ci_local[1] fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.s_o fi32_m32.c42_03s[9]
10 1
01 1
.names fi32_m32.c42_01s[18] fi32_m32.c42_01c[17] fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[18] fi32_m32.c42_01c[17] fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[2] fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[2] fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N0 fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_1__cr.ci_local[3]
10 1
01 1
.names fi32_m32.c42_23c[1] fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[1] fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.ci_local[2] fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_1__cr.ci_local[2] fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N0 fi32_m32.c42_03s[10]
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[10]
10 1
01 1
.names fi32_m32.c42_01s[19] fi32_m32.c42_01c[18] fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[19] fi32_m32.c42_01c[18] fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[3] fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[3] fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N0 fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_1__cr.ci_local[4]
10 1
01 1
.names fi32_m32.c42_23c[2] fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[2] fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.ci_local[3] fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_1__cr.ci_local[3] fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N0 fi32_m32.c42_03s[11]
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[11]
10 1
01 1
.names fi32_m32.c42_01s[20] fi32_m32.c42_01c[19] fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[20] fi32_m32.c42_01c[19] fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[4] fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[4] fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N0 fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_1__cr.ci_local[5]
10 1
01 1
.names fi32_m32.c42_23c[3] fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[3] fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.ci_local[4] fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_1__cr.ci_local[4] fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N0 fi32_m32.c42_03s[12]
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[12]
10 1
01 1
.names fi32_m32.c42_01s[21] fi32_m32.c42_01c[20] fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[21] fi32_m32.c42_01c[20] fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[5] fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[5] fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N0 fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_1__cr.ci_local[6]
10 1
01 1
.names fi32_m32.c42_23c[4] fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[4] fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.ci_local[5] fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_1__cr.ci_local[5] fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N0 fi32_m32.c42_03s[13]
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[13]
10 1
01 1
.names fi32_m32.c42_01s[22] fi32_m32.c42_01c[21] fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[22] fi32_m32.c42_01c[21] fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[6] fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[6] fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N0 fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_1__cr.ci_local[7]
10 1
01 1
.names fi32_m32.c42_23c[5] fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[5] fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.ci_local[6] fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_1__cr.ci_local[6] fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N0 fi32_m32.c42_03s[14]
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[14]
10 1
01 1
.names fi32_m32.c42_01s[23] fi32_m32.c42_01c[22] fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[23] fi32_m32.c42_01c[22] fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[7] fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[7] fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N0 fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.carries[2]
10 1
01 1
.names fi32_m32.c42_23c[6] fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[6] fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.s_o fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.ci_local[7] fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_1__cr.ci_local[7] fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N0 fi32_m32.c42_03s[15]
10 1
01 1
.names fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[15]
10 1
01 1
.names fi32_m32.c42_01s[24] fi32_m32.c42_01c[23] fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[24] fi32_m32.c42_01c[23] fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[8] fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[8] fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N0 fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_2__cr.ci_local[1]
10 1
01 1
.names fi32_m32.c42_23c[7] fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[7] fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.carries[2] fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.carries[2] fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N0 fi32_m32.c42_03s[16]
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[16]
10 1
01 1
.names fi32_m32.c42_01s[25] fi32_m32.c42_01c[24] fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[25] fi32_m32.c42_01c[24] fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[9] fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[9] fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N0 fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_2__cr.ci_local[2]
10 1
01 1
.names fi32_m32.c42_23c[8] fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[8] fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.ci_local[1] fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_2__cr.ci_local[1] fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N0 fi32_m32.c42_03s[17]
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[17]
10 1
01 1
.names fi32_m32.c42_01s[26] fi32_m32.c42_01c[25] fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[26] fi32_m32.c42_01c[25] fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[10] fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[10] fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N0 fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_2__cr.ci_local[3]
10 1
01 1
.names fi32_m32.c42_23c[9] fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[9] fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.ci_local[2] fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_2__cr.ci_local[2] fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N0 fi32_m32.c42_03s[18]
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[18]
10 1
01 1
.names fi32_m32.c42_01s[27] fi32_m32.c42_01c[26] fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[27] fi32_m32.c42_01c[26] fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[11] fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[11] fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N0 fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_2__cr.ci_local[4]
10 1
01 1
.names fi32_m32.c42_23c[10] fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[10] fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.ci_local[3] fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_2__cr.ci_local[3] fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N0 fi32_m32.c42_03s[19]
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[19]
10 1
01 1
.names fi32_m32.c42_01s[28] fi32_m32.c42_01c[27] fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[28] fi32_m32.c42_01c[27] fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[12] fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[12] fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N0 fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.carries[3]
10 1
01 1
.names fi32_m32.c42_23c[11] fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[11] fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.ci_local[4] fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_2__cr.ci_local[4] fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N0 fi32_m32.c42_03s[20]
10 1
01 1
.names fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[20]
10 1
01 1
.names fi32_m32.c42_01s[29] fi32_m32.c42_01c[28] fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[29] fi32_m32.c42_01c[28] fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[13] fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[13] fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N0 fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_3__cr.ci_local[1]
10 1
01 1
.names fi32_m32.c42_23c[12] fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[12] fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.carries[3] fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.carries[3] fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N0 fi32_m32.c42_03s[21]
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[21]
10 1
01 1
.names fi32_m32.c42_01s[30] fi32_m32.c42_01c[29] fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[30] fi32_m32.c42_01c[29] fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[14] fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[14] fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N0 fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_3__cr.ci_local[2]
10 1
01 1
.names fi32_m32.c42_23c[13] fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[13] fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.ci_local[1] fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_3__cr.ci_local[1] fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N0 fi32_m32.c42_03s[22]
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[22]
10 1
01 1
.names fi32_m32.c42_01s[31] fi32_m32.c42_01c[30] fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[31] fi32_m32.c42_01c[30] fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[15] fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[15] fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N0 fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_3__cr.ci_local[3]
10 1
01 1
.names fi32_m32.c42_23c[14] fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[14] fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.ci_local[2] fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_3__cr.ci_local[2] fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N0 fi32_m32.c42_03s[23]
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[23]
10 1
01 1
.names fi32_m32.c42_01s[32] fi32_m32.c42_01c[31] fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[32] fi32_m32.c42_01c[31] fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[16] fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[16] fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N0 fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_3__cr.ci_local[4]
10 1
01 1
.names fi32_m32.c42_23c[15] fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[15] fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.ci_local[3] fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_3__cr.ci_local[3] fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N0 fi32_m32.c42_03s[24]
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[24]
10 1
01 1
.names fi32_m32.c42_01s[33] fi32_m32.c42_01c[32] fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[33] fi32_m32.c42_01c[32] fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[17] fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[17] fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N0 fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_3__cr.ci_local[5]
10 1
01 1
.names fi32_m32.c42_23c[16] fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[16] fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.ci_local[4] fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_3__cr.ci_local[4] fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N0 fi32_m32.c42_03s[25]
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[25]
10 1
01 1
.names fi32_m32.c42_01s[34] fi32_m32.c42_01c[33] fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[34] fi32_m32.c42_01c[33] fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[18] fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[18] fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N0 fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.carries[4]
10 1
01 1
.names fi32_m32.c42_23c[17] fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[17] fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.ci_local[5] fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_3__cr.ci_local[5] fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N0 fi32_m32.c42_03s[26]
10 1
01 1
.names fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[26]
10 1
01 1
.names fi32_m32.c42_01s[35] fi32_m32.c42_01c[34] fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[35] fi32_m32.c42_01c[34] fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[19] fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[19] fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N0 fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_4__cr.ci_local[1]
10 1
01 1
.names fi32_m32.c42_23c[18] fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[18] fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.carries[4] fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.carries[4] fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N0 fi32_m32.c42_03s[27]
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[27]
10 1
01 1
.names fi32_m32.c42_01s[36] fi32_m32.c42_01c[35] fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[36] fi32_m32.c42_01c[35] fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[20] fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[20] fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N0 fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_4__cr.ci_local[2]
10 1
01 1
.names fi32_m32.c42_23c[19] fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[19] fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.ci_local[1] fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_4__cr.ci_local[1] fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N0 fi32_m32.c42_03s[28]
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[28]
10 1
01 1
.names fi32_m32.c42_01s[37] fi32_m32.c42_01c[36] fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[37] fi32_m32.c42_01c[36] fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[21] fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[21] fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N0 fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_4__cr.ci_local[3]
10 1
01 1
.names fi32_m32.c42_23c[20] fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[20] fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.ci_local[2] fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_4__cr.ci_local[2] fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N0 fi32_m32.c42_03s[29]
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[29]
10 1
01 1
.names fi32_m32.c42_01s[38] fi32_m32.c42_01c[37] fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[38] fi32_m32.c42_01c[37] fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[22] fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[22] fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N0 fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_4__cr.ci_local[4]
10 1
01 1
.names fi32_m32.c42_23c[21] fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[21] fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.ci_local[3] fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_4__cr.ci_local[3] fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N0 fi32_m32.c42_03s[30]
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[30]
10 1
01 1
.names fi32_m32.c42_01s[39] fi32_m32.c42_01c[38] fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[39] fi32_m32.c42_01c[38] fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[23] fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[23] fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N0 fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_4__cr.ci_local[5]
10 1
01 1
.names fi32_m32.c42_23c[22] fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[22] fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.ci_local[4] fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_4__cr.ci_local[4] fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N0 fi32_m32.c42_03s[31]
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[31]
10 1
01 1
.names fi32_m32.c42_01s[40] fi32_m32.c42_01c[39] fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[40] fi32_m32.c42_01c[39] fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[24] fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[24] fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N0 fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_4__cr.ci_local[6]
10 1
01 1
.names fi32_m32.c42_23c[23] fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[23] fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.ci_local[5] fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_4__cr.ci_local[5] fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N0 fi32_m32.c42_03s[32]
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[32]
10 1
01 1
.names fi32_m32.c42_01s[41] fi32_m32.c42_01c[40] fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[41] fi32_m32.c42_01c[40] fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[25] fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[25] fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N0 fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_4__cr.ci_local[7]
10 1
01 1
.names fi32_m32.c42_23c[24] fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[24] fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.ci_local[6] fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_4__cr.ci_local[6] fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N0 fi32_m32.c42_03s[33]
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[33]
10 1
01 1
.names fi32_m32.c42_01s[42] fi32_m32.c42_01c[41] fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[42] fi32_m32.c42_01c[41] fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[26] fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[26] fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N0 fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.carries[5]
10 1
01 1
.names fi32_m32.c42_23c[25] fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[25] fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.s_o fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.ci_local[7] fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_4__cr.ci_local[7] fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N0 fi32_m32.c42_03s[34]
10 1
01 1
.names fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[34]
10 1
01 1
.names fi32_m32.c42_01s[43] fi32_m32.c42_01c[42] fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.c42_01s[43] fi32_m32.c42_01c[42] fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[27] fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[27] fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N0 fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_5__cr.ci_local[1]
10 1
01 1
.names fi32_m32.c42_23c[26] fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[26] fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.carries[5] fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.carries[5] fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N0 fi32_m32.c42_03s[35]
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[35]
10 1
01 1
.names fi32_m32.crr03.i[36] fi32_m32.c42_01c[43] fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.crr03.i[36] fi32_m32.c42_01c[43] fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.c42_23s[28] fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_23s[28] fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N0 fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr03.rof_5__cr.ci_local[2]
10 1
01 1
.names fi32_m32.c42_23c[27] fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[27] fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.ci_local[1] fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_5__cr.ci_local[1] fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N0 fi32_m32.c42_03s[36]
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[36]
10 1
01 1
.names fi32_m32.c42_23s[29] fi32_m32.crr03.i[37] fi32_m32.crr03.rof_5__cr.ci_local[3]
11 1
.names fi32_m32.c42_23s[29] fi32_m32.crr03.i[37] fi32_m32.crr03.rof_5__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[28] fi32_m32.crr03.rof_5__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[28] fi32_m32.crr03.rof_5__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.ci_local[2] fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_5__cr.ci_local[2] fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N0 fi32_m32.c42_03s[37]
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[37]
10 1
01 1
.names fi32_m32.c42_23s[30] fi32_m32.crr03.i[38] fi32_m32.crr03.rof_5__cr.ci_local[4]
11 1
.names fi32_m32.c42_23s[30] fi32_m32.crr03.i[38] fi32_m32.crr03.rof_5__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[29] fi32_m32.crr03.rof_5__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[29] fi32_m32.crr03.rof_5__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.ci_local[3] fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_5__cr.ci_local[3] fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N0 fi32_m32.c42_03s[38]
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[38]
10 1
01 1
.names fi32_m32.c42_23s[31] fi32_m32.crr03.i[39] fi32_m32.crr03.rof_5__cr.ci_local[5]
11 1
.names fi32_m32.c42_23s[31] fi32_m32.crr03.i[39] fi32_m32.crr03.rof_5__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[30] fi32_m32.crr03.rof_5__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[30] fi32_m32.crr03.rof_5__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.ci_local[4] fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_5__cr.ci_local[4] fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N0 fi32_m32.c42_03s[39]
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[39]
10 1
01 1
.names fi32_m32.c42_23s[32] fi32_m32.crr03.i[40] fi32_m32.crr03.rof_5__cr.ci_local[6]
11 1
.names fi32_m32.c42_23s[32] fi32_m32.crr03.i[40] fi32_m32.crr03.rof_5__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[31] fi32_m32.crr03.rof_5__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[31] fi32_m32.crr03.rof_5__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.ci_local[5] fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_5__cr.ci_local[5] fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N0 fi32_m32.c42_03s[40]
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[40]
10 1
01 1
.names fi32_m32.c42_23s[33] fi32_m32.crr03.i[41] fi32_m32.crr03.rof_5__cr.ci_local[7]
11 1
.names fi32_m32.c42_23s[33] fi32_m32.crr03.i[41] fi32_m32.crr03.rof_5__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[32] fi32_m32.crr03.rof_5__cr.rof_6__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[32] fi32_m32.crr03.rof_5__cr.rof_6__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.ci_local[6] fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_5__cr.ci_local[6] fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N0 fi32_m32.c42_03s[41]
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[41]
10 1
01 1
.names fi32_m32.c42_23s[34] fi32_m32.crr03.i[42] fi32_m32.crr03.carries[6]
11 1
.names fi32_m32.c42_23s[34] fi32_m32.crr03.i[42] fi32_m32.crr03.rof_5__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[33] fi32_m32.crr03.rof_5__cr.rof_7__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[33] fi32_m32.crr03.rof_5__cr.rof_7__c.csa_1.s_o fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.ci_local[7] fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_5__cr.ci_local[7] fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N0 fi32_m32.c42_03s[42]
10 1
01 1
.names fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[42]
10 1
01 1
.names fi32_m32.c42_23s[35] fi32_m32.crr03.i[43] fi32_m32.crr03.rof_6__cr.ci_local[1]
11 1
.names fi32_m32.c42_23s[35] fi32_m32.crr03.i[43] fi32_m32.crr03.rof_6__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[34] fi32_m32.crr03.rof_6__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[34] fi32_m32.crr03.rof_6__cr.rof_0__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.carries[6] fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.carries[6] fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N0 fi32_m32.c42_03s[43]
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[43]
10 1
01 1
.names fi32_m32.c42_23s[36] fi32_m32.crr03.i[44] fi32_m32.crr03.rof_6__cr.ci_local[2]
11 1
.names fi32_m32.c42_23s[36] fi32_m32.crr03.i[44] fi32_m32.crr03.rof_6__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[35] fi32_m32.crr03.rof_6__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[35] fi32_m32.crr03.rof_6__cr.rof_1__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.ci_local[1] fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_6__cr.ci_local[1] fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N0 fi32_m32.c42_03s[44]
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[44]
10 1
01 1
.names fi32_m32.c42_23s[37] fi32_m32.crr03.i[45] fi32_m32.crr03.rof_6__cr.ci_local[3]
11 1
.names fi32_m32.c42_23s[37] fi32_m32.crr03.i[45] fi32_m32.crr03.rof_6__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[36] fi32_m32.crr03.rof_6__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[36] fi32_m32.crr03.rof_6__cr.rof_2__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.ci_local[2] fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_6__cr.ci_local[2] fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N0 fi32_m32.c42_03s[45]
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[45]
10 1
01 1
.names fi32_m32.c42_23s[38] fi32_m32.crr03.i[46] fi32_m32.crr03.rof_6__cr.ci_local[4]
11 1
.names fi32_m32.c42_23s[38] fi32_m32.crr03.i[46] fi32_m32.crr03.rof_6__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[37] fi32_m32.crr03.rof_6__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[37] fi32_m32.crr03.rof_6__cr.rof_3__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.ci_local[3] fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_6__cr.ci_local[3] fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N0 fi32_m32.c42_03s[46]
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[46]
10 1
01 1
.names fi32_m32.c42_23s[39] fi32_m32.crr03.i[47] fi32_m32.crr03.rof_6__cr.ci_local[5]
11 1
.names fi32_m32.c42_23s[39] fi32_m32.crr03.i[47] fi32_m32.crr03.rof_6__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[38] fi32_m32.crr03.rof_6__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[38] fi32_m32.crr03.rof_6__cr.rof_4__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.ci_local[4] fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_6__cr.ci_local[4] fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N0 fi32_m32.c42_03s[47]
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[47]
10 1
01 1
.names fi32_m32.c42_23s[40] fi32_m32.crr03.i[48] fi32_m32.crr03.rof_6__cr.ci_local[6]
11 1
.names fi32_m32.c42_23s[40] fi32_m32.crr03.i[48] fi32_m32.crr03.rof_6__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[39] fi32_m32.crr03.rof_6__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.c42_23c[39] fi32_m32.crr03.rof_6__cr.rof_5__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.ci_local[5] fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr03.rof_6__cr.ci_local[5] fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N0 fi32_m32.c42_03s[48]
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr03.\rof_6__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_03c[48]
10 1
01 1
.names fi32_m32.c42_23s[41] fi32_m32.crr03.i[49] fi32_m32.crr03.rof_6__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.c42_23c[40] fi32_m32.crr03.rof_6__cr.rof_6__c.csa_1.s_o fi32_m32.crr03.rof_6__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr03.rof_6__cr.ci_local[6] fi32_m32.crr03.rof_6__cr.rof_6__c.csa_2.N0 fi32_m32.c42_03s[49]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[7] fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[7] fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names x_i[23] fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[23] fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N0 fi32_m32.c42_23s[0]
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_0__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[8] fi32_m32.crr23.rof_0__cr.ci_local[2]
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[8] fi32_m32.crr23.rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.ci_local[1] fi32_m32.crr23.rof_0__cr.rof_1__c.csa_1.N0 fi32_m32.c42_23c[1]
11 1
.names fi32_m32.crr23.rof_0__cr.ci_local[1] fi32_m32.crr23.rof_0__cr.rof_1__c.csa_1.N0 fi32_m32.c42_23s[1]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[9] fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[9] fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N0 fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_0__cr.ci_local[3]
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.ci_local[2] fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.s_o fi32_m32.c42_23c[2]
11 1
.names fi32_m32.crr23.rof_0__cr.ci_local[2] fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.s_o fi32_m32.c42_23s[2]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[10] fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[10] fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N0 fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_0__cr.ci_local[4]
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.ci_local[3] fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.s_o fi32_m32.c42_23c[3]
11 1
.names fi32_m32.crr23.rof_0__cr.ci_local[3] fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.s_o fi32_m32.c42_23s[3]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[11] fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[11] fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N0 fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_0__cr.ci_local[5]
10 1
01 1
.names fi32_m32.brr3.c_o[3] fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[3] fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.ci_local[4] fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_0__cr.ci_local[4] fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N0 fi32_m32.c42_23s[4]
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[4]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[12] fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[12] fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N0 fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_0__cr.ci_local[6]
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.ci_local[5] fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.s_o fi32_m32.c42_23c[5]
11 1
.names fi32_m32.crr23.rof_0__cr.ci_local[5] fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.s_o fi32_m32.c42_23s[5]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[13] fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[13] fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N0 fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_0__cr.ci_local[7]
10 1
01 1
.names fi32_m32.brr3.c_o[5] fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.s_o fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[5] fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.s_o fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.ci_local[6] fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_0__cr.ci_local[6] fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N0 fi32_m32.c42_23s[6]
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[6]
10 1
01 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[14] fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[14] fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N0 fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.carries[1]
10 1
01 1
.names fi32_m32.brr3.c_o[6] fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.s_o fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[6] fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.s_o fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.ci_local[7] fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_0__cr.ci_local[7] fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N0 fi32_m32.c42_23s[7]
10 1
01 1
.names fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[7]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[15] fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[15] fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N0 fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_1__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr3.c_o[7] fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[7] fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.carries[1] fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.carries[1] fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N0 fi32_m32.c42_23s[8]
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[8]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[16] fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[16] fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N0 fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_1__cr.ci_local[2]
10 1
01 1
.names fi32_m32.brr3.c_o[8] fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[8] fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.ci_local[1] fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_1__cr.ci_local[1] fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N0 fi32_m32.c42_23s[9]
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[9]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[17] fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[17] fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N0 fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_1__cr.ci_local[3]
10 1
01 1
.names fi32_m32.brr3.c_o[9] fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[9] fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.ci_local[2] fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_1__cr.ci_local[2] fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N0 fi32_m32.c42_23s[10]
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[10]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[18] fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[18] fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N0 fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_1__cr.ci_local[4]
10 1
01 1
.names fi32_m32.brr3.c_o[10] fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[10] fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.ci_local[3] fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_1__cr.ci_local[3] fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N0 fi32_m32.c42_23s[11]
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[11]
10 1
01 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[19] fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[19] fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N0 fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.carries[2]
10 1
01 1
.names fi32_m32.brr3.c_o[11] fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[11] fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.ci_local[4] fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_1__cr.ci_local[4] fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N0 fi32_m32.c42_23s[12]
10 1
01 1
.names fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[12]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[20] fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[20] fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N0 fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_2__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr3.c_o[12] fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[12] fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.carries[2] fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.carries[2] fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N0 fi32_m32.c42_23s[13]
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[13]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[21] fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[21] fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N0 fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_2__cr.ci_local[2]
10 1
01 1
.names fi32_m32.brr3.c_o[13] fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[13] fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.ci_local[1] fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_2__cr.ci_local[1] fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N0 fi32_m32.c42_23s[14]
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[14]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[22] fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[22] fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N0 fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_2__cr.ci_local[3]
10 1
01 1
.names fi32_m32.brr3.c_o[14] fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[14] fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.ci_local[2] fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_2__cr.ci_local[2] fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N0 fi32_m32.c42_23s[15]
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[15]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[23] fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[23] fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N0 fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_2__cr.ci_local[4]
10 1
01 1
.names fi32_m32.brr3.c_o[15] fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[15] fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.ci_local[3] fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_2__cr.ci_local[3] fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N0 fi32_m32.c42_23s[16]
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[16]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[24] fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[24] fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N0 fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_2__cr.ci_local[5]
10 1
01 1
.names fi32_m32.brr3.c_o[16] fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[16] fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.ci_local[4] fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_2__cr.ci_local[4] fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N0 fi32_m32.c42_23s[17]
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[17]
10 1
01 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[25] fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[25] fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N0 fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.carries[3]
10 1
01 1
.names fi32_m32.brr3.c_o[17] fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[17] fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.s_o fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.ci_local[5] fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_2__cr.ci_local[5] fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N0 fi32_m32.c42_23s[18]
10 1
01 1
.names fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[18]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[26] fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[26] fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N0 fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_3__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr3.c_o[18] fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[18] fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.carries[3] fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.carries[3] fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N0 fi32_m32.c42_23s[19]
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[19]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[27] fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[27] fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N0 fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_3__cr.ci_local[2]
10 1
01 1
.names fi32_m32.brr3.c_o[19] fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[19] fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.ci_local[1] fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_3__cr.ci_local[1] fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N0 fi32_m32.c42_23s[20]
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[20]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[28] fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[28] fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N0 fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_3__cr.ci_local[3]
10 1
01 1
.names fi32_m32.brr3.c_o[20] fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[20] fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.ci_local[2] fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_3__cr.ci_local[2] fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N0 fi32_m32.c42_23s[21]
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[21]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[29] fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[29] fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N0 fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_3__cr.ci_local[4]
10 1
01 1
.names fi32_m32.brr3.c_o[21] fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[21] fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.ci_local[3] fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_3__cr.ci_local[3] fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N0 fi32_m32.c42_23s[22]
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[22]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[30] fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[30] fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N0 fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_3__cr.ci_local[5]
10 1
01 1
.names fi32_m32.brr3.c_o[22] fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[22] fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.ci_local[4] fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_3__cr.ci_local[4] fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N0 fi32_m32.c42_23s[23]
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[23]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[31] fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[31] fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N0 fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_3__cr.ci_local[6]
10 1
01 1
.names fi32_m32.brr3.c_o[23] fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[23] fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.ci_local[5] fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_3__cr.ci_local[5] fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N0 fi32_m32.c42_23s[24]
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[24]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[32] fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[32] fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N0 fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_3__cr.ci_local[7]
10 1
01 1
.names fi32_m32.brr3.c_o[24] fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[24] fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.ci_local[6] fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_3__cr.ci_local[6] fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N0 fi32_m32.c42_23s[25]
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[25]
10 1
01 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[33] fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[33] fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N0 fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.carries[4]
10 1
01 1
.names fi32_m32.brr3.c_o[25] fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[25] fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.s_o fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.ci_local[7] fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_3__cr.ci_local[7] fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N0 fi32_m32.c42_23s[26]
10 1
01 1
.names fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_3__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[26]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[34] fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[34] fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N0 fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_4__cr.ci_local[1]
10 1
01 1
.names fi32_m32.brr3.c_o[26] fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[26] fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.carries[4] fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.carries[4] fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N0 fi32_m32.c42_23s[27]
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[27]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[35] fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[35] fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N0 fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_4__cr.ci_local[2]
10 1
01 1
.names fi32_m32.brr3.c_o[27] fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[27] fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.ci_local[1] fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_4__cr.ci_local[1] fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N0 fi32_m32.c42_23s[28]
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[28]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[36] fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[36] fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N0 fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_4__cr.ci_local[3]
10 1
01 1
.names fi32_m32.brr3.c_o[28] fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[28] fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.ci_local[2] fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_4__cr.ci_local[2] fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N0 fi32_m32.c42_23s[29]
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[29]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[37] fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[37] fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N0 fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_4__cr.ci_local[4]
10 1
01 1
.names fi32_m32.brr3.c_o[29] fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[29] fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.ci_local[3] fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_4__cr.ci_local[3] fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N0 fi32_m32.c42_23s[30]
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[30]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[38] fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.brr2.c_o[38] fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N0 fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_4__cr.ci_local[5]
10 1
01 1
.names fi32_m32.brr3.c_o[30] fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[30] fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.ci_local[4] fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_4__cr.ci_local[4] fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N0 fi32_m32.c42_23s[31]
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[31]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr2.c_o[39] fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.brr2.c_o[39] fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N0 fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_4__cr.ci_local[6]
10 1
01 1
.names fi32_m32.brr3.c_o[31] fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[31] fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.ci_local[5] fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_4__cr.ci_local[5] fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N0 fi32_m32.c42_23s[32]
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[32]
10 1
01 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr2.c_o[40] fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N1
11 1
.names fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.brr2.c_o[40] fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N0 fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.crr23.rof_4__cr.ci_local[7]
10 1
01 1
.names fi32_m32.brr3.c_o[32] fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[32] fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.ci_local[6] fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_4__cr.ci_local[6] fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N0 fi32_m32.c42_23s[33]
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[33]
10 1
01 1
.names fi32_m32.brr3.c_o[33] fi32_m32.crr23.rof_4__cr.rof_7__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[33] fi32_m32.crr23.rof_4__cr.rof_7__c.csa_1.s_o fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N0
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.ci_local[7] fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.crr23.rof_4__cr.ci_local[7] fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N0 fi32_m32.c42_23s[34]
10 1
01 1
.names fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[34]
10 1
01 1
.names fi32_m32.brr3.c_o[34] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N1
11 1
.names fi32_m32.brr3.c_o[34] fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N0 $flatten\fi32_m32.\crr23.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N0 fi32_m32.c42_23s[35]
10 1
01 1
.names fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N1 $flatten\fi32_m32.\crr23.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.c42_23c[35]
10 1
01 1
.names fi32_m32.brr3.c_o[35] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.c42_23c[36]
11 1
.names fi32_m32.brr3.c_o[35] fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o fi32_m32.c42_23s[36]
10 1
01 1
.names fi32_m32.brr3.c_o[36] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.c42_23c[37]
11 1
.names fi32_m32.brr3.c_o[36] fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o fi32_m32.c42_23s[37]
10 1
01 1
.names fi32_m32.brr3.c_o[37] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.c42_23c[38]
11 1
.names fi32_m32.brr3.c_o[37] fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o fi32_m32.c42_23s[38]
10 1
01 1
.names fi32_m32.brr3.c_o[38] fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.c42_23c[39]
11 1
.names fi32_m32.brr3.c_o[38] fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o fi32_m32.c42_23s[39]
10 1
01 1
.names fi32_m32.brr3.c_o[39] fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.c42_23c[40]
11 1
.names fi32_m32.brr3.c_o[39] fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 fi32_m32.c42_23s[40]
10 1
01 1
.names fi32_m32.brr3.c_o[40] fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 fi32_m32.c42_23s[41]
10 1
01 1
.names fi32_m32.gb.a_i[0] fi32_m32.c42_03s_r[16] fi32_m32.gb.rof_0__rof_0__csa.N1
11 1
.names fi32_m32.gb.a_i[0] fi32_m32.c42_03s_r[16] fi32_m32.gb.rof_0__rof_0__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[15] fi32_m32.gb.rof_0__rof_0__csa.N0 $flatten\fi32_m32.\gb.\rof_0__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[15] fi32_m32.gb.rof_0__rof_0__csa.N0 fi32_m32.gb.rof_0__rof_0__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_0__rof_0__csa.N1 $flatten\fi32_m32.\gb.\rof_0__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[0]
10 1
01 1
.names fi32_m32.c42_03c_r[16] fi32_m32.c42_03s_r[17] fi32_m32.gb.c_o[1]
11 1
.names fi32_m32.c42_03c_r[16] fi32_m32.c42_03s_r[17] fi32_m32.gb.rof_0__rof_1__csa.s_o
10 1
01 1
.names fi32_m32.gb.a_i[2] fi32_m32.c42_03s_r[18] fi32_m32.gb.rof_0__rof_2__csa.N1
11 1
.names fi32_m32.gb.a_i[2] fi32_m32.c42_03s_r[18] fi32_m32.gb.rof_0__rof_2__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[17] fi32_m32.gb.rof_0__rof_2__csa.N0 $flatten\fi32_m32.\gb.\rof_0__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[17] fi32_m32.gb.rof_0__rof_2__csa.N0 fi32_m32.gb.rof_0__rof_2__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_0__rof_2__csa.N1 $flatten\fi32_m32.\gb.\rof_0__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[2]
10 1
01 1
.names fi32_m32.gb.a_i[3] fi32_m32.c42_03s_r[19] fi32_m32.gb.rof_0__rof_3__csa.N1
11 1
.names fi32_m32.gb.a_i[3] fi32_m32.c42_03s_r[19] fi32_m32.gb.rof_0__rof_3__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[18] fi32_m32.gb.rof_0__rof_3__csa.N0 $flatten\fi32_m32.\gb.\rof_0__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[18] fi32_m32.gb.rof_0__rof_3__csa.N0 fi32_m32.gb.rof_0__rof_3__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_0__rof_3__csa.N1 $flatten\fi32_m32.\gb.\rof_0__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[3]
10 1
01 1
.names fi32_m32.gb.a_i[4] fi32_m32.c42_03s_r[20] fi32_m32.gb.rof_0__rof_4__csa.N1
11 1
.names fi32_m32.gb.a_i[4] fi32_m32.c42_03s_r[20] fi32_m32.gb.rof_0__rof_4__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[19] fi32_m32.gb.rof_0__rof_4__csa.N0 $flatten\fi32_m32.\gb.\rof_0__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[19] fi32_m32.gb.rof_0__rof_4__csa.N0 fi32_m32.gb.rof_0__rof_4__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_0__rof_4__csa.N1 $flatten\fi32_m32.\gb.\rof_0__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[4]
10 1
01 1
.names fi32_m32.gb.a_i[5] fi32_m32.c42_03s_r[21] fi32_m32.gb.rof_1__rof_0__csa.N1
11 1
.names fi32_m32.gb.a_i[5] fi32_m32.c42_03s_r[21] fi32_m32.gb.rof_1__rof_0__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[20] fi32_m32.gb.rof_1__rof_0__csa.N0 $flatten\fi32_m32.\gb.\rof_1__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[20] fi32_m32.gb.rof_1__rof_0__csa.N0 fi32_m32.gb.rof_1__rof_0__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_1__rof_0__csa.N1 $flatten\fi32_m32.\gb.\rof_1__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[5]
10 1
01 1
.names fi32_m32.gb.a_i[6] fi32_m32.c42_03s_r[22] fi32_m32.gb.rof_1__rof_1__csa.N1
11 1
.names fi32_m32.gb.a_i[6] fi32_m32.c42_03s_r[22] fi32_m32.gb.rof_1__rof_1__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[21] fi32_m32.gb.rof_1__rof_1__csa.N0 $flatten\fi32_m32.\gb.\rof_1__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[21] fi32_m32.gb.rof_1__rof_1__csa.N0 fi32_m32.gb.rof_1__rof_1__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_1__rof_1__csa.N1 $flatten\fi32_m32.\gb.\rof_1__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[6]
10 1
01 1
.names fi32_m32.gb.a_i[7] fi32_m32.c42_03s_r[23] fi32_m32.gb.rof_1__rof_2__csa.N1
11 1
.names fi32_m32.gb.a_i[7] fi32_m32.c42_03s_r[23] fi32_m32.gb.rof_1__rof_2__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[22] fi32_m32.gb.rof_1__rof_2__csa.N0 $flatten\fi32_m32.\gb.\rof_1__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[22] fi32_m32.gb.rof_1__rof_2__csa.N0 fi32_m32.gb.rof_1__rof_2__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_1__rof_2__csa.N1 $flatten\fi32_m32.\gb.\rof_1__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[7]
10 1
01 1
.names fi32_m32.gb.a_i[8] fi32_m32.c42_03s_r[24] fi32_m32.gb.rof_1__rof_3__csa.N1
11 1
.names fi32_m32.gb.a_i[8] fi32_m32.c42_03s_r[24] fi32_m32.gb.rof_1__rof_3__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[23] fi32_m32.gb.rof_1__rof_3__csa.N0 $flatten\fi32_m32.\gb.\rof_1__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[23] fi32_m32.gb.rof_1__rof_3__csa.N0 fi32_m32.gb.rof_1__rof_3__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_1__rof_3__csa.N1 $flatten\fi32_m32.\gb.\rof_1__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[8]
10 1
01 1
.names fi32_m32.gb.a_i[9] fi32_m32.c42_03s_r[25] fi32_m32.gb.rof_1__rof_4__csa.N1
11 1
.names fi32_m32.gb.a_i[9] fi32_m32.c42_03s_r[25] fi32_m32.gb.rof_1__rof_4__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[24] fi32_m32.gb.rof_1__rof_4__csa.N0 $flatten\fi32_m32.\gb.\rof_1__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[24] fi32_m32.gb.rof_1__rof_4__csa.N0 fi32_m32.gb.rof_1__rof_4__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_1__rof_4__csa.N1 $flatten\fi32_m32.\gb.\rof_1__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[9]
10 1
01 1
.names fi32_m32.gb.a_i[10] fi32_m32.c42_03s_r[26] fi32_m32.gb.rof_1__rof_5__csa.N1
11 1
.names fi32_m32.gb.a_i[10] fi32_m32.c42_03s_r[26] fi32_m32.gb.rof_1__rof_5__csa.N0
10 1
01 1
.names fi32_m32.c42_03c_r[25] fi32_m32.gb.rof_1__rof_5__csa.N0 $flatten\fi32_m32.\gb.\rof_1__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names fi32_m32.c42_03c_r[25] fi32_m32.gb.rof_1__rof_5__csa.N0 fi32_m32.gb.rof_1__rof_5__csa.s_o
10 1
01 1
.names fi32_m32.gb.rof_1__rof_5__csa.N1 $flatten\fi32_m32.\gb.\rof_1__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] fi32_m32.gb.c_o[10]
10 1
01 1
.names fi32_m32.c42_03c_r[26] fi32_m32.c42_03s_r[27] fi32_m32.gb.c_o[11]
11 1
.names fi32_m32.c42_03c_r[26] fi32_m32.c42_03s_r[27] fi32_m32.gb.rof_2__rof_0__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[27] fi32_m32.c42_03s_r[28] fi32_m32.gb.c_o[12]
11 1
.names fi32_m32.c42_03c_r[27] fi32_m32.c42_03s_r[28] fi32_m32.gb.rof_2__rof_1__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[28] fi32_m32.c42_03s_r[29] fi32_m32.gb.c_o[13]
11 1
.names fi32_m32.c42_03c_r[28] fi32_m32.c42_03s_r[29] fi32_m32.gb.rof_2__rof_2__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[29] fi32_m32.c42_03s_r[30] fi32_m32.gb.c_o[14]
11 1
.names fi32_m32.c42_03c_r[29] fi32_m32.c42_03s_r[30] fi32_m32.gb.rof_2__rof_3__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[30] fi32_m32.c42_03s_r[31] fi32_m32.gb.c_o[15]
11 1
.names fi32_m32.c42_03c_r[30] fi32_m32.c42_03s_r[31] fi32_m32.gb.rof_2__rof_4__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[31] fi32_m32.c42_03s_r[32] fi32_m32.gb.c_o[16]
11 1
.names fi32_m32.c42_03c_r[31] fi32_m32.c42_03s_r[32] fi32_m32.gb.rof_2__rof_5__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[32] fi32_m32.c42_03s_r[33] fi32_m32.gb.c_o[17]
11 1
.names fi32_m32.c42_03c_r[32] fi32_m32.c42_03s_r[33] fi32_m32.gb.rof_2__rof_6__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[33] fi32_m32.c42_03s_r[34] fi32_m32.gb.c_o[18]
11 1
.names fi32_m32.c42_03c_r[33] fi32_m32.c42_03s_r[34] fi32_m32.gb.rof_2__rof_7__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[34] fi32_m32.c42_03s_r[35] fi32_m32.gb.c_o[19]
11 1
.names fi32_m32.c42_03c_r[34] fi32_m32.c42_03s_r[35] fi32_m32.gb.rof_3__rof_0__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[35] fi32_m32.c42_03s_r[36] fi32_m32.gb.c_o[20]
11 1
.names fi32_m32.c42_03c_r[35] fi32_m32.c42_03s_r[36] fi32_m32.gb.rof_3__rof_1__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[36] fi32_m32.c42_03s_r[37] fi32_m32.gb.c_o[21]
11 1
.names fi32_m32.c42_03c_r[36] fi32_m32.c42_03s_r[37] fi32_m32.gb.rof_3__rof_2__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[37] fi32_m32.c42_03s_r[38] fi32_m32.gb.c_o[22]
11 1
.names fi32_m32.c42_03c_r[37] fi32_m32.c42_03s_r[38] fi32_m32.gb.rof_3__rof_3__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[38] fi32_m32.c42_03s_r[39] fi32_m32.gb.c_o[23]
11 1
.names fi32_m32.c42_03c_r[38] fi32_m32.c42_03s_r[39] fi32_m32.gb.rof_3__rof_4__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[39] fi32_m32.c42_03s_r[40] fi32_m32.gb.c_o[24]
11 1
.names fi32_m32.c42_03c_r[39] fi32_m32.c42_03s_r[40] fi32_m32.gb.rof_3__rof_5__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[40] fi32_m32.c42_03s_r[41] fi32_m32.gb.c_o[25]
11 1
.names fi32_m32.c42_03c_r[40] fi32_m32.c42_03s_r[41] fi32_m32.gb.rof_3__rof_6__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[41] fi32_m32.c42_03s_r[42] fi32_m32.gb.c_o[26]
11 1
.names fi32_m32.c42_03c_r[41] fi32_m32.c42_03s_r[42] fi32_m32.gb.rof_3__rof_7__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[42] fi32_m32.c42_03s_r[43] fi32_m32.gb.c_o[27]
11 1
.names fi32_m32.c42_03c_r[42] fi32_m32.c42_03s_r[43] fi32_m32.gb.rof_4__rof_0__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[43] fi32_m32.c42_03s_r[44] fi32_m32.gb.c_o[28]
11 1
.names fi32_m32.c42_03c_r[43] fi32_m32.c42_03s_r[44] fi32_m32.gb.rof_4__rof_1__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[44] fi32_m32.c42_03s_r[45] fi32_m32.gb.c_o[29]
11 1
.names fi32_m32.c42_03c_r[44] fi32_m32.c42_03s_r[45] fi32_m32.gb.rof_4__rof_2__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[45] fi32_m32.c42_03s_r[46] fi32_m32.gb.c_o[30]
11 1
.names fi32_m32.c42_03c_r[45] fi32_m32.c42_03s_r[46] fi32_m32.gb.rof_4__rof_3__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[46] fi32_m32.c42_03s_r[47] fi32_m32.gb.c_o[31]
11 1
.names fi32_m32.c42_03c_r[46] fi32_m32.c42_03s_r[47] fi32_m32.gb.rof_4__rof_4__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[47] fi32_m32.c42_03s_r[48] fi32_m32.gb.c_o[32]
11 1
.names fi32_m32.c42_03c_r[47] fi32_m32.c42_03s_r[48] fi32_m32.gb.rof_4__rof_5__csa.s_o
10 1
01 1
.names fi32_m32.c42_03c_r[48] fi32_m32.c42_03s_r[49] fi32_m32.gb.rof_4__rof_6__csa.s_o
10 1
01 1
.names fi32_m32.SDN[50] y_i[0] fi32_m32.gb_dot[2]
11 1
.names fi32_m32.SDN[50] y_i[1] fi32_m32.gb_dot[3]
11 1
.names fi32_m32.SDN[50] y_i[2] fi32_m32.gb_dot[4]
11 1
.names fi32_m32.SDN[50] y_i[8] fi32_m32.gb_dot[10]
11 1
.names fi32_m32.SDN[50] y_i[7] fi32_m32.gb_dot[9]
11 1
.names fi32_m32.SDN[50] y_i[6] fi32_m32.gb_dot[8]
11 1
.names fi32_m32.SDN[50] y_i[5] fi32_m32.gb_dot[7]
11 1
.names fi32_m32.SDN[50] y_i[4] fi32_m32.gb_dot[6]
11 1
.names fi32_m32.SDN[50] y_i[3] fi32_m32.gb_dot[5]
11 1
.names fi32_m32.SDN[50] y_i[16] fi32_m32.crr01.cl_o
11 1
.names fi32_m32.SDN[50] y_i[15] fi32_m32.crr01.i[41]
11 1
.names fi32_m32.SDN[50] y_i[14] fi32_m32.crr01.i[40]
11 1
.names fi32_m32.SDN[50] y_i[13] fi32_m32.crr01.i[39]
11 1
.names fi32_m32.SDN[50] y_i[12] fi32_m32.crr01.i[38]
11 1
.names fi32_m32.SDN[50] y_i[11] fi32_m32.crr01.i[37]
11 1
.names fi32_m32.SDN[50] y_i[10] fi32_m32.crr01.i[36]
11 1
.names fi32_m32.SDN[50] y_i[9] fi32_m32.crr01.i[35]
11 1
.names fi32_m32.SDN[50] y_i[24] fi32_m32.crr03.i[42]
11 1
.names fi32_m32.SDN[50] y_i[23] fi32_m32.crr03.i[41]
11 1
.names fi32_m32.SDN[50] y_i[22] fi32_m32.crr03.i[40]
11 1
.names fi32_m32.SDN[50] y_i[21] fi32_m32.crr03.i[39]
11 1
.names fi32_m32.SDN[50] y_i[20] fi32_m32.crr03.i[38]
11 1
.names fi32_m32.SDN[50] y_i[19] fi32_m32.crr03.i[37]
11 1
.names fi32_m32.SDN[50] y_i[18] fi32_m32.crr03.i[36]
11 1
.names fi32_m32.SDN[50] y_i[17] fi32_m32.gb_dot[19]
11 1
.names fi32_m32.SDN[50] y_i[31] fi32_m32.crr03.i[49]
11 1
.names fi32_m32.SDN[50] y_i[30] fi32_m32.crr03.i[48]
11 1
.names fi32_m32.SDN[50] y_i[29] fi32_m32.crr03.i[47]
11 1
.names fi32_m32.SDN[50] y_i[28] fi32_m32.crr03.i[46]
11 1
.names fi32_m32.SDN[50] y_i[27] fi32_m32.crr03.i[45]
11 1
.names fi32_m32.SDN[50] y_i[26] fi32_m32.crr03.i[44]
11 1
.names fi32_m32.SDN[50] y_i[25] fi32_m32.crr03.i[43]
11 1
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.brr0.c_o[1] E=en_i Q=fi32_m32.c30_r[1]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.brr0.c_o[3] E=en_i Q=fi32_m32.c30_r[3]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.brr0.c_o[4] E=en_i Q=fi32_m32.c30_r[4]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01c[1] E=en_i Q=fi32_m32.c42_01c_r[1]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01c[2] E=en_i Q=fi32_m32.c42_01c_r[2]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01c[3] E=en_i Q=fi32_m32.c42_01c_r[3]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01c[4] E=en_i Q=fi32_m32.c42_01c_r[4]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01c[5] E=en_i Q=fi32_m32.c42_01c_r[5]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01c[6] E=en_i Q=fi32_m32.c42_01c_r[6]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01s[0] E=en_i Q=fi32_m32.c42_01s_r[0]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01s[1] E=en_i Q=fi32_m32.c42_01s_r[1]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01s[2] E=en_i Q=fi32_m32.c42_01s_r[2]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01s[3] E=en_i Q=fi32_m32.c42_01s_r[3]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01s[4] E=en_i Q=fi32_m32.c42_01s_r[4]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01s[5] E=en_i Q=fi32_m32.c42_01s_r[5]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01s[6] E=en_i Q=fi32_m32.c42_01s_r[6]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_01s[7] E=en_i Q=fi32_m32.c42_01s_r[7]
.subckt $_DFFE_PP_ C=clk_i D=x_i[31] E=en_i Q=fi32_m32.gb.a_i[0]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.gb_dot[2] E=en_i Q=fi32_m32.gb.a_i[2]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.gb_dot[3] E=en_i Q=fi32_m32.gb.a_i[3]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.gb_dot[4] E=en_i Q=fi32_m32.gb.a_i[4]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.gb_dot[5] E=en_i Q=fi32_m32.gb.a_i[5]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.gb_dot[6] E=en_i Q=fi32_m32.gb.a_i[6]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.gb_dot[7] E=en_i Q=fi32_m32.gb.a_i[7]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.gb_dot[8] E=en_i Q=fi32_m32.gb.a_i[8]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.gb_dot[9] E=en_i Q=fi32_m32.gb.a_i[9]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.gb_dot[10] E=en_i Q=fi32_m32.gb.a_i[10]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.N0 E=en_i Q=z_o[0]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_2.s_o E=en_i Q=z_o[1]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.s_o E=en_i Q=fi32_m32.pipe0_dffe_s30_r.data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o E=en_i Q=fi32_m32.pipe0_dffe_s30_r.data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.s_o E=en_i Q=fi32_m32.pipe0_dffe_s30_r.data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o E=en_i Q=fi32_m32.pipe0_dffe_s30_r.data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[0] E=en_i Q=fi32_m32.pipe_bt2.i[0]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[1] E=en_i Q=fi32_m32.pipe_bt2.i[2]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[1] E=en_i Q=fi32_m32.pipe_bt2.i[3]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[2] E=en_i Q=fi32_m32.pipe_bt2.i[4]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[2] E=en_i Q=fi32_m32.pipe_bt2.i[5]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[3] E=en_i Q=fi32_m32.pipe_bt2.i[6]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[3] E=en_i Q=fi32_m32.pipe_bt2.i[7]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[4] E=en_i Q=fi32_m32.pipe_bt2.i[8]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[4] E=en_i Q=fi32_m32.pipe_bt2.i[9]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[5] E=en_i Q=fi32_m32.pipe_bt2.i[10]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[5] E=en_i Q=fi32_m32.pipe_bt2.i[11]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[6] E=en_i Q=fi32_m32.pipe_bt2.i[12]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[6] E=en_i Q=fi32_m32.pipe_bt2.i[13]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[7] E=en_i Q=fi32_m32.pipe_bt2.i[14]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[7] E=en_i Q=fi32_m32.pipe_bt2.i[15]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[8] E=en_i Q=fi32_m32.pipe_bt2.i[16]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[8] E=en_i Q=fi32_m32.pipe_bt2.i[17]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[9] E=en_i Q=fi32_m32.pipe_bt2.i[18]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[9] E=en_i Q=fi32_m32.pipe_bt2.i[19]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[10] E=en_i Q=fi32_m32.pipe_bt2.i[20]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[10] E=en_i Q=fi32_m32.pipe_bt2.i[21]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[11] E=en_i Q=fi32_m32.pipe_bt2.i[22]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[11] E=en_i Q=fi32_m32.pipe_bt2.i[23]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[12] E=en_i Q=fi32_m32.pipe_bt2.i[24]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[12] E=en_i Q=fi32_m32.pipe_bt2.i[25]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[13] E=en_i Q=fi32_m32.pipe_bt2.i[26]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[13] E=en_i Q=fi32_m32.pipe_bt2.i[27]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[14] E=en_i Q=fi32_m32.pipe_bt2.i[28]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[14] E=en_i Q=fi32_m32.pipe_bt2.i[29]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[15] E=en_i Q=fi32_m32.pipe_bt2.i[30]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[15] E=en_i Q=fi32_m32.c42_03c_r[15]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[16] E=en_i Q=fi32_m32.c42_03s_r[16]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[16] E=en_i Q=fi32_m32.c42_03c_r[16]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[17] E=en_i Q=fi32_m32.c42_03s_r[17]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[17] E=en_i Q=fi32_m32.c42_03c_r[17]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[18] E=en_i Q=fi32_m32.c42_03s_r[18]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[18] E=en_i Q=fi32_m32.c42_03c_r[18]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[19] E=en_i Q=fi32_m32.c42_03s_r[19]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[19] E=en_i Q=fi32_m32.c42_03c_r[19]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[20] E=en_i Q=fi32_m32.c42_03s_r[20]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[20] E=en_i Q=fi32_m32.c42_03c_r[20]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[21] E=en_i Q=fi32_m32.c42_03s_r[21]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[21] E=en_i Q=fi32_m32.c42_03c_r[21]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[22] E=en_i Q=fi32_m32.c42_03s_r[22]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[22] E=en_i Q=fi32_m32.c42_03c_r[22]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[23] E=en_i Q=fi32_m32.c42_03s_r[23]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[23] E=en_i Q=fi32_m32.c42_03c_r[23]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[24] E=en_i Q=fi32_m32.c42_03s_r[24]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[24] E=en_i Q=fi32_m32.c42_03c_r[24]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[25] E=en_i Q=fi32_m32.c42_03s_r[25]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[25] E=en_i Q=fi32_m32.c42_03c_r[25]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[26] E=en_i Q=fi32_m32.c42_03s_r[26]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[26] E=en_i Q=fi32_m32.c42_03c_r[26]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[27] E=en_i Q=fi32_m32.c42_03s_r[27]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[27] E=en_i Q=fi32_m32.c42_03c_r[27]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[28] E=en_i Q=fi32_m32.c42_03s_r[28]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[28] E=en_i Q=fi32_m32.c42_03c_r[28]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[29] E=en_i Q=fi32_m32.c42_03s_r[29]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[29] E=en_i Q=fi32_m32.c42_03c_r[29]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[30] E=en_i Q=fi32_m32.c42_03s_r[30]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[30] E=en_i Q=fi32_m32.c42_03c_r[30]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[31] E=en_i Q=fi32_m32.c42_03s_r[31]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[31] E=en_i Q=fi32_m32.c42_03c_r[31]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[32] E=en_i Q=fi32_m32.c42_03s_r[32]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[32] E=en_i Q=fi32_m32.c42_03c_r[32]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[33] E=en_i Q=fi32_m32.c42_03s_r[33]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[33] E=en_i Q=fi32_m32.c42_03c_r[33]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[34] E=en_i Q=fi32_m32.c42_03s_r[34]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[34] E=en_i Q=fi32_m32.c42_03c_r[34]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[35] E=en_i Q=fi32_m32.c42_03s_r[35]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[35] E=en_i Q=fi32_m32.c42_03c_r[35]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[36] E=en_i Q=fi32_m32.c42_03s_r[36]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[36] E=en_i Q=fi32_m32.c42_03c_r[36]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[37] E=en_i Q=fi32_m32.c42_03s_r[37]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[37] E=en_i Q=fi32_m32.c42_03c_r[37]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[38] E=en_i Q=fi32_m32.c42_03s_r[38]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[38] E=en_i Q=fi32_m32.c42_03c_r[38]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[39] E=en_i Q=fi32_m32.c42_03s_r[39]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[39] E=en_i Q=fi32_m32.c42_03c_r[39]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[40] E=en_i Q=fi32_m32.c42_03s_r[40]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[40] E=en_i Q=fi32_m32.c42_03c_r[40]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[41] E=en_i Q=fi32_m32.c42_03s_r[41]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[41] E=en_i Q=fi32_m32.c42_03c_r[41]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[42] E=en_i Q=fi32_m32.c42_03s_r[42]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[42] E=en_i Q=fi32_m32.c42_03c_r[42]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[43] E=en_i Q=fi32_m32.c42_03s_r[43]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[43] E=en_i Q=fi32_m32.c42_03c_r[43]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[44] E=en_i Q=fi32_m32.c42_03s_r[44]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[44] E=en_i Q=fi32_m32.c42_03c_r[44]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[45] E=en_i Q=fi32_m32.c42_03s_r[45]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[45] E=en_i Q=fi32_m32.c42_03c_r[45]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[46] E=en_i Q=fi32_m32.c42_03s_r[46]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[46] E=en_i Q=fi32_m32.c42_03c_r[46]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[47] E=en_i Q=fi32_m32.c42_03s_r[47]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[47] E=en_i Q=fi32_m32.c42_03c_r[47]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[48] E=en_i Q=fi32_m32.c42_03s_r[48]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03c[48] E=en_i Q=fi32_m32.c42_03c_r[48]
.subckt $_DFFE_PP_ C=clk_i D=fi32_m32.c42_03s[49] E=en_i Q=fi32_m32.c42_03s_r[49]
.names x_i[0] fi32_m32.sdn.N4
0 1
.names x_i[3] fi32_m32.sdn.N7
0 1
.names fi32_m32.sdn.N9 fi32_m32.sdn.N10
0 1
.names x_i[5] fi32_m32.sdn.N13
0 1
.names fi32_m32.sdn.N15 fi32_m32.sdn.N16
0 1
.names x_i[7] fi32_m32.sdn.N19
0 1
.names fi32_m32.sdn.N21 fi32_m32.sdn.N22
0 1
.names x_i[9] fi32_m32.sdn.N25
0 1
.names fi32_m32.sdn.N27 fi32_m32.sdn.N28
0 1
.names x_i[11] fi32_m32.sdn.N31
0 1
.names fi32_m32.sdn.N33 fi32_m32.sdn.N34
0 1
.names x_i[13] fi32_m32.sdn.N37
0 1
.names fi32_m32.sdn.N39 fi32_m32.sdn.N40
0 1
.names x_i[15] fi32_m32.sdn.N43
0 1
.names fi32_m32.sdn.N45 fi32_m32.sdn.N46
0 1
.names x_i[17] fi32_m32.sdn.N49
0 1
.names fi32_m32.sdn.N51 fi32_m32.sdn.N52
0 1
.names x_i[19] fi32_m32.sdn.N55
0 1
.names fi32_m32.sdn.N57 fi32_m32.sdn.N58
0 1
.names x_i[21] fi32_m32.sdn.N61
0 1
.names fi32_m32.sdn.N63 fi32_m32.sdn.N64
0 1
.names x_i[23] fi32_m32.sdn.N67
0 1
.names fi32_m32.sdn.N69 fi32_m32.sdn.N70
0 1
.names x_i[25] fi32_m32.sdn.N73
0 1
.names fi32_m32.sdn.N75 fi32_m32.sdn.N76
0 1
.names x_i[27] fi32_m32.sdn.N79
0 1
.names fi32_m32.sdn.N81 fi32_m32.sdn.N82
0 1
.names x_i[29] fi32_m32.sdn.N85
0 1
.names fi32_m32.sdn.N87 fi32_m32.sdn.N88
0 1
.names x_i[31] fi32_m32.sdn.N91
0 1
.names fi32_m32.sdn.N93 fi32_m32.sdn.N94
0 1
.names signed_i fi32_m32.sdn.N96
0 1
.names fi32_m32.sdn.N4 x_i[1] fi32_m32.SDN[1]
11 1
.names fi32_m32.sdn.N8 fi32_m32.sdn.N11 fi32_m32.SDN[4]
1- 1
-1 1
.names fi32_m32.sdn.N6 fi32_m32.sdn.N7 fi32_m32.sdn.N8
11 1
.names x_i[2] x_i[1] fi32_m32.sdn.N6
11 1
.names fi32_m32.sdn.N10 x_i[3] fi32_m32.sdn.N11
11 1
.names x_i[2] x_i[1] fi32_m32.sdn.N9
1- 1
-1 1
.names x_i[1] x_i[2] fi32_m32.SDN[5]
10 1
01 1
.names fi32_m32.sdn.N14 fi32_m32.sdn.N17 fi32_m32.SDN[7]
1- 1
-1 1
.names fi32_m32.sdn.N12 fi32_m32.sdn.N13 fi32_m32.sdn.N14
11 1
.names x_i[4] x_i[3] fi32_m32.sdn.N12
11 1
.names fi32_m32.sdn.N16 x_i[5] fi32_m32.sdn.N17
11 1
.names x_i[4] x_i[3] fi32_m32.sdn.N15
1- 1
-1 1
.names x_i[3] x_i[4] fi32_m32.SDN[8]
10 1
01 1
.names fi32_m32.sdn.N20 fi32_m32.sdn.N23 fi32_m32.SDN[10]
1- 1
-1 1
.names fi32_m32.sdn.N18 fi32_m32.sdn.N19 fi32_m32.sdn.N20
11 1
.names x_i[6] x_i[5] fi32_m32.sdn.N18
11 1
.names fi32_m32.sdn.N22 x_i[7] fi32_m32.sdn.N23
11 1
.names x_i[6] x_i[5] fi32_m32.sdn.N21
1- 1
-1 1
.names x_i[5] x_i[6] fi32_m32.SDN[11]
10 1
01 1
.names fi32_m32.sdn.N26 fi32_m32.sdn.N29 fi32_m32.SDN[13]
1- 1
-1 1
.names fi32_m32.sdn.N24 fi32_m32.sdn.N25 fi32_m32.sdn.N26
11 1
.names x_i[8] x_i[7] fi32_m32.sdn.N24
11 1
.names fi32_m32.sdn.N28 x_i[9] fi32_m32.sdn.N29
11 1
.names x_i[8] x_i[7] fi32_m32.sdn.N27
1- 1
-1 1
.names x_i[7] x_i[8] fi32_m32.SDN[14]
10 1
01 1
.names fi32_m32.sdn.N32 fi32_m32.sdn.N35 fi32_m32.SDN[16]
1- 1
-1 1
.names fi32_m32.sdn.N30 fi32_m32.sdn.N31 fi32_m32.sdn.N32
11 1
.names x_i[10] x_i[9] fi32_m32.sdn.N30
11 1
.names fi32_m32.sdn.N34 x_i[11] fi32_m32.sdn.N35
11 1
.names x_i[10] x_i[9] fi32_m32.sdn.N33
1- 1
-1 1
.names x_i[9] x_i[10] fi32_m32.SDN[17]
10 1
01 1
.names fi32_m32.sdn.N38 fi32_m32.sdn.N41 fi32_m32.SDN[19]
1- 1
-1 1
.names fi32_m32.sdn.N36 fi32_m32.sdn.N37 fi32_m32.sdn.N38
11 1
.names x_i[12] x_i[11] fi32_m32.sdn.N36
11 1
.names fi32_m32.sdn.N40 x_i[13] fi32_m32.sdn.N41
11 1
.names x_i[12] x_i[11] fi32_m32.sdn.N39
1- 1
-1 1
.names x_i[11] x_i[12] fi32_m32.SDN[20]
10 1
01 1
.names fi32_m32.sdn.N44 fi32_m32.sdn.N47 fi32_m32.SDN[22]
1- 1
-1 1
.names fi32_m32.sdn.N42 fi32_m32.sdn.N43 fi32_m32.sdn.N44
11 1
.names x_i[14] x_i[13] fi32_m32.sdn.N42
11 1
.names fi32_m32.sdn.N46 x_i[15] fi32_m32.sdn.N47
11 1
.names x_i[14] x_i[13] fi32_m32.sdn.N45
1- 1
-1 1
.names x_i[13] x_i[14] fi32_m32.SDN[23]
10 1
01 1
.names fi32_m32.sdn.N50 fi32_m32.sdn.N53 fi32_m32.SDN[25]
1- 1
-1 1
.names fi32_m32.sdn.N48 fi32_m32.sdn.N49 fi32_m32.sdn.N50
11 1
.names x_i[16] x_i[15] fi32_m32.sdn.N48
11 1
.names fi32_m32.sdn.N52 x_i[17] fi32_m32.sdn.N53
11 1
.names x_i[16] x_i[15] fi32_m32.sdn.N51
1- 1
-1 1
.names x_i[15] x_i[16] fi32_m32.SDN[26]
10 1
01 1
.names fi32_m32.sdn.N56 fi32_m32.sdn.N59 fi32_m32.SDN[28]
1- 1
-1 1
.names fi32_m32.sdn.N54 fi32_m32.sdn.N55 fi32_m32.sdn.N56
11 1
.names x_i[18] x_i[17] fi32_m32.sdn.N54
11 1
.names fi32_m32.sdn.N58 x_i[19] fi32_m32.sdn.N59
11 1
.names x_i[18] x_i[17] fi32_m32.sdn.N57
1- 1
-1 1
.names x_i[17] x_i[18] fi32_m32.SDN[29]
10 1
01 1
.names fi32_m32.sdn.N62 fi32_m32.sdn.N65 fi32_m32.SDN[31]
1- 1
-1 1
.names fi32_m32.sdn.N60 fi32_m32.sdn.N61 fi32_m32.sdn.N62
11 1
.names x_i[20] x_i[19] fi32_m32.sdn.N60
11 1
.names fi32_m32.sdn.N64 x_i[21] fi32_m32.sdn.N65
11 1
.names x_i[20] x_i[19] fi32_m32.sdn.N63
1- 1
-1 1
.names x_i[19] x_i[20] fi32_m32.SDN[32]
10 1
01 1
.names fi32_m32.sdn.N68 fi32_m32.sdn.N71 fi32_m32.SDN[34]
1- 1
-1 1
.names fi32_m32.sdn.N66 fi32_m32.sdn.N67 fi32_m32.sdn.N68
11 1
.names x_i[22] x_i[21] fi32_m32.sdn.N66
11 1
.names fi32_m32.sdn.N70 x_i[23] fi32_m32.sdn.N71
11 1
.names x_i[22] x_i[21] fi32_m32.sdn.N69
1- 1
-1 1
.names x_i[21] x_i[22] fi32_m32.SDN[35]
10 1
01 1
.names fi32_m32.sdn.N74 fi32_m32.sdn.N77 fi32_m32.SDN[37]
1- 1
-1 1
.names fi32_m32.sdn.N72 fi32_m32.sdn.N73 fi32_m32.sdn.N74
11 1
.names x_i[24] x_i[23] fi32_m32.sdn.N72
11 1
.names fi32_m32.sdn.N76 x_i[25] fi32_m32.sdn.N77
11 1
.names x_i[24] x_i[23] fi32_m32.sdn.N75
1- 1
-1 1
.names x_i[23] x_i[24] fi32_m32.SDN[38]
10 1
01 1
.names fi32_m32.sdn.N80 fi32_m32.sdn.N83 fi32_m32.SDN[40]
1- 1
-1 1
.names fi32_m32.sdn.N78 fi32_m32.sdn.N79 fi32_m32.sdn.N80
11 1
.names x_i[26] x_i[25] fi32_m32.sdn.N78
11 1
.names fi32_m32.sdn.N82 x_i[27] fi32_m32.sdn.N83
11 1
.names x_i[26] x_i[25] fi32_m32.sdn.N81
1- 1
-1 1
.names x_i[25] x_i[26] fi32_m32.SDN[41]
10 1
01 1
.names fi32_m32.sdn.N86 fi32_m32.sdn.N89 fi32_m32.SDN[43]
1- 1
-1 1
.names fi32_m32.sdn.N84 fi32_m32.sdn.N85 fi32_m32.sdn.N86
11 1
.names x_i[28] x_i[27] fi32_m32.sdn.N84
11 1
.names fi32_m32.sdn.N88 x_i[29] fi32_m32.sdn.N89
11 1
.names x_i[28] x_i[27] fi32_m32.sdn.N87
1- 1
-1 1
.names x_i[27] x_i[28] fi32_m32.SDN[44]
10 1
01 1
.names fi32_m32.sdn.N92 fi32_m32.sdn.N95 fi32_m32.SDN[46]
1- 1
-1 1
.names fi32_m32.sdn.N90 fi32_m32.sdn.N91 fi32_m32.sdn.N92
11 1
.names x_i[30] x_i[29] fi32_m32.sdn.N90
11 1
.names fi32_m32.sdn.N94 x_i[31] fi32_m32.sdn.N95
11 1
.names x_i[30] x_i[29] fi32_m32.sdn.N93
1- 1
-1 1
.names x_i[29] x_i[30] fi32_m32.SDN[47]
10 1
01 1
.names x_i[31] fi32_m32.sdn.N96 fi32_m32.SDN[50]
11 1
.end

.model bsg_transpose_width_p2_els_p50
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] i[28] i[29] i[30] i[31] i[32] i[33] i[34] i[35] i[36] i[37] i[38] i[39] i[40] i[41] i[42] i[43] i[44] i[45] i[46] i[47] i[48] i[49] i[50] i[51] i[52] i[53] i[54] i[55] i[56] i[57] i[58] i[59] i[60] i[61] i[62] i[63] i[64] i[65] i[66] i[67] i[68] i[69] i[70] i[71] i[72] i[73] i[74] i[75] i[76] i[77] i[78] i[79] i[80] i[81] i[82] i[83] i[84] i[85] i[86] i[87] i[88] i[89] i[90] i[91] i[92] i[93] i[94] i[95] i[96] i[97] i[98] i[99]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31] o[32] o[33] o[34] o[35] o[36] o[37] o[38] o[39] o[40] o[41] o[42] o[43] o[44] o[45] o[46] o[47] o[48] o[49] o[50] o[51] o[52] o[53] o[54] o[55] o[56] o[57] o[58] o[59] o[60] o[61] o[62] o[63] o[64] o[65] o[66] o[67] o[68] o[69] o[70] o[71] o[72] o[73] o[74] o[75] o[76] o[77] o[78] o[79] o[80] o[81] o[82] o[83] o[84] o[85] o[86] o[87] o[88] o[89] o[90] o[91] o[92] o[93] o[94] o[95] o[96] o[97] o[98] o[99]
.names $false
.names $true
1
.names $undef
.names i[0] o[0]
1 1
.names i[20] o[10]
1 1
.names i[22] o[11]
1 1
.names i[24] o[12]
1 1
.names i[26] o[13]
1 1
.names i[28] o[14]
1 1
.names i[30] o[15]
1 1
.names i[32] o[16]
1 1
.names i[34] o[17]
1 1
.names i[36] o[18]
1 1
.names i[38] o[19]
1 1
.names i[2] o[1]
1 1
.names i[40] o[20]
1 1
.names i[42] o[21]
1 1
.names i[44] o[22]
1 1
.names i[46] o[23]
1 1
.names i[48] o[24]
1 1
.names i[50] o[25]
1 1
.names i[52] o[26]
1 1
.names i[54] o[27]
1 1
.names i[56] o[28]
1 1
.names i[58] o[29]
1 1
.names i[4] o[2]
1 1
.names i[60] o[30]
1 1
.names i[62] o[31]
1 1
.names i[64] o[32]
1 1
.names i[66] o[33]
1 1
.names i[68] o[34]
1 1
.names i[70] o[35]
1 1
.names i[72] o[36]
1 1
.names i[74] o[37]
1 1
.names i[76] o[38]
1 1
.names i[78] o[39]
1 1
.names i[6] o[3]
1 1
.names i[80] o[40]
1 1
.names i[82] o[41]
1 1
.names i[84] o[42]
1 1
.names i[86] o[43]
1 1
.names i[88] o[44]
1 1
.names i[90] o[45]
1 1
.names i[92] o[46]
1 1
.names i[94] o[47]
1 1
.names i[96] o[48]
1 1
.names i[98] o[49]
1 1
.names i[8] o[4]
1 1
.names i[1] o[50]
1 1
.names i[3] o[51]
1 1
.names i[5] o[52]
1 1
.names i[7] o[53]
1 1
.names i[9] o[54]
1 1
.names i[11] o[55]
1 1
.names i[13] o[56]
1 1
.names i[15] o[57]
1 1
.names i[17] o[58]
1 1
.names i[19] o[59]
1 1
.names i[10] o[5]
1 1
.names i[21] o[60]
1 1
.names i[23] o[61]
1 1
.names i[25] o[62]
1 1
.names i[27] o[63]
1 1
.names i[29] o[64]
1 1
.names i[31] o[65]
1 1
.names i[33] o[66]
1 1
.names i[35] o[67]
1 1
.names i[37] o[68]
1 1
.names i[39] o[69]
1 1
.names i[12] o[6]
1 1
.names i[41] o[70]
1 1
.names i[43] o[71]
1 1
.names i[45] o[72]
1 1
.names i[47] o[73]
1 1
.names i[49] o[74]
1 1
.names i[51] o[75]
1 1
.names i[53] o[76]
1 1
.names i[55] o[77]
1 1
.names i[57] o[78]
1 1
.names i[59] o[79]
1 1
.names i[14] o[7]
1 1
.names i[61] o[80]
1 1
.names i[63] o[81]
1 1
.names i[65] o[82]
1 1
.names i[67] o[83]
1 1
.names i[69] o[84]
1 1
.names i[71] o[85]
1 1
.names i[73] o[86]
1 1
.names i[75] o[87]
1 1
.names i[77] o[88]
1 1
.names i[79] o[89]
1 1
.names i[16] o[8]
1 1
.names i[81] o[90]
1 1
.names i[83] o[91]
1 1
.names i[85] o[92]
1 1
.names i[87] o[93]
1 1
.names i[89] o[94]
1 1
.names i[91] o[95]
1 1
.names i[93] o[96]
1 1
.names i[95] o[97]
1 1
.names i[97] o[98]
1 1
.names i[99] o[99]
1 1
.names i[18] o[9]
1 1
.end

.model bsg_transpose_width_p50_els_p2
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] i[28] i[29] i[30] i[31] i[32] i[33] i[34] i[35] i[36] i[37] i[38] i[39] i[40] i[41] i[42] i[43] i[44] i[45] i[46] i[47] i[48] i[49] i[50] i[51] i[52] i[53] i[54] i[55] i[56] i[57] i[58] i[59] i[60] i[61] i[62] i[63] i[64] i[65] i[66] i[67] i[68] i[69] i[70] i[71] i[72] i[73] i[74] i[75] i[76] i[77] i[78] i[79] i[80] i[81] i[82] i[83] i[84] i[85] i[86] i[87] i[88] i[89] i[90] i[91] i[92] i[93] i[94] i[95] i[96] i[97] i[98] i[99]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31] o[32] o[33] o[34] o[35] o[36] o[37] o[38] o[39] o[40] o[41] o[42] o[43] o[44] o[45] o[46] o[47] o[48] o[49] o[50] o[51] o[52] o[53] o[54] o[55] o[56] o[57] o[58] o[59] o[60] o[61] o[62] o[63] o[64] o[65] o[66] o[67] o[68] o[69] o[70] o[71] o[72] o[73] o[74] o[75] o[76] o[77] o[78] o[79] o[80] o[81] o[82] o[83] o[84] o[85] o[86] o[87] o[88] o[89] o[90] o[91] o[92] o[93] o[94] o[95] o[96] o[97] o[98] o[99]
.names $false
.names $true
1
.names $undef
.names i[0] o[0]
1 1
.names i[5] o[10]
1 1
.names i[55] o[11]
1 1
.names i[6] o[12]
1 1
.names i[56] o[13]
1 1
.names i[7] o[14]
1 1
.names i[57] o[15]
1 1
.names i[8] o[16]
1 1
.names i[58] o[17]
1 1
.names i[9] o[18]
1 1
.names i[59] o[19]
1 1
.names i[50] o[1]
1 1
.names i[10] o[20]
1 1
.names i[60] o[21]
1 1
.names i[11] o[22]
1 1
.names i[61] o[23]
1 1
.names i[12] o[24]
1 1
.names i[62] o[25]
1 1
.names i[13] o[26]
1 1
.names i[63] o[27]
1 1
.names i[14] o[28]
1 1
.names i[64] o[29]
1 1
.names i[1] o[2]
1 1
.names i[15] o[30]
1 1
.names i[65] o[31]
1 1
.names i[16] o[32]
1 1
.names i[66] o[33]
1 1
.names i[17] o[34]
1 1
.names i[67] o[35]
1 1
.names i[18] o[36]
1 1
.names i[68] o[37]
1 1
.names i[19] o[38]
1 1
.names i[69] o[39]
1 1
.names i[51] o[3]
1 1
.names i[20] o[40]
1 1
.names i[70] o[41]
1 1
.names i[21] o[42]
1 1
.names i[71] o[43]
1 1
.names i[22] o[44]
1 1
.names i[72] o[45]
1 1
.names i[23] o[46]
1 1
.names i[73] o[47]
1 1
.names i[24] o[48]
1 1
.names i[74] o[49]
1 1
.names i[2] o[4]
1 1
.names i[25] o[50]
1 1
.names i[75] o[51]
1 1
.names i[26] o[52]
1 1
.names i[76] o[53]
1 1
.names i[27] o[54]
1 1
.names i[77] o[55]
1 1
.names i[28] o[56]
1 1
.names i[78] o[57]
1 1
.names i[29] o[58]
1 1
.names i[79] o[59]
1 1
.names i[52] o[5]
1 1
.names i[30] o[60]
1 1
.names i[80] o[61]
1 1
.names i[31] o[62]
1 1
.names i[81] o[63]
1 1
.names i[32] o[64]
1 1
.names i[82] o[65]
1 1
.names i[33] o[66]
1 1
.names i[83] o[67]
1 1
.names i[34] o[68]
1 1
.names i[84] o[69]
1 1
.names i[3] o[6]
1 1
.names i[35] o[70]
1 1
.names i[85] o[71]
1 1
.names i[36] o[72]
1 1
.names i[86] o[73]
1 1
.names i[37] o[74]
1 1
.names i[87] o[75]
1 1
.names i[38] o[76]
1 1
.names i[88] o[77]
1 1
.names i[39] o[78]
1 1
.names i[89] o[79]
1 1
.names i[53] o[7]
1 1
.names i[40] o[80]
1 1
.names i[90] o[81]
1 1
.names i[41] o[82]
1 1
.names i[91] o[83]
1 1
.names i[42] o[84]
1 1
.names i[92] o[85]
1 1
.names i[43] o[86]
1 1
.names i[93] o[87]
1 1
.names i[44] o[88]
1 1
.names i[94] o[89]
1 1
.names i[4] o[8]
1 1
.names i[45] o[90]
1 1
.names i[95] o[91]
1 1
.names i[46] o[92]
1 1
.names i[96] o[93]
1 1
.names i[47] o[94]
1 1
.names i[97] o[95]
1 1
.names i[48] o[96]
1 1
.names i[98] o[97]
1 1
.names i[49] o[98]
1 1
.names i[99] o[99]
1 1
.names i[54] o[9]
1 1
.end

.model top
.inputs clk_i en_i x_i[0] x_i[1] x_i[2] x_i[3] x_i[4] x_i[5] x_i[6] x_i[7] x_i[8] x_i[9] x_i[10] x_i[11] x_i[12] x_i[13] x_i[14] x_i[15] x_i[16] x_i[17] x_i[18] x_i[19] x_i[20] x_i[21] x_i[22] x_i[23] x_i[24] x_i[25] x_i[26] x_i[27] x_i[28] x_i[29] x_i[30] x_i[31] y_i[0] y_i[1] y_i[2] y_i[3] y_i[4] y_i[5] y_i[6] y_i[7] y_i[8] y_i[9] y_i[10] y_i[11] y_i[12] y_i[13] y_i[14] y_i[15] y_i[16] y_i[17] y_i[18] y_i[19] y_i[20] y_i[21] y_i[22] y_i[23] y_i[24] y_i[25] y_i[26] y_i[27] y_i[28] y_i[29] y_i[30] y_i[31] signed_i
.outputs z_o[0] z_o[1] z_o[2] z_o[3] z_o[4] z_o[5] z_o[6] z_o[7] z_o[8] z_o[9] z_o[10] z_o[11] z_o[12] z_o[13] z_o[14] z_o[15] z_o[16] z_o[17] z_o[18] z_o[19] z_o[20] z_o[21] z_o[22] z_o[23] z_o[24] z_o[25] z_o[26] z_o[27] z_o[28] z_o[29] z_o[30] z_o[31] z_o[32] z_o[33] z_o[34] z_o[35] z_o[36] z_o[37] z_o[38] z_o[39] z_o[40] z_o[41] z_o[42] z_o[43] z_o[44] z_o[45] z_o[46] z_o[47] z_o[48] z_o[49] z_o[50] z_o[51] z_o[52] z_o[53] z_o[54] z_o[55] z_o[56] z_o[57] z_o[58] z_o[59] z_o[60] z_o[61] z_o[62] z_o[63]
.names $false
.names $true
1
.names $undef
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0
0 1
.names wrapper.fi32_m32.brr3.c_o[40] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0
0 1
.names wrapper.fi32_m32.brr2.c_o[40] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0
0 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_7__c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr0.c_o[38] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
0 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_5__c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr1.c_o[40] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0
0 1
.names wrapper.fi32_m32.crr01.cl_o wrapper.fi32_m32.crr01.rof_5__cr.rof_7__c.csa_1.s_o
0 1
.names wrapper.fi32_m32.gb_dot[19] wrapper.fi32_m32.crr01.cl_o wrapper.fi32_m32.c42_01c[43]
11 1
.names wrapper.fi32_m32.gb_dot[19] wrapper.fi32_m32.crr01.cl_o wrapper.fi32_m32.c42_01s[43]
10 1
01 1
.names wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[2] wrapper.fi32_m32.c30_r[1] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[2]
11 1
.names wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[4] wrapper.fi32_m32.c30_r[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[4]
11 1
.names wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[5] wrapper.fi32_m32.c30_r[4] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[5]
11 1
.names wrapper.fi32_m32.c42_01s_r[2] wrapper.fi32_m32.c42_01c_r[1] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[8]
11 1
.names wrapper.fi32_m32.c42_01s_r[3] wrapper.fi32_m32.c42_01c_r[2] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[9]
11 1
.names wrapper.fi32_m32.c42_01s_r[4] wrapper.fi32_m32.c42_01c_r[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[10]
11 1
.names wrapper.fi32_m32.c42_01s_r[5] wrapper.fi32_m32.c42_01c_r[4] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[11]
11 1
.names wrapper.fi32_m32.c42_01s_r[6] wrapper.fi32_m32.c42_01c_r[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[12]
11 1
.names wrapper.fi32_m32.c42_01s_r[7] wrapper.fi32_m32.c42_01c_r[6] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[13]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[4] wrapper.fi32_m32.pipe_bt2.i[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[16]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[6] wrapper.fi32_m32.pipe_bt2.i[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[17]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[8] wrapper.fi32_m32.pipe_bt2.i[7] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[18]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[10] wrapper.fi32_m32.pipe_bt2.i[9] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[19]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[12] wrapper.fi32_m32.pipe_bt2.i[11] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[20]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[14] wrapper.fi32_m32.pipe_bt2.i[13] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[21]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[16] wrapper.fi32_m32.pipe_bt2.i[15] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[22]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[18] wrapper.fi32_m32.pipe_bt2.i[17] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[23]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[20] wrapper.fi32_m32.pipe_bt2.i[19] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[24]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[22] wrapper.fi32_m32.pipe_bt2.i[21] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[25]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[24] wrapper.fi32_m32.pipe_bt2.i[23] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[26]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[26] wrapper.fi32_m32.pipe_bt2.i[25] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[27]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[28] wrapper.fi32_m32.pipe_bt2.i[27] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[28]
11 1
.names wrapper.fi32_m32.pipe_bt2.i[30] wrapper.fi32_m32.pipe_bt2.i[29] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[29]
11 1
.names wrapper.fi32_m32.gb.rof_0__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[0] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[31]
11 1
.names wrapper.fi32_m32.gb.rof_0__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[1] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[32]
11 1
.names wrapper.fi32_m32.gb.rof_0__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[2] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[33]
11 1
.names wrapper.fi32_m32.gb.rof_0__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[34]
11 1
.names wrapper.fi32_m32.gb.rof_1__rof_0__csa.s_o wrapper.fi32_m32.gb.c_o[4] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[35]
11 1
.names wrapper.fi32_m32.gb.rof_1__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[36]
11 1
.names wrapper.fi32_m32.gb.rof_1__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[6] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[37]
11 1
.names wrapper.fi32_m32.gb.rof_1__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[7] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[38]
11 1
.names wrapper.fi32_m32.gb.rof_1__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[8] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[39]
11 1
.names wrapper.fi32_m32.gb.rof_1__rof_5__csa.s_o wrapper.fi32_m32.gb.c_o[9] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[40]
11 1
.names wrapper.fi32_m32.gb.rof_2__rof_0__csa.s_o wrapper.fi32_m32.gb.c_o[10] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[41]
11 1
.names wrapper.fi32_m32.gb.rof_2__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[11] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[42]
11 1
.names wrapper.fi32_m32.gb.rof_2__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[12] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[43]
11 1
.names wrapper.fi32_m32.gb.rof_2__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[13] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[44]
11 1
.names wrapper.fi32_m32.gb.rof_2__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[14] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[45]
11 1
.names wrapper.fi32_m32.gb.rof_2__rof_5__csa.s_o wrapper.fi32_m32.gb.c_o[15] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[46]
11 1
.names wrapper.fi32_m32.gb.rof_2__rof_6__csa.s_o wrapper.fi32_m32.gb.c_o[16] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[47]
11 1
.names wrapper.fi32_m32.gb.rof_2__rof_7__csa.s_o wrapper.fi32_m32.gb.c_o[17] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[48]
11 1
.names wrapper.fi32_m32.gb.rof_3__rof_0__csa.s_o wrapper.fi32_m32.gb.c_o[18] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[49]
11 1
.names wrapper.fi32_m32.gb.rof_3__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[19] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[50]
11 1
.names wrapper.fi32_m32.gb.rof_3__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[20] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[51]
11 1
.names wrapper.fi32_m32.gb.rof_3__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[21] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[52]
11 1
.names wrapper.fi32_m32.gb.rof_3__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[22] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[53]
11 1
.names wrapper.fi32_m32.gb.rof_3__rof_5__csa.s_o wrapper.fi32_m32.gb.c_o[23] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[54]
11 1
.names wrapper.fi32_m32.gb.rof_3__rof_6__csa.s_o wrapper.fi32_m32.gb.c_o[24] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[55]
11 1
.names wrapper.fi32_m32.gb.rof_3__rof_7__csa.s_o wrapper.fi32_m32.gb.c_o[25] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[56]
11 1
.names wrapper.fi32_m32.gb.rof_4__rof_0__csa.s_o wrapper.fi32_m32.gb.c_o[26] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[57]
11 1
.names wrapper.fi32_m32.gb.rof_4__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[27] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[58]
11 1
.names wrapper.fi32_m32.gb.rof_4__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[28] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[59]
11 1
.names wrapper.fi32_m32.gb.rof_4__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[29] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[60]
11 1
.names wrapper.fi32_m32.gb.rof_4__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[30] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[61]
11 1
.names wrapper.fi32_m32.gb.rof_4__rof_5__csa.s_o wrapper.fi32_m32.gb.c_o[31] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[62]
11 1
.names wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[2] wrapper.fi32_m32.c30_r[1] z_o[2]
10 1
01 1
.names wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[4] wrapper.fi32_m32.c30_r[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4]
10 1
01 1
.names wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[5] wrapper.fi32_m32.c30_r[4] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5]
10 1
01 1
.names wrapper.fi32_m32.c42_01s_r[2] wrapper.fi32_m32.c42_01c_r[1] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8]
10 1
01 1
.names wrapper.fi32_m32.c42_01s_r[3] wrapper.fi32_m32.c42_01c_r[2] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9]
10 1
01 1
.names wrapper.fi32_m32.c42_01s_r[4] wrapper.fi32_m32.c42_01c_r[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10]
10 1
01 1
.names wrapper.fi32_m32.c42_01s_r[5] wrapper.fi32_m32.c42_01c_r[4] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11]
10 1
01 1
.names wrapper.fi32_m32.c42_01s_r[6] wrapper.fi32_m32.c42_01c_r[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12]
10 1
01 1
.names wrapper.fi32_m32.c42_01s_r[7] wrapper.fi32_m32.c42_01c_r[6] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[4] wrapper.fi32_m32.pipe_bt2.i[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[6] wrapper.fi32_m32.pipe_bt2.i[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[8] wrapper.fi32_m32.pipe_bt2.i[7] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[10] wrapper.fi32_m32.pipe_bt2.i[9] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[12] wrapper.fi32_m32.pipe_bt2.i[11] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[14] wrapper.fi32_m32.pipe_bt2.i[13] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[16] wrapper.fi32_m32.pipe_bt2.i[15] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[18] wrapper.fi32_m32.pipe_bt2.i[17] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[20] wrapper.fi32_m32.pipe_bt2.i[19] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[22] wrapper.fi32_m32.pipe_bt2.i[21] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[24] wrapper.fi32_m32.pipe_bt2.i[23] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[26] wrapper.fi32_m32.pipe_bt2.i[25] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[28] wrapper.fi32_m32.pipe_bt2.i[27] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[30] wrapper.fi32_m32.pipe_bt2.i[29] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_0__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[0] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[31]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_0__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[1] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_0__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[2] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_0__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_0__csa.s_o wrapper.fi32_m32.gb.c_o[4] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[6] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[7] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[8] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_5__csa.s_o wrapper.fi32_m32.gb.c_o[9] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_2__rof_0__csa.s_o wrapper.fi32_m32.gb.c_o[10] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_2__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[11] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_2__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[12] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_2__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[13] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_2__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[14] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_2__rof_5__csa.s_o wrapper.fi32_m32.gb.c_o[15] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_2__rof_6__csa.s_o wrapper.fi32_m32.gb.c_o[16] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_2__rof_7__csa.s_o wrapper.fi32_m32.gb.c_o[17] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_3__rof_0__csa.s_o wrapper.fi32_m32.gb.c_o[18] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_3__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[19] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_3__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[20] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_3__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[21] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_3__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[22] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_3__rof_5__csa.s_o wrapper.fi32_m32.gb.c_o[23] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_3__rof_6__csa.s_o wrapper.fi32_m32.gb.c_o[24] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_3__rof_7__csa.s_o wrapper.fi32_m32.gb.c_o[25] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_4__rof_0__csa.s_o wrapper.fi32_m32.gb.c_o[26] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_4__rof_1__csa.s_o wrapper.fi32_m32.gb.c_o[27] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_4__rof_2__csa.s_o wrapper.fi32_m32.gb.c_o[28] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_4__rof_3__csa.s_o wrapper.fi32_m32.gb.c_o[29] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_4__rof_4__csa.s_o wrapper.fi32_m32.gb.c_o[30] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_4__rof_5__csa.s_o wrapper.fi32_m32.gb.c_o[31] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[62]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_4__rof_6__csa.s_o wrapper.fi32_m32.gb.c_o[32] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[63]
10 1
01 1
.names wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[2] z_o[3]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] z_o[4]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[4] z_o[5]
10 1
01 1
.names wrapper.fi32_m32.c42_01s_r[0] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[5] z_o[6]
10 1
01 1
.names wrapper.fi32_m32.c42_01s_r[1] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[6] z_o[7]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] z_o[8]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[8] z_o[9]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[9] z_o[10]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[10] z_o[11]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11] z_o[12]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[12] z_o[13]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[0] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[13] z_o[14]
10 1
01 1
.names wrapper.fi32_m32.pipe_bt2.i[2] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[14] z_o[15]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] z_o[16]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[16] z_o[17]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[17] z_o[18]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[18] z_o[19]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19] z_o[20]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[20] z_o[21]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[21] z_o[22]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[22] z_o[23]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] z_o[24]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[24] z_o[25]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[25] z_o[26]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[26] z_o[27]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27] z_o[28]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[28] z_o[29]
10 1
01 1
.names wrapper.fi32_m32.gb.rof_0__rof_0__csa.s_o $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[29] z_o[30]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[31] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[30] z_o[31]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] z_o[32]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[32] z_o[33]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[33] z_o[34]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[34] z_o[35]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35] z_o[36]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[36] z_o[37]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[37] z_o[38]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[38] z_o[39]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] z_o[40]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[40] z_o[41]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[41] z_o[42]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[42] z_o[43]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43] z_o[44]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[44] z_o[45]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[45] z_o[46]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[46] z_o[47]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] z_o[48]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[48] z_o[49]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[49] z_o[50]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[50] z_o[51]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51] z_o[52]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[52] z_o[53]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[53] z_o[54]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[54] z_o[55]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] z_o[56]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[56] z_o[57]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[57] z_o[58]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[58] z_o[59]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59] z_o[60]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[60] z_o[61]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[62] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[61] z_o[62]
10 1
01 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[63] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[62] z_o[63]
10 1
01 1
.names wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[3] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[2] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3]
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[4] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1173_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[8] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1179_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[10] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1182_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[12] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1185_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[16] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1191_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[18] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1194_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[20] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1197_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[22] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1200_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[24] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1203_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[26] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1206_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[28] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1209_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[32] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1215_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[34] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1218_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[36] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1221_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[38] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1224_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[40] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1227_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[42] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1230_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[44] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1233_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[46] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1236_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[48] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1239_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[50] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1242_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[52] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1245_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[54] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1248_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[56] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1251_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[58] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1254_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[60] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1257_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1178_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1174_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1266_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1184_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1180_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1269_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1190_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1186_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1272_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1196_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1192_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1275_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1202_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1198_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1278_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1208_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1204_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1281_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1214_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1210_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1284_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1220_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1216_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1287_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1226_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1222_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1290_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1232_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1228_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1293_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1238_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1234_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1296_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1244_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1240_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1299_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1250_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1246_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1302_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1256_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1252_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1305_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1268_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1311_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1274_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1270_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1314_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1280_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1276_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1317_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1286_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1282_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1320_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1292_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1288_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1323_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1298_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1294_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1326_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1304_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1300_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1329_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1316_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1335_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1322_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1318_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1338_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1328_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1324_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1341_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1340_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1347_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1175_Y
11 1
.names wrapper.fi32_m32.c42_01s_r[1] wrapper.fi32_m32.c42_01s_r[0] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1178_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[9] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1181_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[11] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1184_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[13] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1187_Y
11 1
.names wrapper.fi32_m32.pipe_bt2.i[2] wrapper.fi32_m32.pipe_bt2.i[0] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1190_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[17] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1193_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[19] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1196_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[21] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1199_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[23] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1202_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[25] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1205_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[27] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1208_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[29] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1211_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[31] wrapper.fi32_m32.gb.rof_0__rof_0__csa.s_o $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1214_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[33] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1217_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[35] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1220_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[37] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1223_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[39] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1226_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[41] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1229_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[43] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1232_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[45] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1235_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[47] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1238_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[49] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1241_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[51] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1244_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[53] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1247_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[55] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1250_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[57] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1253_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[59] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1256_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[61] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1259_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1178_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1175_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1268_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1184_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1181_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1271_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1190_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1187_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1274_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1196_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1193_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1277_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1202_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1199_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1280_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1208_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1205_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1283_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1214_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1211_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1286_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1220_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1217_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1289_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1226_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1223_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1292_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1232_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1229_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1295_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1238_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1235_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1298_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1244_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1241_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1301_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1250_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1247_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1304_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1256_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1253_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1307_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1274_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1271_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1316_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1280_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1277_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1319_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1286_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1283_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1322_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1292_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1289_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1325_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1298_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1295_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1328_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1304_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1301_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1331_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1322_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1319_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1340_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1328_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1325_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1343_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1343_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1356_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1319_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1359_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1325_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1362_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1331_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1365_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1271_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1368_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1277_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1371_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1283_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1374_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1289_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1377_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1295_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1380_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1301_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1383_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1307_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1386_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1175_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1389_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1181_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1392_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1187_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1395_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1193_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1398_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1199_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1401_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1205_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1404_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1211_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1407_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1217_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1410_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1223_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1413_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1229_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1416_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1235_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1419_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1241_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1422_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1247_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1425_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1253_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1428_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$1259_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1431_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[4] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[3] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1437_Y
11 1
.names wrapper.fi32_m32.c42_01s_r[0] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[5] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[6]
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[8] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1443_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[10] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[9] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1446_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[12] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1449_Y
11 1
.names wrapper.fi32_m32.pipe_bt2.i[0] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[13] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[14]
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[16] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1455_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[18] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[17] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1458_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[20] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1461_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[22] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[21] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1464_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[24] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1467_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[26] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[25] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1470_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[28] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1473_Y
11 1
.names wrapper.fi32_m32.gb.rof_0__rof_0__csa.s_o $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[29] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[30]
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[32] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1479_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[34] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[33] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1482_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[36] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1485_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[38] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[37] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1488_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[40] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1491_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[42] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[41] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1494_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[44] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1497_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[46] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[45] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1500_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[48] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1503_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[50] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[49] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1506_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[52] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1509_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[54] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[53] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1512_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[56] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1515_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[58] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[57] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1518_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[60] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1521_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.X[62] $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[61] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1524_Y
11 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[5] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1173_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1174_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[9] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1179_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1180_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[11] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1182_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1183_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[13] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1185_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1186_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[17] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1191_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1192_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[19] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1194_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1195_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[21] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1197_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1198_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[23] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1200_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1201_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[25] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1203_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1204_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[27] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1206_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1207_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[29] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1209_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1210_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[33] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1215_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1216_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[35] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1218_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1219_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[37] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1221_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1222_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[39] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1224_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1225_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[41] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1227_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1228_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[43] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1230_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1231_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[45] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1233_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1234_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[47] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1236_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1237_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[49] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1239_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1240_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[51] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1242_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1243_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[53] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1245_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1246_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[55] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1248_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1249_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[57] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1251_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1252_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[59] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1254_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1255_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[61] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1257_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1258_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1183_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1269_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1270_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1195_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1275_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1276_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1201_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1278_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1279_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1207_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1281_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1282_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[31] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1284_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1285_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1219_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1287_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1288_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1225_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1290_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1291_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1231_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1293_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1294_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1237_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1296_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1297_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1243_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1299_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1300_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1249_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1302_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1303_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1255_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1305_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1306_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1266_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1311_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1272_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1314_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1315_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1279_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1317_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1318_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1285_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1320_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1321_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1291_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1323_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1324_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1297_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1326_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1327_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1303_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1329_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1330_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1315_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1335_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[15]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1321_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1338_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1339_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1327_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1341_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1342_Y
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1339_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1347_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[31]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1342_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1356_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[47]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1318_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1359_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[23]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1324_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1362_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[39]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1330_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1365_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[55]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1270_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1368_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1276_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1371_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[19]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1282_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1374_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[27]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1288_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1377_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[35]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1294_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1380_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[43]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1300_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1383_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[51]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1306_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1386_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[59]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1174_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1389_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1180_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1392_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1186_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1395_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1192_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1398_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[17]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1198_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1401_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[21]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1204_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1404_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[25]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1210_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1407_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[29]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1216_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1410_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[33]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1222_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1413_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[37]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1228_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1416_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[41]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1234_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1419_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[45]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1240_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1422_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[49]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1246_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1425_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[53]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1252_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1428_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[57]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$1258_Y $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1431_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[61]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[4] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1437_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[8] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1443_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[10] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1446_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[12] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1449_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[16] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1455_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[16]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[18] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1458_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[18]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[20] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1461_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[20]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[22] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1464_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[22]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[24] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1467_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[24]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[26] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1470_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[26]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[28] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1473_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[28]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[32] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1479_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[32]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[34] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1482_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[34]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[36] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1485_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[36]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[38] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1488_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[38]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[40] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1491_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[40]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[42] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1494_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[42]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[44] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1497_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[44]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[46] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1500_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[46]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[48] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1503_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[48]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[50] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1506_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[50]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[52] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1509_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[52]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[54] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1512_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[54]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[56] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1515_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[56]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[58] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1518_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[58]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[60] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1521_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[60]
1- 1
-1 1
.names $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.G[62] $flatten\wrapper.\fi32_m32.$techmap$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1524_Y $flatten\wrapper.\fi32_m32.$techmap$add$verilog/bsg_multiply_pipelined.v:6192$529.$auto$alumacc.cc:485:replace_alu$1154.CO[62]
1- 1
-1 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.N0 x_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names x_i[0] y_i[0] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i x_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[1]
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.x_i x_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[0] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.c_o[1]
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[2] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N3 x_i[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.SDN[5] y_i[0] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names x_i[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[2] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[0] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[4]
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.c_o[3]
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[4] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[2] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N6 x_i[5] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.SDN[8] y_i[0] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names x_i[5] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names x_i[5] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[4]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[5] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[4] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[3] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[2] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[1] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[0] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_0__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.carries[1]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.c_o[5]
11 1
.names wrapper.fi32_m32.brr0.rof_0__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[4] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[2] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.SDN[11] y_i[0] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.carries[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.carries[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[6]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[4] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[2] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[0] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[7]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[8] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[4] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[2] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[8]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[9] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[8] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[4] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[2] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[9]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[10] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[9] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[8] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[4] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[10]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[11] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[10] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[9] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[8] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[4] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[11]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[12] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[11] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[10] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[9] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N6 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N7 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[8] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N9 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N10 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[12]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[13] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[12] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[11] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[10] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[9] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[8] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N9 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N10 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[6] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.carries[2]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[13]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[14] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[13] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[12] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[11] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[10] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[9] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[8] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.carries[2] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.carries[2] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[14]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[15] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[14] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[13] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[12] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[11] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[10] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[9] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[8] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[15]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[16] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[15] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[14] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[13] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[12] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[11] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[10] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[9] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[16]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[17] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[16] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[15] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[14] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[13] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[12] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[11] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[10] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[17]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[18] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[17] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[16] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[15] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[14] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[13] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[12] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[11] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[18]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[19] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[18] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[17] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[16] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[15] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[14] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[13] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[12] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[19]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[20] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[19] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[18] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[17] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N6 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N7 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[16] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[15] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N9 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N10 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[14] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[13] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[20]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[21] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[20] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[19] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[18] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[17] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[16] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N9 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N10 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[15] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[14] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.carries[3]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[21]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[22] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[21] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[20] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[19] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[18] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[17] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[16] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[15] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.carries[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.carries[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[22]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[23] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[22] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[21] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[20] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[19] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[18] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[17] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[16] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[23]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[24] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[23] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[22] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[21] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[20] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[19] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[18] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[17] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[24]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[25] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[24] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[23] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[22] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[21] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[20] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[19] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[18] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[25]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[26] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[25] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[24] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[23] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[22] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[21] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[20] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[19] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[26]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[27] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[26] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[25] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[24] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[23] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[22] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[21] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[20] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[27]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[28] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[27] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[26] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[25] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N6 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N7 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[24] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[23] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N9 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N10 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[22] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[21] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[28]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[29] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[28] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[27] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[26] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[25] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[24] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N9 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N10 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[23] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[22] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.carries[4]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[29]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[30] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[29] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[28] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[27] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[26] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[25] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[24] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[23] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.carries[4] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.carries[4] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[30]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names x_i[0] y_i[31] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[30] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[29] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[28] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[27] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[26] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[25] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[24] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[31]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names x_i[0] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[1] y_i[31] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[30] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[29] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[28] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[27] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[26] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[25] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[32]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] y_i[31] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] y_i[30] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[29] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[28] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[27] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[26] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[33]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[3] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[4] y_i[31] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[5] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[30] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[7] y_i[29] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[7] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[28] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[10] y_i[27] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.carries[5]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[34]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
0 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N7 x_i[3] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N1
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N7
1- 1
-1 1
.names wrapper.fi32_m32.SDN[5] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[4] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N10 x_i[5] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N8 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N10
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] y_i[31] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names wrapper.fi32_m32.SDN[7] y_i[30] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N13 x_i[7] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N11 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N12 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N13
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[29] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names wrapper.fi32_m32.SDN[10] y_i[28] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.N12
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.carries[5] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.carries[5] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[35]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[5] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[7] y_i[31] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[7] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[30] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[10] y_i[29] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[36]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[5] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N2 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[8] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[7] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[7] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N5 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] y_i[31] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[10] y_i[30] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr0.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr0.c_o[37]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[7] wrapper.fi32_m32.brr0.c_o[38]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[10] y_i[31] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
0 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[7] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N2 wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[11] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[10] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.N0 x_i[9] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.SDN[14] y_i[0] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[9] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[3]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[9] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[1] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[0] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.c_o[3]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[2] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[1] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N3 x_i[11] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.SDN[17] y_i[0] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names x_i[11] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[11] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[3] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[2] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[1] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[0] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[6]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.c_o[5]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[4] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[3] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[2] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[1] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N6 x_i[13] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.SDN[20] y_i[0] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names x_i[13] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names x_i[13] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[6]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[5] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[4] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[3] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[2] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[1] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[0] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.carries[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.c_o[7]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[5] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[4] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[3] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[2] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[1] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.SDN[23] y_i[0] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.carries[1] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.carries[1] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[8]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[7] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[5] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[4] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[3] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[2] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[1] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[0] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[9]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[8] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[7] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[5] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[4] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[3] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[2] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[1] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[10]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[8] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[7] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[5] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[4] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[3] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[2] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[11]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[10] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[8] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[7] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[5] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[4] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[3] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[12]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[10] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[8] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[7] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[5] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[4] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[13]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[12] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[10] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N6 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N7 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[8] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[7] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N9 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N10 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[5] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[14]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[13] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[12] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[11] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[10] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[9] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[8] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N9 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N10 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[7] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[6] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.carries[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[15]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[14] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[12] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[10] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[8] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[7] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.carries[2] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.carries[2] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[16]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[14] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[12] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[10] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[8] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[17]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[16] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[14] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[12] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[10] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[18]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[17] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[16] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[14] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[12] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[10] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[19]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[18] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[17] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[16] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[14] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[12] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[20]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[19] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[18] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[17] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[16] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[14] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[12] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[21]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[20] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[19] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[18] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[17] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N6 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N7 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[16] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N9 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N10 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[14] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[22]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[21] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[20] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[19] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[18] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[17] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[16] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N9 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N10 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[15] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[14] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.carries[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_2__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[23]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[22] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[21] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[20] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[19] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[18] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[17] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[16] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[15] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.carries[3] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.carries[3] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[24]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[23] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[22] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[21] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[20] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[19] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[18] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[17] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[16] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[25]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[24] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[23] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[22] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[21] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[20] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[19] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[18] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[17] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[26]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[25] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[24] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[23] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[22] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[21] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[20] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[19] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[18] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[27]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[26] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[25] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[24] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[23] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[22] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[21] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[20] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[19] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.carries[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[28]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[27] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[26] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[25] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[24] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[23] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[22] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[21] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[20] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.carries[4] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.carries[4] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[29]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[28] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[27] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[26] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[25] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[24] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[23] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[22] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[21] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[30]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[29] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[28] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[27] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[26] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[25] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[24] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[23] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[22] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[31]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[30] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[29] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[28] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[27] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[26] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[25] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[24] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[23] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[32]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] y_i[31] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] y_i[30] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[29] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[28] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[27] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[26] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[25] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[24] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[33]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N2 x_i[9] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[13] y_i[31] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N5 x_i[11] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[30] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[16] y_i[29] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N8 x_i[13] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[28] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[19] y_i[27] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N11 x_i[15] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[26] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[22] y_i[25] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.carries[5]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[34]
10 1
01 1
.names y_i[31] signed_i wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N3 x_i[9] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N2 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[14] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[13] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N6 x_i[11] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N5 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] y_i[31] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[16] y_i[30] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N9 x_i[13] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N8 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[29] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.SDN[19] y_i[28] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N12 x_i[15] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N11 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[27] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.SDN[22] y_i[26] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.carries[5] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.carries[5] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[35]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[13] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[30] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[19] y_i[29] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N8 x_i[15] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[28] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[22] y_i[27] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[11] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[16] y_i[31] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[36]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[11] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N2 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[17] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[16] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[13] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N5 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] y_i[31] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[19] y_i[30] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N9 x_i[15] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N8 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[29] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.SDN[22] y_i[28] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[3]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[37]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[13] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[19] y_i[31] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N5 x_i[15] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[30] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[22] y_i[29] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[38]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[13] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N2 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[20] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[19] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N6 x_i[15] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N5 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] y_i[31] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[22] y_i[30] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr1.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr1.c_o[39]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N2 x_i[15] wrapper.fi32_m32.brr1.c_o[40]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[22] y_i[31] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0
0 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N3 x_i[15] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N2 wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[23] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[22] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.N0 x_i[17] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.SDN[26] y_i[0] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[17] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[3]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[17] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[1] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[0] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.c_o[3]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[2] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[1] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N3 x_i[19] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.SDN[29] y_i[0] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names x_i[19] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[19] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[3] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[2] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[1] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[0] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[6]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.c_o[5]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[4] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[3] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[2] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[1] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N6 x_i[21] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.SDN[32] y_i[0] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names x_i[21] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names x_i[21] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[6]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[5] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[4] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[3] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[2] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[1] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[0] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.carries[1]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.c_o[7]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[5] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[4] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[3] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[2] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[1] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.SDN[35] y_i[0] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.carries[1] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.carries[1] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[8]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[7] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[5] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[4] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[3] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[2] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[1] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[0] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[9]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[8] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[7] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[5] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[4] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[3] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[2] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[1] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[10]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[9] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[8] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[7] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[5] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[4] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[3] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[2] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[11]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[10] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[9] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[8] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[7] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[5] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[4] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[3] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[12]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[11] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[10] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[9] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[8] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[7] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[5] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[4] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[13]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[12] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[11] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[10] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[9] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N6 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N7 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[8] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[7] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N9 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N10 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[5] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[14]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[13] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[12] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[11] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[10] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[9] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[8] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N9 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N10 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[7] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[6] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.carries[2]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_1__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[15]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[14] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[13] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[12] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[11] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[10] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[9] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[8] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[7] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.carries[2] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.carries[2] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[16]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[15] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[14] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[13] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[12] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[11] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[10] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[9] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[8] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[17]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[16] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[15] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[14] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[13] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[12] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[11] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[10] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[9] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[18]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[17] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[16] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[15] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[14] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[13] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[12] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[11] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[10] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[19]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[18] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[17] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[16] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[15] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[14] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[13] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[12] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[11] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.carries[3]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[20]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[18] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[16] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[15] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[14] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[13] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[12] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.carries[3] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.carries[3] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[21]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[20] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[18] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[16] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[15] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[14] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[13] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[22]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[20] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[18] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[16] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[15] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[14] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[23]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[22] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[20] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[18] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[16] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[15] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[24]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[23] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[22] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[20] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[18] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[16] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[25]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[24] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[23] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[22] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[20] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[19] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[18] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[17] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.carries[4]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[26]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[25] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[24] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[22] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[20] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[18] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.carries[4] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.carries[4] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[27]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[26] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[25] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[24] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[22] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[20] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[28]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[27] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[26] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[25] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[24] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[22] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[20] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[29]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[28] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[27] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[26] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[25] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[24] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[22] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[30]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[29] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[28] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[27] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[26] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[25] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[24] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[22] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[31]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[30] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[29] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[28] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[27] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[26] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[25] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[24] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[32]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] y_i[31] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] y_i[30] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[29] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[28] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N6 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N7 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[27] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[26] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N9 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N10 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[25] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[24] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[33]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N2 x_i[17] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[25] y_i[31] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N5 x_i[19] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[30] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[28] y_i[29] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N8 x_i[21] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[28] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[31] y_i[27] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N11 x_i[23] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N9 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N10 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[26] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[34] y_i[25] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N10
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.carries[5]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[34]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N3 x_i[17] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N2 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[26] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[25] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N6 x_i[19] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N5 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] y_i[31] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[28] y_i[30] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N9 x_i[21] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N8 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[29] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.SDN[31] y_i[28] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N12 x_i[23] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N11 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[27] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.SDN[34] y_i[26] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.carries[5] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.carries[5] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[35]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[21] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[30] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[31] y_i[29] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N8 x_i[23] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[28] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[34] y_i[27] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[19] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[28] y_i[31] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[36]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[19] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N2 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[29] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[28] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[21] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N5 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] y_i[31] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[31] y_i[30] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N9 x_i[23] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N8 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[29] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.SDN[34] y_i[28] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[3]
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[37]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[21] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[31] y_i[31] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N5 x_i[23] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[30] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[34] y_i[29] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[38]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[21] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N2 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[32] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[31] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N6 x_i[23] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N5 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] y_i[31] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[34] y_i[30] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr2.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr2.c_o[39]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N2 x_i[23] wrapper.fi32_m32.brr2.c_o[40]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[34] y_i[31] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0
0 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N3 x_i[23] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N2 wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[35] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[34] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.N0 x_i[25] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.SDN[38] y_i[0] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[25] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[3]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.x_i x_i[25] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[1] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[0] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.c_o[3]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[2] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[1] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N3 x_i[27] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.SDN[41] y_i[0] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names x_i[27] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[27] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[3] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[2] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[1] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[0] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[6]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.c_o[5]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[4] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[3] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[2] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[1] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N6 x_i[29] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.SDN[44] y_i[0] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[7]
10 1
01 1
.names x_i[29] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names x_i[29] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[6]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[5] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[4] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[3] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[2] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[1] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[0] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_0__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.carries[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.c_o[7]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[6] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[5] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[4] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[3] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[2] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[1] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.SDN[47] y_i[0] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.N11
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.carries[1] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.carries[1] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[8]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[7] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[6] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[5] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[4] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[3] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[2] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[1] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[0] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[9]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[8] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[7] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[6] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[5] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[4] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[3] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[2] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[1] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[10]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[9] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[8] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[7] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[6] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[5] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[4] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[3] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[2] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[11]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[10] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[9] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[8] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[7] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[6] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[5] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[4] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[3] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.carries[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_1__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[12]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[11] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[10] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[9] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[8] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[7] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[6] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[5] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[4] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.carries[2] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.carries[2] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[13]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[12] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[11] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[10] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[9] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[8] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[7] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[6] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[5] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[14]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[13] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[12] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[11] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[10] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[9] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[8] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[7] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[6] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[15]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[14] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[13] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[12] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[11] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[10] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[9] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[8] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[7] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[16]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[15] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[14] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[13] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[12] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[11] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[10] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[9] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[8] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[17]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[16] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[15] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[14] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[13] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[12] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[11] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[10] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[9] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.carries[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_2__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[18]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[17] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[16] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[15] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[14] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[13] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[12] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[11] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[10] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.carries[3] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.carries[3] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[19]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[18] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[17] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[16] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[15] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[14] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[13] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[12] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[11] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[20]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[19] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[18] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[17] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[16] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[15] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[14] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[13] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[12] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[21]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[20] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[19] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[18] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[17] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[16] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[15] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[14] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[13] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[22]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[21] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[20] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[19] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[18] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[17] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[16] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[15] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[14] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[23]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[22] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[21] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[20] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[19] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[18] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[17] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[16] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[15] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[24]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[23] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[22] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[21] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[20] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N6 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N7 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[19] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[18] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N9 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N10 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[17] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[16] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[25]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[24] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[23] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[22] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[21] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[20] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[19] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N9 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N10 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[18] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[17] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.carries[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_3__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[26]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N1 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[24] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N3 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[23] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[22] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N6 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[21] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[20] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N9 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[19] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[18] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.carries[4] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.carries[4] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[27]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[26] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[24] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[23] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[22] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[21] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N9 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N10 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[20] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[19] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[28]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N1 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[26] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N3 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[24] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N6 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[23] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[22] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N9 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N10 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[21] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[20] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[29]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[28] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[26] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N6 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N7 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[24] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[23] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N9 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N10 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[22] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[21] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[30]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N1 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[28] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N3 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[26] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N6 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N7 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[24] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N9 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N10 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[23] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[22] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[31]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[30] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N3 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N4 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[28] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N6 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N7 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[26] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N9 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N10 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[24] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[23] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[5] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_5__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[32]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N1 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] y_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] y_i[30] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N3 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N4 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[28] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N6 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N7 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[26] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N9 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N10 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[24] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[6] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_6__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[33]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N2 x_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N1 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[37] y_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N5 x_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N3 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N4 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[30] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[40] y_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N8 x_i[29] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N6 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N7 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[28] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[43] y_i[27] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N11 x_i[31] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N9 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N10 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N11
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[26] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N9
11 1
.names wrapper.fi32_m32.SDN[46] y_i[25] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N10
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.carries[5]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.ci_local[7] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_4__br.\bb4bh.\rof_7__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[34]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i
0 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N3 x_i[25] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N2 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[38] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[37] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N2
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N6 x_i[27] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N4 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N5 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] y_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[40] y_i[30] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N5
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N9 x_i[29] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N7 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N8 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N9
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[29] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N7
11 1
.names wrapper.fi32_m32.SDN[43] y_i[28] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N8
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N12 x_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N10 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N11 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N12
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[27] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N10
11 1
.names wrapper.fi32_m32.SDN[46] y_i[26] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.N11
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.y_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.carries[5] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.carries[5] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_0__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[35]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N2 x_i[27] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N1 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[40] y_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N5 x_i[29] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N3 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N4 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[30] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[43] y_i[29] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N8 x_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N6 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N7 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N8
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[28] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N6
11 1
.names wrapper.fi32_m32.SDN[46] y_i[27] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N7
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[1] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_1__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[36]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0
0 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N3 x_i[27] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N2 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[41] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[40] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N2
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N6 x_i[29] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N4 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N5 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] y_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[43] y_i[30] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N5
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N9 x_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N7 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N8 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N9
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[29] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N7
11 1
.names wrapper.fi32_m32.SDN[46] y_i[28] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.N8
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[3]
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.z_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[2] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_2__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[37]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N2 x_i[29] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N1 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[43] y_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N5 x_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N3 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N4 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N5
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[30] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N3
11 1
.names wrapper.fi32_m32.SDN[46] y_i[29] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N4
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[3] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_3__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[38]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o
0 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N3 x_i[29] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N2 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[44] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[43] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N2
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N6 x_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N4 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N5 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N6
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] y_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N4
11 1
.names wrapper.fi32_m32.SDN[46] y_i[30] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.N5
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.x_i wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.ci_local[4] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N1 $flatten\wrapper.\fi32_m32.\brr3.\rof_5__br.\bb4bh.\rof_4__b4b.\c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.brr3.c_o[39]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N2 x_i[31] wrapper.fi32_m32.brr3.c_o[40]
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N1 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N2
1- 1
-1 1
.names wrapper.fi32_m32.SDN[46] y_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N1
11 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0
0 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N3 x_i[31] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N0 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N2 wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N3
1- 1
-1 1
.names wrapper.fi32_m32.SDN[47] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.N0
11 1
.names wrapper.fi32_m32.SDN[46] wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.y_i[1] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.N2
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[5] wrapper.fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[5] wrapper.fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names x_i[7] wrapper.fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[7] wrapper.fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.c42_01s[0]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_0__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[6] wrapper.fi32_m32.crr01.rof_0__cr.ci_local[2]
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[6] wrapper.fi32_m32.crr01.rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_0__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.c42_01c[1]
11 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_0__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.c42_01s[1]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[7] wrapper.fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[7] wrapper.fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_0__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.c42_01c[2]
11 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_0__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.c42_01s[2]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[8] wrapper.fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[8] wrapper.fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_0__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.c42_01c[3]
11 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_0__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.c42_01s[3]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[9] wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[9] wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_0__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[3] wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[3] wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_01s[4]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[4]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[10] wrapper.fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[10] wrapper.fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_0__cr.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.c42_01c[5]
11 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_0__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.c42_01s[5]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[11] wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[11] wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_0__cr.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[5] wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[5] wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[6] wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[6] wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_01s[6]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[6]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[12] wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[12] wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.carries[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[6] wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[6] wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[7] wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_0__cr.ci_local[7] wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_01s[7]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_0__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[7]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[13] wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[13] wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_1__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[7] wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[7] wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.carries[1] wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.carries[1] wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_01s[8]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[8]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[14] wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[14] wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_1__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[8] wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[8] wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_01s[9]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[9]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[15] wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[15] wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_1__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[9] wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[9] wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_01s[10]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[10]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[16] wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[16] wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_1__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[10] wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[10] wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_01s[11]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[11]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[17] wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[17] wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_1__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[11] wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[11] wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_01s[12]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[12]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[18] wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[18] wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_1__cr.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[12] wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[12] wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_01s[13]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[13]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[19] wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[19] wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_1__cr.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[13] wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[13] wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[6] wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[6] wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_01s[14]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[14]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[20] wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[20] wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.carries[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[14] wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[14] wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[7] wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_1__cr.ci_local[7] wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_01s[15]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_1__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[15]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[21] wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[21] wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_2__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[15] wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[15] wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.carries[2] wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.carries[2] wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_01s[16]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[16]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[22] wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[22] wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_2__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[16] wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[16] wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_01s[17]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[17]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[23] wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[23] wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_2__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[17] wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[17] wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_01s[18]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[18]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[24] wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[24] wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_2__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[18] wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[18] wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_01s[19]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[19]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[25] wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[25] wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_2__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[19] wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[19] wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_01s[20]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[20]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[26] wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[26] wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_2__cr.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[20] wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[20] wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_01s[21]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[21]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[27] wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[27] wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_2__cr.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[21] wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[21] wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[6] wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[6] wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_01s[22]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[22]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[28] wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[28] wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_2__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.carries[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[22] wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[22] wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[7] wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_2__cr.ci_local[7] wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_01s[23]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_2__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_2__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[23]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[29] wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[29] wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_3__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[23] wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[23] wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.carries[3] wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.carries[3] wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_01s[24]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[24]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[30] wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[30] wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_3__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[24] wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[24] wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_3__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_01s[25]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[25]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[31] wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[31] wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_3__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[25] wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[25] wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_3__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_01s[26]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[26]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[32] wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[32] wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_3__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[26] wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[26] wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_3__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_01s[27]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[27]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[33] wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[33] wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.carries[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[27] wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[27] wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_3__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_01s[28]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_3__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[28]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[34] wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[34] wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_4__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[28] wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[28] wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.carries[4] wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.carries[4] wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_01s[29]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[29]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[35] wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[35] wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_4__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[29] wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[29] wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_01s[30]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[30]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[36] wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr0.c_o[36] wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_4__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[30] wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[30] wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_01s[31]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[31]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.c_o[37] wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.c_o[37] wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_4__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[31] wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[31] wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_01s[32]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[32]
10 1
01 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.c_o[38] wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr0.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.N0 wrapper.fi32_m32.brr0.c_o[38] wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr01.rof_4__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[32] wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[32] wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_01s[33]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[33]
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[33] wrapper.fi32_m32.crr01.rof_4__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[33] wrapper.fi32_m32.crr01.rof_4__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_4__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_01s[34]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_4__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[34]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[35] wrapper.fi32_m32.crr01.rof_5__cr.ci_local[1]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[35] wrapper.fi32_m32.crr01.rof_5__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[34] wrapper.fi32_m32.crr01.rof_5__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[34] wrapper.fi32_m32.crr01.rof_5__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr1.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_01s[35]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[35]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[36] wrapper.fi32_m32.crr01.rof_5__cr.ci_local[2]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[36] wrapper.fi32_m32.crr01.rof_5__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[35] wrapper.fi32_m32.crr01.rof_5__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[35] wrapper.fi32_m32.crr01.rof_5__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[1] wrapper.fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_01s[36]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[36]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[37] wrapper.fi32_m32.crr01.rof_5__cr.ci_local[3]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[37] wrapper.fi32_m32.crr01.rof_5__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[36] wrapper.fi32_m32.crr01.rof_5__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[36] wrapper.fi32_m32.crr01.rof_5__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[2] wrapper.fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_01s[37]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[37]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[38] wrapper.fi32_m32.crr01.rof_5__cr.ci_local[4]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[38] wrapper.fi32_m32.crr01.rof_5__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[37] wrapper.fi32_m32.crr01.rof_5__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[37] wrapper.fi32_m32.crr01.rof_5__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[3] wrapper.fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_01s[38]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[38]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[39] wrapper.fi32_m32.crr01.rof_5__cr.ci_local[5]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr01.i[39] wrapper.fi32_m32.crr01.rof_5__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[38] wrapper.fi32_m32.crr01.rof_5__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[38] wrapper.fi32_m32.crr01.rof_5__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[4] wrapper.fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_01s[39]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[39]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.crr01.i[40] wrapper.fi32_m32.crr01.rof_5__cr.ci_local[6]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.crr01.i[40] wrapper.fi32_m32.crr01.rof_5__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[39] wrapper.fi32_m32.crr01.rof_5__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[39] wrapper.fi32_m32.crr01.rof_5__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[5] wrapper.fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_01s[40]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[40]
10 1
01 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.crr01.i[41] wrapper.fi32_m32.crr01.rof_5__cr.ci_local[7]
11 1
.names wrapper.fi32_m32.brr1.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.crr01.i[41] wrapper.fi32_m32.crr01.rof_5__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.brr1.c_o[40] wrapper.fi32_m32.crr01.rof_5__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr1.c_o[40] wrapper.fi32_m32.crr01.rof_5__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[6] wrapper.fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[6] wrapper.fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_01s[41]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr01.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_01c[41]
10 1
01 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[7] wrapper.fi32_m32.crr01.rof_5__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.c42_01c[42]
11 1
.names wrapper.fi32_m32.crr01.rof_5__cr.ci_local[7] wrapper.fi32_m32.crr01.rof_5__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.c42_01s[42]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[8] wrapper.fi32_m32.c42_01c[7] wrapper.fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[8] wrapper.fi32_m32.c42_01c[7] wrapper.fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names x_i[15] wrapper.fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[15] wrapper.fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.c42_03s[0]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_0__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[9] wrapper.fi32_m32.c42_01c[8] wrapper.fi32_m32.crr03.rof_0__cr.ci_local[2]
11 1
.names wrapper.fi32_m32.c42_01s[9] wrapper.fi32_m32.c42_01c[8] wrapper.fi32_m32.crr03.rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_0__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.c42_03c[1]
11 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_0__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.c42_03s[1]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[10] wrapper.fi32_m32.c42_01c[9] wrapper.fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[10] wrapper.fi32_m32.c42_01c[9] wrapper.fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_0__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.c42_03c[2]
11 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_0__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.c42_03s[2]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[11] wrapper.fi32_m32.c42_01c[10] wrapper.fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[11] wrapper.fi32_m32.c42_01c[10] wrapper.fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_0__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.c42_03c[3]
11 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_0__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.c42_03s[3]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[12] wrapper.fi32_m32.c42_01c[11] wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[12] wrapper.fi32_m32.c42_01c[11] wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_0__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr2.c_o[3] wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.c_o[3] wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_03s[4]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[4]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[13] wrapper.fi32_m32.c42_01c[12] wrapper.fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[13] wrapper.fi32_m32.c42_01c[12] wrapper.fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_0__cr.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.c42_03c[5]
11 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_0__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.c42_03s[5]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[14] wrapper.fi32_m32.c42_01c[13] wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[14] wrapper.fi32_m32.c42_01c[13] wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_0__cr.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr2.c_o[5] wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.c_o[5] wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[6] wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[6] wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_03s[6]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[6]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[15] wrapper.fi32_m32.c42_01c[14] wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[15] wrapper.fi32_m32.c42_01c[14] wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr2.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.carries[1]
10 1
01 1
.names wrapper.fi32_m32.brr2.c_o[6] wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr2.c_o[6] wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[7] wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_0__cr.ci_local[7] wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_03s[7]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_0__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[7]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[16] wrapper.fi32_m32.c42_01c[15] wrapper.fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[16] wrapper.fi32_m32.c42_01c[15] wrapper.fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[0] wrapper.fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[0] wrapper.fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_1__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.crr03.carries[1] wrapper.fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.c42_03c[8]
11 1
.names wrapper.fi32_m32.crr03.carries[1] wrapper.fi32_m32.crr03.rof_1__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.c42_03s[8]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[17] wrapper.fi32_m32.c42_01c[16] wrapper.fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[17] wrapper.fi32_m32.c42_01c[16] wrapper.fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[1] wrapper.fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[1] wrapper.fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_1__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.c42_03c[9]
11 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_1__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.c42_03s[9]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[18] wrapper.fi32_m32.c42_01c[17] wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[18] wrapper.fi32_m32.c42_01c[17] wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[2] wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[2] wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_1__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[1] wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[1] wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_03s[10]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[10]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[19] wrapper.fi32_m32.c42_01c[18] wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[19] wrapper.fi32_m32.c42_01c[18] wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[3] wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[3] wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_1__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[2] wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[2] wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_03s[11]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[11]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[20] wrapper.fi32_m32.c42_01c[19] wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[20] wrapper.fi32_m32.c42_01c[19] wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[4] wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[4] wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_1__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[3] wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[3] wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_03s[12]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[12]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[21] wrapper.fi32_m32.c42_01c[20] wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[21] wrapper.fi32_m32.c42_01c[20] wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[5] wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[5] wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_1__cr.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[4] wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[4] wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_03s[13]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[13]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[22] wrapper.fi32_m32.c42_01c[21] wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[22] wrapper.fi32_m32.c42_01c[21] wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[6] wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[6] wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_1__cr.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[5] wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[5] wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[6] wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[6] wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_03s[14]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[14]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[23] wrapper.fi32_m32.c42_01c[22] wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[23] wrapper.fi32_m32.c42_01c[22] wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[7] wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[7] wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.carries[2]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[6] wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[6] wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[7] wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_1__cr.ci_local[7] wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_03s[15]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_1__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_1__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[15]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[24] wrapper.fi32_m32.c42_01c[23] wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[24] wrapper.fi32_m32.c42_01c[23] wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[8] wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[8] wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_2__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[7] wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[7] wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.carries[2] wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.carries[2] wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_03s[16]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[16]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[25] wrapper.fi32_m32.c42_01c[24] wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[25] wrapper.fi32_m32.c42_01c[24] wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[9] wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[9] wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_2__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[8] wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[8] wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_2__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_03s[17]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[17]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[26] wrapper.fi32_m32.c42_01c[25] wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[26] wrapper.fi32_m32.c42_01c[25] wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[10] wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[10] wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_2__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[9] wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[9] wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_2__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_03s[18]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[18]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[27] wrapper.fi32_m32.c42_01c[26] wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[27] wrapper.fi32_m32.c42_01c[26] wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[11] wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[11] wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_2__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[10] wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[10] wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_2__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_03s[19]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[19]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[28] wrapper.fi32_m32.c42_01c[27] wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[28] wrapper.fi32_m32.c42_01c[27] wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[12] wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[12] wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.carries[3]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[11] wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[11] wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_2__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_03s[20]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_2__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[20]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[29] wrapper.fi32_m32.c42_01c[28] wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[29] wrapper.fi32_m32.c42_01c[28] wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[13] wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[13] wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_3__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[12] wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[12] wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.carries[3] wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.carries[3] wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_03s[21]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[21]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[30] wrapper.fi32_m32.c42_01c[29] wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[30] wrapper.fi32_m32.c42_01c[29] wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[14] wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[14] wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_3__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[13] wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[13] wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_03s[22]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[22]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[31] wrapper.fi32_m32.c42_01c[30] wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[31] wrapper.fi32_m32.c42_01c[30] wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[15] wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[15] wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_3__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[14] wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[14] wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_03s[23]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[23]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[32] wrapper.fi32_m32.c42_01c[31] wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[32] wrapper.fi32_m32.c42_01c[31] wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[16] wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[16] wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_3__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[15] wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[15] wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_03s[24]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[24]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[33] wrapper.fi32_m32.c42_01c[32] wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[33] wrapper.fi32_m32.c42_01c[32] wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[17] wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[17] wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_3__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[16] wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[16] wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_03s[25]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[25]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[34] wrapper.fi32_m32.c42_01c[33] wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[34] wrapper.fi32_m32.c42_01c[33] wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[18] wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[18] wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.carries[4]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[17] wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[17] wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_3__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_03s[26]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_3__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[26]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[35] wrapper.fi32_m32.c42_01c[34] wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[35] wrapper.fi32_m32.c42_01c[34] wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[19] wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[19] wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_4__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[18] wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[18] wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.carries[4] wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.carries[4] wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_03s[27]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[27]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[36] wrapper.fi32_m32.c42_01c[35] wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[36] wrapper.fi32_m32.c42_01c[35] wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[20] wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[20] wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_4__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[19] wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[19] wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_03s[28]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[28]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[37] wrapper.fi32_m32.c42_01c[36] wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[37] wrapper.fi32_m32.c42_01c[36] wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[21] wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[21] wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_4__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[20] wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[20] wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_03s[29]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[29]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[38] wrapper.fi32_m32.c42_01c[37] wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[38] wrapper.fi32_m32.c42_01c[37] wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[22] wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[22] wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_4__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[21] wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[21] wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_03s[30]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[30]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[39] wrapper.fi32_m32.c42_01c[38] wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[39] wrapper.fi32_m32.c42_01c[38] wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[23] wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[23] wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_4__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[22] wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[22] wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_03s[31]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[31]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[40] wrapper.fi32_m32.c42_01c[39] wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[40] wrapper.fi32_m32.c42_01c[39] wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[24] wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[24] wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_4__cr.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[23] wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[23] wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_03s[32]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[32]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[41] wrapper.fi32_m32.c42_01c[40] wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[41] wrapper.fi32_m32.c42_01c[40] wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[25] wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[25] wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_4__cr.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[24] wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[24] wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[6] wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[6] wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_03s[33]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[33]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[42] wrapper.fi32_m32.c42_01c[41] wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[42] wrapper.fi32_m32.c42_01c[41] wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[26] wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[26] wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.carries[5]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[25] wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[25] wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[7] wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_4__cr.ci_local[7] wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_03s[34]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_4__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[34]
10 1
01 1
.names wrapper.fi32_m32.c42_01s[43] wrapper.fi32_m32.c42_01c[42] wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.c42_01s[43] wrapper.fi32_m32.c42_01c[42] wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[27] wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[27] wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_5__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[26] wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[26] wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.carries[5] wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.carries[5] wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_03s[35]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[35]
10 1
01 1
.names wrapper.fi32_m32.crr03.i[36] wrapper.fi32_m32.c42_01c[43] wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.crr03.i[36] wrapper.fi32_m32.c42_01c[43] wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.c42_23s[28] wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_23s[28] wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr03.rof_5__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.c42_23c[27] wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[27] wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_03s[36]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[36]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[29] wrapper.fi32_m32.crr03.i[37] wrapper.fi32_m32.crr03.rof_5__cr.ci_local[3]
11 1
.names wrapper.fi32_m32.c42_23s[29] wrapper.fi32_m32.crr03.i[37] wrapper.fi32_m32.crr03.rof_5__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[28] wrapper.fi32_m32.crr03.rof_5__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[28] wrapper.fi32_m32.crr03.rof_5__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_03s[37]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[37]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[30] wrapper.fi32_m32.crr03.i[38] wrapper.fi32_m32.crr03.rof_5__cr.ci_local[4]
11 1
.names wrapper.fi32_m32.c42_23s[30] wrapper.fi32_m32.crr03.i[38] wrapper.fi32_m32.crr03.rof_5__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[29] wrapper.fi32_m32.crr03.rof_5__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[29] wrapper.fi32_m32.crr03.rof_5__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_03s[38]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[38]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[31] wrapper.fi32_m32.crr03.i[39] wrapper.fi32_m32.crr03.rof_5__cr.ci_local[5]
11 1
.names wrapper.fi32_m32.c42_23s[31] wrapper.fi32_m32.crr03.i[39] wrapper.fi32_m32.crr03.rof_5__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[30] wrapper.fi32_m32.crr03.rof_5__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[30] wrapper.fi32_m32.crr03.rof_5__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_03s[39]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[39]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[32] wrapper.fi32_m32.crr03.i[40] wrapper.fi32_m32.crr03.rof_5__cr.ci_local[6]
11 1
.names wrapper.fi32_m32.c42_23s[32] wrapper.fi32_m32.crr03.i[40] wrapper.fi32_m32.crr03.rof_5__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[31] wrapper.fi32_m32.crr03.rof_5__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[31] wrapper.fi32_m32.crr03.rof_5__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_03s[40]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[40]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[33] wrapper.fi32_m32.crr03.i[41] wrapper.fi32_m32.crr03.rof_5__cr.ci_local[7]
11 1
.names wrapper.fi32_m32.c42_23s[33] wrapper.fi32_m32.crr03.i[41] wrapper.fi32_m32.crr03.rof_5__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[32] wrapper.fi32_m32.crr03.rof_5__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[32] wrapper.fi32_m32.crr03.rof_5__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[6] wrapper.fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[6] wrapper.fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_03s[41]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[41]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[34] wrapper.fi32_m32.crr03.i[42] wrapper.fi32_m32.crr03.carries[6]
11 1
.names wrapper.fi32_m32.c42_23s[34] wrapper.fi32_m32.crr03.i[42] wrapper.fi32_m32.crr03.rof_5__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[33] wrapper.fi32_m32.crr03.rof_5__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[33] wrapper.fi32_m32.crr03.rof_5__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[7] wrapper.fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_5__cr.ci_local[7] wrapper.fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_03s[42]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_5__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_5__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[42]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[35] wrapper.fi32_m32.crr03.i[43] wrapper.fi32_m32.crr03.rof_6__cr.ci_local[1]
11 1
.names wrapper.fi32_m32.c42_23s[35] wrapper.fi32_m32.crr03.i[43] wrapper.fi32_m32.crr03.rof_6__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[34] wrapper.fi32_m32.crr03.rof_6__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[34] wrapper.fi32_m32.crr03.rof_6__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.carries[6] wrapper.fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.carries[6] wrapper.fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_03s[43]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[43]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[36] wrapper.fi32_m32.crr03.i[44] wrapper.fi32_m32.crr03.rof_6__cr.ci_local[2]
11 1
.names wrapper.fi32_m32.c42_23s[36] wrapper.fi32_m32.crr03.i[44] wrapper.fi32_m32.crr03.rof_6__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[35] wrapper.fi32_m32.crr03.rof_6__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[35] wrapper.fi32_m32.crr03.rof_6__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[1] wrapper.fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_03s[44]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[44]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[37] wrapper.fi32_m32.crr03.i[45] wrapper.fi32_m32.crr03.rof_6__cr.ci_local[3]
11 1
.names wrapper.fi32_m32.c42_23s[37] wrapper.fi32_m32.crr03.i[45] wrapper.fi32_m32.crr03.rof_6__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[36] wrapper.fi32_m32.crr03.rof_6__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[36] wrapper.fi32_m32.crr03.rof_6__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[2] wrapper.fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_03s[45]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[45]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[38] wrapper.fi32_m32.crr03.i[46] wrapper.fi32_m32.crr03.rof_6__cr.ci_local[4]
11 1
.names wrapper.fi32_m32.c42_23s[38] wrapper.fi32_m32.crr03.i[46] wrapper.fi32_m32.crr03.rof_6__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[37] wrapper.fi32_m32.crr03.rof_6__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[37] wrapper.fi32_m32.crr03.rof_6__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[3] wrapper.fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_03s[46]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[46]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[39] wrapper.fi32_m32.crr03.i[47] wrapper.fi32_m32.crr03.rof_6__cr.ci_local[5]
11 1
.names wrapper.fi32_m32.c42_23s[39] wrapper.fi32_m32.crr03.i[47] wrapper.fi32_m32.crr03.rof_6__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[38] wrapper.fi32_m32.crr03.rof_6__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[38] wrapper.fi32_m32.crr03.rof_6__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[4] wrapper.fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_03s[47]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[47]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[40] wrapper.fi32_m32.crr03.i[48] wrapper.fi32_m32.crr03.rof_6__cr.ci_local[6]
11 1
.names wrapper.fi32_m32.c42_23s[40] wrapper.fi32_m32.crr03.i[48] wrapper.fi32_m32.crr03.rof_6__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[39] wrapper.fi32_m32.crr03.rof_6__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.c42_23c[39] wrapper.fi32_m32.crr03.rof_6__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[5] wrapper.fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_03s[48]
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr03.\rof_6__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_03c[48]
10 1
01 1
.names wrapper.fi32_m32.c42_23s[41] wrapper.fi32_m32.crr03.i[49] wrapper.fi32_m32.crr03.rof_6__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_23c[40] wrapper.fi32_m32.crr03.rof_6__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr03.rof_6__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr03.rof_6__cr.ci_local[6] wrapper.fi32_m32.crr03.rof_6__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_03s[49]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[7] wrapper.fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[7] wrapper.fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N0
10 1
01 1
.names x_i[23] wrapper.fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names x_i[23] wrapper.fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.c42_23s[0]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_0__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[8] wrapper.fi32_m32.crr23.rof_0__cr.ci_local[2]
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[8] wrapper.fi32_m32.crr23.rof_0__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_0__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.c42_23c[1]
11 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_0__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.c42_23s[1]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[9] wrapper.fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[9] wrapper.fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.N0 wrapper.fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_0__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.c42_23c[2]
11 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_0__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.c42_23s[2]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[10] wrapper.fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[10] wrapper.fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_0__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.c42_23c[3]
11 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_0__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.c42_23s[3]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[11] wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[11] wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_4__b4b.c.csa_1.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_0__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[3] wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[3] wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_23s[4]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[4]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[12] wrapper.fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[12] wrapper.fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_0__cr.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[5] wrapper.fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.c42_23c[5]
11 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[5] wrapper.fi32_m32.crr23.rof_0__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.c42_23s[5]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[13] wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[13] wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_0__cr.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[5] wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[5] wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[6] wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[6] wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_23s[6]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[6]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[14] wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_1__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[14] wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_0__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.carries[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[6] wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[6] wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[7] wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_0__cr.ci_local[7] wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_23s[7]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_0__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_0__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[7]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[15] wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[15] wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_1__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[7] wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[7] wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.carries[1] wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.carries[1] wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_23s[8]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[8]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[16] wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[16] wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_1__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[8] wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[8] wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_1__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_23s[9]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[9]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[17] wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[17] wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_1__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[9] wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[9] wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_1__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_23s[10]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[10]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[18] wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[18] wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_1__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[10] wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[10] wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_1__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_23s[11]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[11]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[19] wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[19] wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_1__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.carries[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[11] wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[11] wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_1__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_23s[12]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_1__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_1__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[12]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[20] wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[20] wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_2__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[12] wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[12] wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.carries[2] wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.carries[2] wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_23s[13]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[13]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[21] wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[21] wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_2__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[13] wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[13] wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_23s[14]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[14]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[22] wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[22] wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_2__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[14] wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[14] wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_23s[15]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[15]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[23] wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[23] wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_2__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[15] wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[15] wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_23s[16]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[16]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[24] wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[24] wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_2__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[16] wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[16] wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_23s[17]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[17]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[25] wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[25] wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_2__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.carries[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[17] wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[17] wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[5] wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_2__cr.ci_local[5] wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_23s[18]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_2__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_2__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[18]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[26] wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[26] wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_3__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[18] wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[18] wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.carries[3] wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.carries[3] wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_23s[19]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[19]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[27] wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[27] wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_3__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[19] wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[19] wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_23s[20]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[20]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[28] wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[28] wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_3__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[20] wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[20] wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_23s[21]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[21]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[29] wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[29] wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_3__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[21] wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[21] wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_23s[22]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[22]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[30] wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[30] wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_3__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[22] wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[22] wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_23s[23]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[23]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[31] wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[31] wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_3__cr.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[23] wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[23] wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[5] wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[5] wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_23s[24]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[24]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[32] wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[32] wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_3__cr.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[24] wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[24] wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[6] wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[6] wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_23s[25]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[25]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[33] wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[33] wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_3__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_7__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.carries[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[25] wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[25] wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[7] wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_3__cr.ci_local[7] wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_23s[26]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_3__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_3__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[26]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[34] wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[34] wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_0__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_4__cr.ci_local[1]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[26] wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[26] wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.carries[4] wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.carries[4] wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_23s[27]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[27]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[35] wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[35] wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_1__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_4__cr.ci_local[2]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[27] wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[27] wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[1] wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N0 wrapper.fi32_m32.c42_23s[28]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_1__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_1__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[28]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[36] wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[36] wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_2__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_4__cr.ci_local[3]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[28] wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[28] wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[2] wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N0 wrapper.fi32_m32.c42_23s[29]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_2__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_2__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[29]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[37] wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[37] wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_3__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_4__cr.ci_local[4]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[29] wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[29] wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[3] wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N0 wrapper.fi32_m32.c42_23s[30]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_3__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_3__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[30]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[38] wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.brr2.c_o[38] wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_4__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_4__cr.ci_local[5]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[30] wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[30] wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[4] wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N0 wrapper.fi32_m32.c42_23s[31]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_4__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_4__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[31]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.c_o[39] wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.c_o[39] wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_5__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_5__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_4__cr.ci_local[6]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[31] wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[31] wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[5] wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[5] wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N0 wrapper.fi32_m32.c42_23s[32]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_5__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_5__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[32]
10 1
01 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.c_o[40] wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N1
11 1
.names wrapper.fi32_m32.brr2.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.brr2.c_o[40] wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_6__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N0 wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.s_o
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_6__c.\csa_1.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.crr23.rof_4__cr.ci_local[7]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[32] wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[32] wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[6] wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[6] wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N0 wrapper.fi32_m32.c42_23s[33]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_6__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_6__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[33]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[33] wrapper.fi32_m32.crr23.rof_4__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[33] wrapper.fi32_m32.crr23.rof_4__cr.rof_7__c.csa_1.s_o wrapper.fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[7] wrapper.fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.crr23.rof_4__cr.ci_local[7] wrapper.fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N0 wrapper.fi32_m32.c42_23s[34]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_4__cr.rof_7__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_4__cr.\rof_7__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[34]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[34] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N1
11 1
.names wrapper.fi32_m32.brr3.c_o[34] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_0__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N0
10 1
01 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N0 $flatten\wrapper.\fi32_m32.\crr23.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.brr3.rof_4__br.bb4bh.rof_7__b4b.c.csa_2.s_o wrapper.fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N0 wrapper.fi32_m32.c42_23s[35]
10 1
01 1
.names wrapper.fi32_m32.crr23.rof_5__cr.rof_0__c.csa_2.N1 $flatten\wrapper.\fi32_m32.\crr23.\rof_5__cr.\rof_0__c.\csa_2.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.c42_23c[35]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[35] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.c42_23c[36]
11 1
.names wrapper.fi32_m32.brr3.c_o[35] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_1__b4b.c.csa_2.s_o wrapper.fi32_m32.c42_23s[36]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[36] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.c42_23c[37]
11 1
.names wrapper.fi32_m32.brr3.c_o[36] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_2__b4b.c.csa_2.s_o wrapper.fi32_m32.c42_23s[37]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[37] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.c42_23c[38]
11 1
.names wrapper.fi32_m32.brr3.c_o[37] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_3__b4b.c.csa_2.s_o wrapper.fi32_m32.c42_23s[38]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[38] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.c42_23c[39]
11 1
.names wrapper.fi32_m32.brr3.c_o[38] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_4__b4b.c.csa_2.s_o wrapper.fi32_m32.c42_23s[39]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[39] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.c42_23c[40]
11 1
.names wrapper.fi32_m32.brr3.c_o[39] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_5__b4b.c.csa_2.N0 wrapper.fi32_m32.c42_23s[40]
10 1
01 1
.names wrapper.fi32_m32.brr3.c_o[40] wrapper.fi32_m32.brr3.rof_5__br.bb4bh.rof_6__b4b.c.csa_2.N0 wrapper.fi32_m32.c42_23s[41]
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[0] wrapper.fi32_m32.c42_03s_r[16] wrapper.fi32_m32.gb.rof_0__rof_0__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[0] wrapper.fi32_m32.c42_03s_r[16] wrapper.fi32_m32.gb.rof_0__rof_0__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[15] wrapper.fi32_m32.gb.rof_0__rof_0__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_0__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[15] wrapper.fi32_m32.gb.rof_0__rof_0__csa.N0 wrapper.fi32_m32.gb.rof_0__rof_0__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_0__rof_0__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_0__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[0]
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[16] wrapper.fi32_m32.c42_03s_r[17] wrapper.fi32_m32.gb.c_o[1]
11 1
.names wrapper.fi32_m32.c42_03c_r[16] wrapper.fi32_m32.c42_03s_r[17] wrapper.fi32_m32.gb.rof_0__rof_1__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[2] wrapper.fi32_m32.c42_03s_r[18] wrapper.fi32_m32.gb.rof_0__rof_2__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[2] wrapper.fi32_m32.c42_03s_r[18] wrapper.fi32_m32.gb.rof_0__rof_2__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[17] wrapper.fi32_m32.gb.rof_0__rof_2__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_0__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[17] wrapper.fi32_m32.gb.rof_0__rof_2__csa.N0 wrapper.fi32_m32.gb.rof_0__rof_2__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_0__rof_2__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_0__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[2]
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[3] wrapper.fi32_m32.c42_03s_r[19] wrapper.fi32_m32.gb.rof_0__rof_3__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[3] wrapper.fi32_m32.c42_03s_r[19] wrapper.fi32_m32.gb.rof_0__rof_3__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[18] wrapper.fi32_m32.gb.rof_0__rof_3__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_0__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[18] wrapper.fi32_m32.gb.rof_0__rof_3__csa.N0 wrapper.fi32_m32.gb.rof_0__rof_3__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_0__rof_3__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_0__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[3]
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[4] wrapper.fi32_m32.c42_03s_r[20] wrapper.fi32_m32.gb.rof_0__rof_4__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[4] wrapper.fi32_m32.c42_03s_r[20] wrapper.fi32_m32.gb.rof_0__rof_4__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[19] wrapper.fi32_m32.gb.rof_0__rof_4__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_0__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[19] wrapper.fi32_m32.gb.rof_0__rof_4__csa.N0 wrapper.fi32_m32.gb.rof_0__rof_4__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_0__rof_4__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_0__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[4]
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[5] wrapper.fi32_m32.c42_03s_r[21] wrapper.fi32_m32.gb.rof_1__rof_0__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[5] wrapper.fi32_m32.c42_03s_r[21] wrapper.fi32_m32.gb.rof_1__rof_0__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[20] wrapper.fi32_m32.gb.rof_1__rof_0__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[20] wrapper.fi32_m32.gb.rof_1__rof_0__csa.N0 wrapper.fi32_m32.gb.rof_1__rof_0__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_0__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_0__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[5]
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[6] wrapper.fi32_m32.c42_03s_r[22] wrapper.fi32_m32.gb.rof_1__rof_1__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[6] wrapper.fi32_m32.c42_03s_r[22] wrapper.fi32_m32.gb.rof_1__rof_1__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[21] wrapper.fi32_m32.gb.rof_1__rof_1__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[21] wrapper.fi32_m32.gb.rof_1__rof_1__csa.N0 wrapper.fi32_m32.gb.rof_1__rof_1__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_1__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_1__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[6]
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[7] wrapper.fi32_m32.c42_03s_r[23] wrapper.fi32_m32.gb.rof_1__rof_2__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[7] wrapper.fi32_m32.c42_03s_r[23] wrapper.fi32_m32.gb.rof_1__rof_2__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[22] wrapper.fi32_m32.gb.rof_1__rof_2__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[22] wrapper.fi32_m32.gb.rof_1__rof_2__csa.N0 wrapper.fi32_m32.gb.rof_1__rof_2__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_2__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_2__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[7]
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[8] wrapper.fi32_m32.c42_03s_r[24] wrapper.fi32_m32.gb.rof_1__rof_3__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[8] wrapper.fi32_m32.c42_03s_r[24] wrapper.fi32_m32.gb.rof_1__rof_3__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[23] wrapper.fi32_m32.gb.rof_1__rof_3__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[23] wrapper.fi32_m32.gb.rof_1__rof_3__csa.N0 wrapper.fi32_m32.gb.rof_1__rof_3__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_3__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_3__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[8]
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[9] wrapper.fi32_m32.c42_03s_r[25] wrapper.fi32_m32.gb.rof_1__rof_4__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[9] wrapper.fi32_m32.c42_03s_r[25] wrapper.fi32_m32.gb.rof_1__rof_4__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[24] wrapper.fi32_m32.gb.rof_1__rof_4__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[24] wrapper.fi32_m32.gb.rof_1__rof_4__csa.N0 wrapper.fi32_m32.gb.rof_1__rof_4__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_4__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_4__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[9]
10 1
01 1
.names wrapper.fi32_m32.gb.a_i[10] wrapper.fi32_m32.c42_03s_r[26] wrapper.fi32_m32.gb.rof_1__rof_5__csa.N1
11 1
.names wrapper.fi32_m32.gb.a_i[10] wrapper.fi32_m32.c42_03s_r[26] wrapper.fi32_m32.gb.rof_1__rof_5__csa.N0
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[25] wrapper.fi32_m32.gb.rof_1__rof_5__csa.N0 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0]
11 1
.names wrapper.fi32_m32.c42_03c_r[25] wrapper.fi32_m32.gb.rof_1__rof_5__csa.N0 wrapper.fi32_m32.gb.rof_1__rof_5__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.gb.rof_1__rof_5__csa.N1 $flatten\wrapper.\fi32_m32.\gb.\rof_1__rof_5__csa.$techmap$add$verilog/bsg_multiply_pipelined.v:231$142.$auto$alumacc.cc:485:replace_alu$651.CO[0] wrapper.fi32_m32.gb.c_o[10]
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[26] wrapper.fi32_m32.c42_03s_r[27] wrapper.fi32_m32.gb.c_o[11]
11 1
.names wrapper.fi32_m32.c42_03c_r[26] wrapper.fi32_m32.c42_03s_r[27] wrapper.fi32_m32.gb.rof_2__rof_0__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[27] wrapper.fi32_m32.c42_03s_r[28] wrapper.fi32_m32.gb.c_o[12]
11 1
.names wrapper.fi32_m32.c42_03c_r[27] wrapper.fi32_m32.c42_03s_r[28] wrapper.fi32_m32.gb.rof_2__rof_1__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[28] wrapper.fi32_m32.c42_03s_r[29] wrapper.fi32_m32.gb.c_o[13]
11 1
.names wrapper.fi32_m32.c42_03c_r[28] wrapper.fi32_m32.c42_03s_r[29] wrapper.fi32_m32.gb.rof_2__rof_2__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[29] wrapper.fi32_m32.c42_03s_r[30] wrapper.fi32_m32.gb.c_o[14]
11 1
.names wrapper.fi32_m32.c42_03c_r[29] wrapper.fi32_m32.c42_03s_r[30] wrapper.fi32_m32.gb.rof_2__rof_3__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[30] wrapper.fi32_m32.c42_03s_r[31] wrapper.fi32_m32.gb.c_o[15]
11 1
.names wrapper.fi32_m32.c42_03c_r[30] wrapper.fi32_m32.c42_03s_r[31] wrapper.fi32_m32.gb.rof_2__rof_4__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[31] wrapper.fi32_m32.c42_03s_r[32] wrapper.fi32_m32.gb.c_o[16]
11 1
.names wrapper.fi32_m32.c42_03c_r[31] wrapper.fi32_m32.c42_03s_r[32] wrapper.fi32_m32.gb.rof_2__rof_5__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[32] wrapper.fi32_m32.c42_03s_r[33] wrapper.fi32_m32.gb.c_o[17]
11 1
.names wrapper.fi32_m32.c42_03c_r[32] wrapper.fi32_m32.c42_03s_r[33] wrapper.fi32_m32.gb.rof_2__rof_6__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[33] wrapper.fi32_m32.c42_03s_r[34] wrapper.fi32_m32.gb.c_o[18]
11 1
.names wrapper.fi32_m32.c42_03c_r[33] wrapper.fi32_m32.c42_03s_r[34] wrapper.fi32_m32.gb.rof_2__rof_7__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[34] wrapper.fi32_m32.c42_03s_r[35] wrapper.fi32_m32.gb.c_o[19]
11 1
.names wrapper.fi32_m32.c42_03c_r[34] wrapper.fi32_m32.c42_03s_r[35] wrapper.fi32_m32.gb.rof_3__rof_0__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[35] wrapper.fi32_m32.c42_03s_r[36] wrapper.fi32_m32.gb.c_o[20]
11 1
.names wrapper.fi32_m32.c42_03c_r[35] wrapper.fi32_m32.c42_03s_r[36] wrapper.fi32_m32.gb.rof_3__rof_1__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[36] wrapper.fi32_m32.c42_03s_r[37] wrapper.fi32_m32.gb.c_o[21]
11 1
.names wrapper.fi32_m32.c42_03c_r[36] wrapper.fi32_m32.c42_03s_r[37] wrapper.fi32_m32.gb.rof_3__rof_2__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[37] wrapper.fi32_m32.c42_03s_r[38] wrapper.fi32_m32.gb.c_o[22]
11 1
.names wrapper.fi32_m32.c42_03c_r[37] wrapper.fi32_m32.c42_03s_r[38] wrapper.fi32_m32.gb.rof_3__rof_3__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[38] wrapper.fi32_m32.c42_03s_r[39] wrapper.fi32_m32.gb.c_o[23]
11 1
.names wrapper.fi32_m32.c42_03c_r[38] wrapper.fi32_m32.c42_03s_r[39] wrapper.fi32_m32.gb.rof_3__rof_4__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[39] wrapper.fi32_m32.c42_03s_r[40] wrapper.fi32_m32.gb.c_o[24]
11 1
.names wrapper.fi32_m32.c42_03c_r[39] wrapper.fi32_m32.c42_03s_r[40] wrapper.fi32_m32.gb.rof_3__rof_5__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[40] wrapper.fi32_m32.c42_03s_r[41] wrapper.fi32_m32.gb.c_o[25]
11 1
.names wrapper.fi32_m32.c42_03c_r[40] wrapper.fi32_m32.c42_03s_r[41] wrapper.fi32_m32.gb.rof_3__rof_6__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[41] wrapper.fi32_m32.c42_03s_r[42] wrapper.fi32_m32.gb.c_o[26]
11 1
.names wrapper.fi32_m32.c42_03c_r[41] wrapper.fi32_m32.c42_03s_r[42] wrapper.fi32_m32.gb.rof_3__rof_7__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[42] wrapper.fi32_m32.c42_03s_r[43] wrapper.fi32_m32.gb.c_o[27]
11 1
.names wrapper.fi32_m32.c42_03c_r[42] wrapper.fi32_m32.c42_03s_r[43] wrapper.fi32_m32.gb.rof_4__rof_0__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[43] wrapper.fi32_m32.c42_03s_r[44] wrapper.fi32_m32.gb.c_o[28]
11 1
.names wrapper.fi32_m32.c42_03c_r[43] wrapper.fi32_m32.c42_03s_r[44] wrapper.fi32_m32.gb.rof_4__rof_1__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[44] wrapper.fi32_m32.c42_03s_r[45] wrapper.fi32_m32.gb.c_o[29]
11 1
.names wrapper.fi32_m32.c42_03c_r[44] wrapper.fi32_m32.c42_03s_r[45] wrapper.fi32_m32.gb.rof_4__rof_2__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[45] wrapper.fi32_m32.c42_03s_r[46] wrapper.fi32_m32.gb.c_o[30]
11 1
.names wrapper.fi32_m32.c42_03c_r[45] wrapper.fi32_m32.c42_03s_r[46] wrapper.fi32_m32.gb.rof_4__rof_3__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[46] wrapper.fi32_m32.c42_03s_r[47] wrapper.fi32_m32.gb.c_o[31]
11 1
.names wrapper.fi32_m32.c42_03c_r[46] wrapper.fi32_m32.c42_03s_r[47] wrapper.fi32_m32.gb.rof_4__rof_4__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[47] wrapper.fi32_m32.c42_03s_r[48] wrapper.fi32_m32.gb.c_o[32]
11 1
.names wrapper.fi32_m32.c42_03c_r[47] wrapper.fi32_m32.c42_03s_r[48] wrapper.fi32_m32.gb.rof_4__rof_5__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.c42_03c_r[48] wrapper.fi32_m32.c42_03s_r[49] wrapper.fi32_m32.gb.rof_4__rof_6__csa.s_o
10 1
01 1
.names wrapper.fi32_m32.SDN[50] y_i[0] wrapper.fi32_m32.gb_dot[2]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[1] wrapper.fi32_m32.gb_dot[3]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[2] wrapper.fi32_m32.gb_dot[4]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[8] wrapper.fi32_m32.gb_dot[10]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[7] wrapper.fi32_m32.gb_dot[9]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[6] wrapper.fi32_m32.gb_dot[8]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[5] wrapper.fi32_m32.gb_dot[7]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[4] wrapper.fi32_m32.gb_dot[6]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[3] wrapper.fi32_m32.gb_dot[5]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[16] wrapper.fi32_m32.crr01.cl_o
11 1
.names wrapper.fi32_m32.SDN[50] y_i[15] wrapper.fi32_m32.crr01.i[41]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[14] wrapper.fi32_m32.crr01.i[40]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[13] wrapper.fi32_m32.crr01.i[39]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[12] wrapper.fi32_m32.crr01.i[38]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[11] wrapper.fi32_m32.crr01.i[37]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[10] wrapper.fi32_m32.crr01.i[36]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[9] wrapper.fi32_m32.crr01.i[35]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[24] wrapper.fi32_m32.crr03.i[42]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[23] wrapper.fi32_m32.crr03.i[41]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[22] wrapper.fi32_m32.crr03.i[40]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[21] wrapper.fi32_m32.crr03.i[39]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[20] wrapper.fi32_m32.crr03.i[38]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[19] wrapper.fi32_m32.crr03.i[37]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[18] wrapper.fi32_m32.crr03.i[36]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[17] wrapper.fi32_m32.gb_dot[19]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[31] wrapper.fi32_m32.crr03.i[49]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[30] wrapper.fi32_m32.crr03.i[48]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[29] wrapper.fi32_m32.crr03.i[47]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[28] wrapper.fi32_m32.crr03.i[46]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[27] wrapper.fi32_m32.crr03.i[45]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[26] wrapper.fi32_m32.crr03.i[44]
11 1
.names wrapper.fi32_m32.SDN[50] y_i[25] wrapper.fi32_m32.crr03.i[43]
11 1
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.brr0.c_o[1] E=en_i Q=wrapper.fi32_m32.c30_r[1]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.brr0.c_o[3] E=en_i Q=wrapper.fi32_m32.c30_r[3]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.brr0.c_o[4] E=en_i Q=wrapper.fi32_m32.c30_r[4]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01c[1] E=en_i Q=wrapper.fi32_m32.c42_01c_r[1]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01c[2] E=en_i Q=wrapper.fi32_m32.c42_01c_r[2]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01c[3] E=en_i Q=wrapper.fi32_m32.c42_01c_r[3]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01c[4] E=en_i Q=wrapper.fi32_m32.c42_01c_r[4]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01c[5] E=en_i Q=wrapper.fi32_m32.c42_01c_r[5]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01c[6] E=en_i Q=wrapper.fi32_m32.c42_01c_r[6]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01s[0] E=en_i Q=wrapper.fi32_m32.c42_01s_r[0]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01s[1] E=en_i Q=wrapper.fi32_m32.c42_01s_r[1]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01s[2] E=en_i Q=wrapper.fi32_m32.c42_01s_r[2]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01s[3] E=en_i Q=wrapper.fi32_m32.c42_01s_r[3]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01s[4] E=en_i Q=wrapper.fi32_m32.c42_01s_r[4]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01s[5] E=en_i Q=wrapper.fi32_m32.c42_01s_r[5]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01s[6] E=en_i Q=wrapper.fi32_m32.c42_01s_r[6]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_01s[7] E=en_i Q=wrapper.fi32_m32.c42_01s_r[7]
.subckt $_DFFE_PP_ C=clk_i D=x_i[31] E=en_i Q=wrapper.fi32_m32.gb.a_i[0]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.gb_dot[2] E=en_i Q=wrapper.fi32_m32.gb.a_i[2]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.gb_dot[3] E=en_i Q=wrapper.fi32_m32.gb.a_i[3]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.gb_dot[4] E=en_i Q=wrapper.fi32_m32.gb.a_i[4]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.gb_dot[5] E=en_i Q=wrapper.fi32_m32.gb.a_i[5]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.gb_dot[6] E=en_i Q=wrapper.fi32_m32.gb.a_i[6]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.gb_dot[7] E=en_i Q=wrapper.fi32_m32.gb.a_i[7]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.gb_dot[8] E=en_i Q=wrapper.fi32_m32.gb.a_i[8]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.gb_dot[9] E=en_i Q=wrapper.fi32_m32.gb.a_i[9]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.gb_dot[10] E=en_i Q=wrapper.fi32_m32.gb.a_i[10]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_0__b4b.c.csa_1.N0 E=en_i Q=z_o[0]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_1__b4b.c.csa_2.s_o E=en_i Q=z_o[1]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_2__b4b.c.csa_1.s_o E=en_i Q=wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_3__b4b.c.csa_2.s_o E=en_i Q=wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_4__b4b.c.csa_2.s_o E=en_i Q=wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.brr0.rof_0__br.bb4bh.rof_5__b4b.c.csa_2.s_o E=en_i Q=wrapper.fi32_m32.pipe0_dffe_s30_r.data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[0] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[0]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[1] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[2]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[1] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[3]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[2] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[4]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[2] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[5]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[3] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[6]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[3] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[7]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[4] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[8]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[4] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[9]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[5] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[10]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[5] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[11]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[6] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[12]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[6] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[13]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[7] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[14]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[7] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[15]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[8] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[16]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[8] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[17]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[9] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[18]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[9] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[19]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[10] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[20]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[10] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[21]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[11] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[22]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[11] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[23]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[12] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[24]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[12] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[25]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[13] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[26]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[13] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[27]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[14] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[28]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[14] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[29]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[15] E=en_i Q=wrapper.fi32_m32.pipe_bt2.i[30]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[15] E=en_i Q=wrapper.fi32_m32.c42_03c_r[15]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[16] E=en_i Q=wrapper.fi32_m32.c42_03s_r[16]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[16] E=en_i Q=wrapper.fi32_m32.c42_03c_r[16]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[17] E=en_i Q=wrapper.fi32_m32.c42_03s_r[17]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[17] E=en_i Q=wrapper.fi32_m32.c42_03c_r[17]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[18] E=en_i Q=wrapper.fi32_m32.c42_03s_r[18]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[18] E=en_i Q=wrapper.fi32_m32.c42_03c_r[18]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[19] E=en_i Q=wrapper.fi32_m32.c42_03s_r[19]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[19] E=en_i Q=wrapper.fi32_m32.c42_03c_r[19]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[20] E=en_i Q=wrapper.fi32_m32.c42_03s_r[20]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[20] E=en_i Q=wrapper.fi32_m32.c42_03c_r[20]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[21] E=en_i Q=wrapper.fi32_m32.c42_03s_r[21]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[21] E=en_i Q=wrapper.fi32_m32.c42_03c_r[21]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[22] E=en_i Q=wrapper.fi32_m32.c42_03s_r[22]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[22] E=en_i Q=wrapper.fi32_m32.c42_03c_r[22]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[23] E=en_i Q=wrapper.fi32_m32.c42_03s_r[23]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[23] E=en_i Q=wrapper.fi32_m32.c42_03c_r[23]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[24] E=en_i Q=wrapper.fi32_m32.c42_03s_r[24]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[24] E=en_i Q=wrapper.fi32_m32.c42_03c_r[24]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[25] E=en_i Q=wrapper.fi32_m32.c42_03s_r[25]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[25] E=en_i Q=wrapper.fi32_m32.c42_03c_r[25]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[26] E=en_i Q=wrapper.fi32_m32.c42_03s_r[26]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[26] E=en_i Q=wrapper.fi32_m32.c42_03c_r[26]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[27] E=en_i Q=wrapper.fi32_m32.c42_03s_r[27]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[27] E=en_i Q=wrapper.fi32_m32.c42_03c_r[27]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[28] E=en_i Q=wrapper.fi32_m32.c42_03s_r[28]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[28] E=en_i Q=wrapper.fi32_m32.c42_03c_r[28]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[29] E=en_i Q=wrapper.fi32_m32.c42_03s_r[29]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[29] E=en_i Q=wrapper.fi32_m32.c42_03c_r[29]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[30] E=en_i Q=wrapper.fi32_m32.c42_03s_r[30]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[30] E=en_i Q=wrapper.fi32_m32.c42_03c_r[30]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[31] E=en_i Q=wrapper.fi32_m32.c42_03s_r[31]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[31] E=en_i Q=wrapper.fi32_m32.c42_03c_r[31]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[32] E=en_i Q=wrapper.fi32_m32.c42_03s_r[32]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[32] E=en_i Q=wrapper.fi32_m32.c42_03c_r[32]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[33] E=en_i Q=wrapper.fi32_m32.c42_03s_r[33]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[33] E=en_i Q=wrapper.fi32_m32.c42_03c_r[33]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[34] E=en_i Q=wrapper.fi32_m32.c42_03s_r[34]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[34] E=en_i Q=wrapper.fi32_m32.c42_03c_r[34]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[35] E=en_i Q=wrapper.fi32_m32.c42_03s_r[35]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[35] E=en_i Q=wrapper.fi32_m32.c42_03c_r[35]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[36] E=en_i Q=wrapper.fi32_m32.c42_03s_r[36]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[36] E=en_i Q=wrapper.fi32_m32.c42_03c_r[36]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[37] E=en_i Q=wrapper.fi32_m32.c42_03s_r[37]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[37] E=en_i Q=wrapper.fi32_m32.c42_03c_r[37]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[38] E=en_i Q=wrapper.fi32_m32.c42_03s_r[38]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[38] E=en_i Q=wrapper.fi32_m32.c42_03c_r[38]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[39] E=en_i Q=wrapper.fi32_m32.c42_03s_r[39]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[39] E=en_i Q=wrapper.fi32_m32.c42_03c_r[39]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[40] E=en_i Q=wrapper.fi32_m32.c42_03s_r[40]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[40] E=en_i Q=wrapper.fi32_m32.c42_03c_r[40]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[41] E=en_i Q=wrapper.fi32_m32.c42_03s_r[41]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[41] E=en_i Q=wrapper.fi32_m32.c42_03c_r[41]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[42] E=en_i Q=wrapper.fi32_m32.c42_03s_r[42]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[42] E=en_i Q=wrapper.fi32_m32.c42_03c_r[42]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[43] E=en_i Q=wrapper.fi32_m32.c42_03s_r[43]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[43] E=en_i Q=wrapper.fi32_m32.c42_03c_r[43]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[44] E=en_i Q=wrapper.fi32_m32.c42_03s_r[44]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[44] E=en_i Q=wrapper.fi32_m32.c42_03c_r[44]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[45] E=en_i Q=wrapper.fi32_m32.c42_03s_r[45]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[45] E=en_i Q=wrapper.fi32_m32.c42_03c_r[45]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[46] E=en_i Q=wrapper.fi32_m32.c42_03s_r[46]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[46] E=en_i Q=wrapper.fi32_m32.c42_03c_r[46]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[47] E=en_i Q=wrapper.fi32_m32.c42_03s_r[47]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[47] E=en_i Q=wrapper.fi32_m32.c42_03c_r[47]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[48] E=en_i Q=wrapper.fi32_m32.c42_03s_r[48]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03c[48] E=en_i Q=wrapper.fi32_m32.c42_03c_r[48]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.fi32_m32.c42_03s[49] E=en_i Q=wrapper.fi32_m32.c42_03s_r[49]
.names x_i[0] wrapper.fi32_m32.sdn.N4
0 1
.names x_i[3] wrapper.fi32_m32.sdn.N7
0 1
.names wrapper.fi32_m32.sdn.N9 wrapper.fi32_m32.sdn.N10
0 1
.names x_i[5] wrapper.fi32_m32.sdn.N13
0 1
.names wrapper.fi32_m32.sdn.N15 wrapper.fi32_m32.sdn.N16
0 1
.names x_i[7] wrapper.fi32_m32.sdn.N19
0 1
.names wrapper.fi32_m32.sdn.N21 wrapper.fi32_m32.sdn.N22
0 1
.names x_i[9] wrapper.fi32_m32.sdn.N25
0 1
.names wrapper.fi32_m32.sdn.N27 wrapper.fi32_m32.sdn.N28
0 1
.names x_i[11] wrapper.fi32_m32.sdn.N31
0 1
.names wrapper.fi32_m32.sdn.N33 wrapper.fi32_m32.sdn.N34
0 1
.names x_i[13] wrapper.fi32_m32.sdn.N37
0 1
.names wrapper.fi32_m32.sdn.N39 wrapper.fi32_m32.sdn.N40
0 1
.names x_i[15] wrapper.fi32_m32.sdn.N43
0 1
.names wrapper.fi32_m32.sdn.N45 wrapper.fi32_m32.sdn.N46
0 1
.names x_i[17] wrapper.fi32_m32.sdn.N49
0 1
.names wrapper.fi32_m32.sdn.N51 wrapper.fi32_m32.sdn.N52
0 1
.names x_i[19] wrapper.fi32_m32.sdn.N55
0 1
.names wrapper.fi32_m32.sdn.N57 wrapper.fi32_m32.sdn.N58
0 1
.names x_i[21] wrapper.fi32_m32.sdn.N61
0 1
.names wrapper.fi32_m32.sdn.N63 wrapper.fi32_m32.sdn.N64
0 1
.names x_i[23] wrapper.fi32_m32.sdn.N67
0 1
.names wrapper.fi32_m32.sdn.N69 wrapper.fi32_m32.sdn.N70
0 1
.names x_i[25] wrapper.fi32_m32.sdn.N73
0 1
.names wrapper.fi32_m32.sdn.N75 wrapper.fi32_m32.sdn.N76
0 1
.names x_i[27] wrapper.fi32_m32.sdn.N79
0 1
.names wrapper.fi32_m32.sdn.N81 wrapper.fi32_m32.sdn.N82
0 1
.names x_i[29] wrapper.fi32_m32.sdn.N85
0 1
.names wrapper.fi32_m32.sdn.N87 wrapper.fi32_m32.sdn.N88
0 1
.names x_i[31] wrapper.fi32_m32.sdn.N91
0 1
.names wrapper.fi32_m32.sdn.N93 wrapper.fi32_m32.sdn.N94
0 1
.names signed_i wrapper.fi32_m32.sdn.N96
0 1
.names wrapper.fi32_m32.sdn.N4 x_i[1] wrapper.fi32_m32.SDN[1]
11 1
.names wrapper.fi32_m32.sdn.N8 wrapper.fi32_m32.sdn.N11 wrapper.fi32_m32.SDN[4]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N6 wrapper.fi32_m32.sdn.N7 wrapper.fi32_m32.sdn.N8
11 1
.names x_i[2] x_i[1] wrapper.fi32_m32.sdn.N6
11 1
.names wrapper.fi32_m32.sdn.N10 x_i[3] wrapper.fi32_m32.sdn.N11
11 1
.names x_i[2] x_i[1] wrapper.fi32_m32.sdn.N9
1- 1
-1 1
.names x_i[1] x_i[2] wrapper.fi32_m32.SDN[5]
10 1
01 1
.names wrapper.fi32_m32.sdn.N14 wrapper.fi32_m32.sdn.N17 wrapper.fi32_m32.SDN[7]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N12 wrapper.fi32_m32.sdn.N13 wrapper.fi32_m32.sdn.N14
11 1
.names x_i[4] x_i[3] wrapper.fi32_m32.sdn.N12
11 1
.names wrapper.fi32_m32.sdn.N16 x_i[5] wrapper.fi32_m32.sdn.N17
11 1
.names x_i[4] x_i[3] wrapper.fi32_m32.sdn.N15
1- 1
-1 1
.names x_i[3] x_i[4] wrapper.fi32_m32.SDN[8]
10 1
01 1
.names wrapper.fi32_m32.sdn.N20 wrapper.fi32_m32.sdn.N23 wrapper.fi32_m32.SDN[10]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N18 wrapper.fi32_m32.sdn.N19 wrapper.fi32_m32.sdn.N20
11 1
.names x_i[6] x_i[5] wrapper.fi32_m32.sdn.N18
11 1
.names wrapper.fi32_m32.sdn.N22 x_i[7] wrapper.fi32_m32.sdn.N23
11 1
.names x_i[6] x_i[5] wrapper.fi32_m32.sdn.N21
1- 1
-1 1
.names x_i[5] x_i[6] wrapper.fi32_m32.SDN[11]
10 1
01 1
.names wrapper.fi32_m32.sdn.N26 wrapper.fi32_m32.sdn.N29 wrapper.fi32_m32.SDN[13]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N24 wrapper.fi32_m32.sdn.N25 wrapper.fi32_m32.sdn.N26
11 1
.names x_i[8] x_i[7] wrapper.fi32_m32.sdn.N24
11 1
.names wrapper.fi32_m32.sdn.N28 x_i[9] wrapper.fi32_m32.sdn.N29
11 1
.names x_i[8] x_i[7] wrapper.fi32_m32.sdn.N27
1- 1
-1 1
.names x_i[7] x_i[8] wrapper.fi32_m32.SDN[14]
10 1
01 1
.names wrapper.fi32_m32.sdn.N32 wrapper.fi32_m32.sdn.N35 wrapper.fi32_m32.SDN[16]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N30 wrapper.fi32_m32.sdn.N31 wrapper.fi32_m32.sdn.N32
11 1
.names x_i[10] x_i[9] wrapper.fi32_m32.sdn.N30
11 1
.names wrapper.fi32_m32.sdn.N34 x_i[11] wrapper.fi32_m32.sdn.N35
11 1
.names x_i[10] x_i[9] wrapper.fi32_m32.sdn.N33
1- 1
-1 1
.names x_i[9] x_i[10] wrapper.fi32_m32.SDN[17]
10 1
01 1
.names wrapper.fi32_m32.sdn.N38 wrapper.fi32_m32.sdn.N41 wrapper.fi32_m32.SDN[19]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N36 wrapper.fi32_m32.sdn.N37 wrapper.fi32_m32.sdn.N38
11 1
.names x_i[12] x_i[11] wrapper.fi32_m32.sdn.N36
11 1
.names wrapper.fi32_m32.sdn.N40 x_i[13] wrapper.fi32_m32.sdn.N41
11 1
.names x_i[12] x_i[11] wrapper.fi32_m32.sdn.N39
1- 1
-1 1
.names x_i[11] x_i[12] wrapper.fi32_m32.SDN[20]
10 1
01 1
.names wrapper.fi32_m32.sdn.N44 wrapper.fi32_m32.sdn.N47 wrapper.fi32_m32.SDN[22]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N42 wrapper.fi32_m32.sdn.N43 wrapper.fi32_m32.sdn.N44
11 1
.names x_i[14] x_i[13] wrapper.fi32_m32.sdn.N42
11 1
.names wrapper.fi32_m32.sdn.N46 x_i[15] wrapper.fi32_m32.sdn.N47
11 1
.names x_i[14] x_i[13] wrapper.fi32_m32.sdn.N45
1- 1
-1 1
.names x_i[13] x_i[14] wrapper.fi32_m32.SDN[23]
10 1
01 1
.names wrapper.fi32_m32.sdn.N50 wrapper.fi32_m32.sdn.N53 wrapper.fi32_m32.SDN[25]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N48 wrapper.fi32_m32.sdn.N49 wrapper.fi32_m32.sdn.N50
11 1
.names x_i[16] x_i[15] wrapper.fi32_m32.sdn.N48
11 1
.names wrapper.fi32_m32.sdn.N52 x_i[17] wrapper.fi32_m32.sdn.N53
11 1
.names x_i[16] x_i[15] wrapper.fi32_m32.sdn.N51
1- 1
-1 1
.names x_i[15] x_i[16] wrapper.fi32_m32.SDN[26]
10 1
01 1
.names wrapper.fi32_m32.sdn.N56 wrapper.fi32_m32.sdn.N59 wrapper.fi32_m32.SDN[28]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N54 wrapper.fi32_m32.sdn.N55 wrapper.fi32_m32.sdn.N56
11 1
.names x_i[18] x_i[17] wrapper.fi32_m32.sdn.N54
11 1
.names wrapper.fi32_m32.sdn.N58 x_i[19] wrapper.fi32_m32.sdn.N59
11 1
.names x_i[18] x_i[17] wrapper.fi32_m32.sdn.N57
1- 1
-1 1
.names x_i[17] x_i[18] wrapper.fi32_m32.SDN[29]
10 1
01 1
.names wrapper.fi32_m32.sdn.N62 wrapper.fi32_m32.sdn.N65 wrapper.fi32_m32.SDN[31]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N60 wrapper.fi32_m32.sdn.N61 wrapper.fi32_m32.sdn.N62
11 1
.names x_i[20] x_i[19] wrapper.fi32_m32.sdn.N60
11 1
.names wrapper.fi32_m32.sdn.N64 x_i[21] wrapper.fi32_m32.sdn.N65
11 1
.names x_i[20] x_i[19] wrapper.fi32_m32.sdn.N63
1- 1
-1 1
.names x_i[19] x_i[20] wrapper.fi32_m32.SDN[32]
10 1
01 1
.names wrapper.fi32_m32.sdn.N68 wrapper.fi32_m32.sdn.N71 wrapper.fi32_m32.SDN[34]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N66 wrapper.fi32_m32.sdn.N67 wrapper.fi32_m32.sdn.N68
11 1
.names x_i[22] x_i[21] wrapper.fi32_m32.sdn.N66
11 1
.names wrapper.fi32_m32.sdn.N70 x_i[23] wrapper.fi32_m32.sdn.N71
11 1
.names x_i[22] x_i[21] wrapper.fi32_m32.sdn.N69
1- 1
-1 1
.names x_i[21] x_i[22] wrapper.fi32_m32.SDN[35]
10 1
01 1
.names wrapper.fi32_m32.sdn.N74 wrapper.fi32_m32.sdn.N77 wrapper.fi32_m32.SDN[37]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N72 wrapper.fi32_m32.sdn.N73 wrapper.fi32_m32.sdn.N74
11 1
.names x_i[24] x_i[23] wrapper.fi32_m32.sdn.N72
11 1
.names wrapper.fi32_m32.sdn.N76 x_i[25] wrapper.fi32_m32.sdn.N77
11 1
.names x_i[24] x_i[23] wrapper.fi32_m32.sdn.N75
1- 1
-1 1
.names x_i[23] x_i[24] wrapper.fi32_m32.SDN[38]
10 1
01 1
.names wrapper.fi32_m32.sdn.N80 wrapper.fi32_m32.sdn.N83 wrapper.fi32_m32.SDN[40]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N78 wrapper.fi32_m32.sdn.N79 wrapper.fi32_m32.sdn.N80
11 1
.names x_i[26] x_i[25] wrapper.fi32_m32.sdn.N78
11 1
.names wrapper.fi32_m32.sdn.N82 x_i[27] wrapper.fi32_m32.sdn.N83
11 1
.names x_i[26] x_i[25] wrapper.fi32_m32.sdn.N81
1- 1
-1 1
.names x_i[25] x_i[26] wrapper.fi32_m32.SDN[41]
10 1
01 1
.names wrapper.fi32_m32.sdn.N86 wrapper.fi32_m32.sdn.N89 wrapper.fi32_m32.SDN[43]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N84 wrapper.fi32_m32.sdn.N85 wrapper.fi32_m32.sdn.N86
11 1
.names x_i[28] x_i[27] wrapper.fi32_m32.sdn.N84
11 1
.names wrapper.fi32_m32.sdn.N88 x_i[29] wrapper.fi32_m32.sdn.N89
11 1
.names x_i[28] x_i[27] wrapper.fi32_m32.sdn.N87
1- 1
-1 1
.names x_i[27] x_i[28] wrapper.fi32_m32.SDN[44]
10 1
01 1
.names wrapper.fi32_m32.sdn.N92 wrapper.fi32_m32.sdn.N95 wrapper.fi32_m32.SDN[46]
1- 1
-1 1
.names wrapper.fi32_m32.sdn.N90 wrapper.fi32_m32.sdn.N91 wrapper.fi32_m32.sdn.N92
11 1
.names x_i[30] x_i[29] wrapper.fi32_m32.sdn.N90
11 1
.names wrapper.fi32_m32.sdn.N94 x_i[31] wrapper.fi32_m32.sdn.N95
11 1
.names x_i[30] x_i[29] wrapper.fi32_m32.sdn.N93
1- 1
-1 1
.names x_i[29] x_i[30] wrapper.fi32_m32.SDN[47]
10 1
01 1
.names x_i[31] wrapper.fi32_m32.sdn.N96 wrapper.fi32_m32.SDN[50]
11 1
.end
