###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID iron-502-26)
#  Generated on:      Wed Oct 26 00:56:29 2022
#  Design:            user_proj_example
#  Command:           writeTimingCon results/user_proj_example.sdc
###############################################################
#current_design user_proj_example
create_clock [get_ports {wb_clk_i}]  -name ideal_clock -period 100.000000 -waveform {0.000000 50.000000}
set_propagated_clock  [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_sel_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_sel_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_sel_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_sel_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {wbs_adr_i[0]}]
set_load -pin_load -max  0.009  [get_ports {wbs_ack_o}]
set_load -pin_load -min  0.009  [get_ports {wbs_ack_o}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[31]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[31]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[30]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[30]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[29]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[29]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[28]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[28]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[27]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[27]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[26]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[26]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[25]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[25]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[24]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[24]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[23]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[23]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[22]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[22]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[21]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[21]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[20]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[20]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[19]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[19]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[18]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[18]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[17]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[17]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[16]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[16]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[15]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[15]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[14]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[14]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[13]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[13]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[12]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[12]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[11]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[11]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[10]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[10]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[9]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[9]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[8]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[8]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[7]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[7]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[6]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[6]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[5]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[5]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[4]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[4]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[3]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[3]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[2]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[2]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[1]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[1]}]
set_load -pin_load -max  0.009  [get_ports {wbs_dat_o[0]}]
set_load -pin_load -min  0.009  [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_data_in[0]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[127]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[127]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[126]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[126]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[125]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[125]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[124]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[124]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[123]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[123]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[122]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[122]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[121]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[121]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[120]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[120]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[119]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[119]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[118]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[118]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[117]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[117]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[116]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[116]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[115]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[115]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[114]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[114]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[113]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[113]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[112]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[112]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[111]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[111]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[110]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[110]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[109]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[109]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[108]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[108]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[107]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[107]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[106]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[106]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[105]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[105]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[104]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[104]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[103]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[103]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[102]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[102]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[101]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[101]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[100]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[100]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[99]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[99]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[98]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[98]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[97]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[97]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[96]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[96]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[95]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[95]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[94]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[94]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[93]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[93]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[92]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[92]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[91]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[91]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[90]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[90]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[89]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[89]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[88]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[88]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[87]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[87]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[86]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[86]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[85]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[85]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[84]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[84]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[83]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[83]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[82]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[82]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[81]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[81]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[80]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[80]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[79]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[79]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[78]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[78]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[77]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[77]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[76]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[76]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[75]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[75]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[74]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[74]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[73]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[73]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[72]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[72]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[71]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[71]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[70]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[70]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[69]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[69]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[68]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[68]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[67]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[67]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[66]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[66]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[65]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[65]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[64]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[64]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[63]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[63]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[62]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[62]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[61]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[61]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[60]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[60]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[59]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[59]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[58]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[58]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[57]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[57]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[56]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[56]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[55]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[55]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[54]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[54]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[53]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[53]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[52]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[52]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[51]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[51]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[50]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[50]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[49]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[49]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[48]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[48]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[47]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[47]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[46]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[46]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[45]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[45]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[44]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[44]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[43]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[43]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[42]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[42]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[41]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[41]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[40]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[40]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[39]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[39]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[38]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[38]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[37]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[37]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[36]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[36]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[35]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[35]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[34]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[34]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[33]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[33]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[32]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[32]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[31]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[31]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[30]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[30]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[29]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[29]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[28]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[28]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[27]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[27]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[26]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[26]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[25]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[25]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[24]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[24]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[23]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[23]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[22]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[22]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[21]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[21]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[20]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[20]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[19]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[19]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[18]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[18]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[17]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[17]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[16]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[16]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[15]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[15]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[14]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[14]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[13]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[13]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[12]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[12]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[11]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[11]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[10]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[10]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[9]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[9]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[8]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[8]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[7]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[7]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[6]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[6]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[5]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[5]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[4]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[4]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[3]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[3]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[2]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[2]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[1]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[1]}]
set_load -pin_load -max  0.009  [get_ports {la_data_out[0]}]
set_load -pin_load -min  0.009  [get_ports {la_data_out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {io_in[0]}]
set_load -pin_load -max  0.009  [get_ports {io_out[37]}]
set_load -pin_load -min  0.009  [get_ports {io_out[37]}]
set_load -pin_load -max  0.009  [get_ports {io_out[36]}]
set_load -pin_load -min  0.009  [get_ports {io_out[36]}]
set_load -pin_load -max  0.009  [get_ports {io_out[35]}]
set_load -pin_load -min  0.009  [get_ports {io_out[35]}]
set_load -pin_load -max  0.009  [get_ports {io_out[34]}]
set_load -pin_load -min  0.009  [get_ports {io_out[34]}]
set_load -pin_load -max  0.009  [get_ports {io_out[33]}]
set_load -pin_load -min  0.009  [get_ports {io_out[33]}]
set_load -pin_load -max  0.009  [get_ports {io_out[32]}]
set_load -pin_load -min  0.009  [get_ports {io_out[32]}]
set_load -pin_load -max  0.009  [get_ports {io_out[31]}]
set_load -pin_load -min  0.009  [get_ports {io_out[31]}]
set_load -pin_load -max  0.009  [get_ports {io_out[30]}]
set_load -pin_load -min  0.009  [get_ports {io_out[30]}]
set_load -pin_load -max  0.009  [get_ports {io_out[29]}]
set_load -pin_load -min  0.009  [get_ports {io_out[29]}]
set_load -pin_load -max  0.009  [get_ports {io_out[28]}]
set_load -pin_load -min  0.009  [get_ports {io_out[28]}]
set_load -pin_load -max  0.009  [get_ports {io_out[27]}]
set_load -pin_load -min  0.009  [get_ports {io_out[27]}]
set_load -pin_load -max  0.009  [get_ports {io_out[26]}]
set_load -pin_load -min  0.009  [get_ports {io_out[26]}]
set_load -pin_load -max  0.009  [get_ports {io_out[25]}]
set_load -pin_load -min  0.009  [get_ports {io_out[25]}]
set_load -pin_load -max  0.009  [get_ports {io_out[24]}]
set_load -pin_load -min  0.009  [get_ports {io_out[24]}]
set_load -pin_load -max  0.009  [get_ports {io_out[23]}]
set_load -pin_load -min  0.009  [get_ports {io_out[23]}]
set_load -pin_load -max  0.009  [get_ports {io_out[22]}]
set_load -pin_load -min  0.009  [get_ports {io_out[22]}]
set_load -pin_load -max  0.009  [get_ports {io_out[21]}]
set_load -pin_load -min  0.009  [get_ports {io_out[21]}]
set_load -pin_load -max  0.009  [get_ports {io_out[20]}]
set_load -pin_load -min  0.009  [get_ports {io_out[20]}]
set_load -pin_load -max  0.009  [get_ports {io_out[19]}]
set_load -pin_load -min  0.009  [get_ports {io_out[19]}]
set_load -pin_load -max  0.009  [get_ports {io_out[18]}]
set_load -pin_load -min  0.009  [get_ports {io_out[18]}]
set_load -pin_load -max  0.009  [get_ports {io_out[17]}]
set_load -pin_load -min  0.009  [get_ports {io_out[17]}]
set_load -pin_load -max  0.009  [get_ports {io_out[16]}]
set_load -pin_load -min  0.009  [get_ports {io_out[16]}]
set_load -pin_load -max  0.009  [get_ports {io_out[15]}]
set_load -pin_load -min  0.009  [get_ports {io_out[15]}]
set_load -pin_load -max  0.009  [get_ports {io_out[14]}]
set_load -pin_load -min  0.009  [get_ports {io_out[14]}]
set_load -pin_load -max  0.009  [get_ports {io_out[13]}]
set_load -pin_load -min  0.009  [get_ports {io_out[13]}]
set_load -pin_load -max  0.009  [get_ports {io_out[12]}]
set_load -pin_load -min  0.009  [get_ports {io_out[12]}]
set_load -pin_load -max  0.009  [get_ports {io_out[11]}]
set_load -pin_load -min  0.009  [get_ports {io_out[11]}]
set_load -pin_load -max  0.009  [get_ports {io_out[10]}]
set_load -pin_load -min  0.009  [get_ports {io_out[10]}]
set_load -pin_load -max  0.009  [get_ports {io_out[9]}]
set_load -pin_load -min  0.009  [get_ports {io_out[9]}]
set_load -pin_load -max  0.009  [get_ports {io_out[8]}]
set_load -pin_load -min  0.009  [get_ports {io_out[8]}]
set_load -pin_load -max  0.009  [get_ports {io_out[7]}]
set_load -pin_load -min  0.009  [get_ports {io_out[7]}]
set_load -pin_load -max  0.009  [get_ports {io_out[6]}]
set_load -pin_load -min  0.009  [get_ports {io_out[6]}]
set_load -pin_load -max  0.009  [get_ports {io_out[5]}]
set_load -pin_load -min  0.009  [get_ports {io_out[5]}]
set_load -pin_load -max  0.009  [get_ports {io_out[4]}]
set_load -pin_load -min  0.009  [get_ports {io_out[4]}]
set_load -pin_load -max  0.009  [get_ports {io_out[3]}]
set_load -pin_load -min  0.009  [get_ports {io_out[3]}]
set_load -pin_load -max  0.009  [get_ports {io_out[2]}]
set_load -pin_load -min  0.009  [get_ports {io_out[2]}]
set_load -pin_load -max  0.009  [get_ports {io_out[1]}]
set_load -pin_load -min  0.009  [get_ports {io_out[1]}]
set_load -pin_load -max  0.009  [get_ports {io_out[0]}]
set_load -pin_load -min  0.009  [get_ports {io_out[0]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[37]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[37]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[36]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[36]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[35]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[35]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[34]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[34]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[33]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[33]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[32]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[32]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[31]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[31]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[30]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[30]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[29]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[29]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[28]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[28]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[27]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[27]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[26]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[26]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[25]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[25]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[24]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[24]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[23]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[23]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[22]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[22]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[21]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[21]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[20]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[20]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[19]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[19]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[18]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[18]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[17]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[17]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[16]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[16]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[15]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[15]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[14]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[14]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[13]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[13]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[12]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[12]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[11]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[11]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[10]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[10]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[9]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[9]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[8]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[8]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[7]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[7]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[6]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[6]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[5]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[5]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[4]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[4]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[3]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[3]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[2]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[2]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[1]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[1]}]
set_load -pin_load -max  0.009  [get_ports {io_oeb[0]}]
set_load -pin_load -min  0.009  [get_ports {io_oeb[0]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[28]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[28]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[27]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[27]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[26]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[26]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[25]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[25]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[24]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[24]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[23]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[23]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[22]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[22]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[21]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[21]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[20]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[20]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[19]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[19]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[18]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[18]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[17]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[17]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[16]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[16]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[15]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[15]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[14]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[14]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[13]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[13]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[12]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[12]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[11]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[11]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[10]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[10]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[9]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[9]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[8]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[8]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[7]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[7]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[6]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[6]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[5]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[5]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[4]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[4]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[3]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[3]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[2]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[2]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[1]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[1]}]
set_load -pin_load -max  0.009  [get_ports {analog_io[0]}]
set_load -pin_load -min  0.009  [get_ports {analog_io[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {user_clock2}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {user_clock2}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {user_clock2}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {user_clock2}]
set_load -pin_load -max  0.009  [get_ports {user_irq[2]}]
set_load -pin_load -min  0.009  [get_ports {user_irq[2]}]
set_load -pin_load -max  0.009  [get_ports {user_irq[1]}]
set_load -pin_load -min  0.009  [get_ports {user_irq[1]}]
set_load -pin_load -max  0.009  [get_ports {user_irq[0]}]
set_load -pin_load -min  0.009  [get_ports {user_irq[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {analog_io[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {analog_io[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {analog_io[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {analog_io[28]}]
set_max_fanout 20  [current_design]
set_max_transition 25  [current_design]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[50]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[43]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[36]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[29]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[36]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[29]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[0]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[30]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[23]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[16]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[9]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[5]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[52]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[45]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[38]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[12]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[51]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[44]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[37]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[37]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[1]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[31]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[24]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[17]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[6]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[60]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[53]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[46]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[39]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[13]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[20]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[52]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[45]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[38]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[2]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[25]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[18]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[7]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[61]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[54]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[47]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[14]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[21]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[60]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[53]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[46]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[39]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[3]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[26]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[19]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[100]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[8]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[62]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[55]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[48]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[15]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[22]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[61]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[54]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[47]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[4]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[27]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[101]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[9]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[70]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[63]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[56]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[49]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[16]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[23]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[62]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[55]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[48]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[5]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[28]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wb_rst_i}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[102]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[71]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[64]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[57]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[17]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[24]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[70]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[63]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[56]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[49]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[6]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[29]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[110]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[103]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[72]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[65]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[58]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[18]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[25]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[71]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[64]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[57]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[100]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[7]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[111]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[104]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[80]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[73]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[66]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[59]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[19]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[26]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[72]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[65]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[58]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[101]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[8]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_cyc_i}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[112]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[105]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[81]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[74]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[67]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[27]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[80]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[73]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[66]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[59]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[102]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[9]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[120]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[113]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[106]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[82]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[75]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[68]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[28]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[81]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[74]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[67]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[110]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[103]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[121]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[114]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[107]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[90]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[83]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[76]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[69]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[82]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[75]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[68]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[111]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[104]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[122]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[115]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[108]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_we_i}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[91]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[84]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[77]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[90]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[83]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[76]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[69]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[112]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[105]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[10]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[123]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[116]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[109]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[92]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[85]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[78]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[91]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[84]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[77]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[120]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[113]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[106]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[11]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[124]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[117]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[93]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[86]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[79]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[92]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[85]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[78]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[121]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[114]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[107]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[12]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[125]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[118]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[0]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[0]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[94]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[87]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[93]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[86]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[79]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[122]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[115]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[108]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[20]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[13]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[126]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[119]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[1]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[1]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[95]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[88]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[94]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[87]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[123]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[116]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[109]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[21]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[14]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[127]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[2]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[2]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[0]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[96]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[89]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[95]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[88]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[124]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[117]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[22]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[15]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_stb_i}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[3]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[3]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[97]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[1]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[96]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[89]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[125]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[118]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[30]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[23]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[16]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[4]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[4]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[98]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[2]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[97]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[126]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[119]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_sel_i[0]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[31]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[24]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[17]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[5]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[5]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[99]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[3]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[98]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[127]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_sel_i[1]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[25]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[18]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[6]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[6]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[4]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[10]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[99]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_sel_i[2]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[26]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[19]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[7]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[7]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[5]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[11]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[10]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[10]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_sel_i[3]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[27]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[8]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[8]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[6]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[12]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[11]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[11]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[28]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[9]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[9]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[7]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[20]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[13]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[12]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[12]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_adr_i[29]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[8]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[21]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[14]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[20]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[13]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[20]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[13]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[0]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[9]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[22]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[15]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[21]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[14]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[21]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[14]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[1]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[30]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[23]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[16]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[22]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[15]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[22]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[15]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[2]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[31]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[24]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[17]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[30]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[23]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[16]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[30]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[23]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[16]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[10]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {user_clock2}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[3]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[32]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[25]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[18]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[31]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[24]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[17]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[31]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[24]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[17]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[11]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[4]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[0]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[40]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[33]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[26]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[19]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[32]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[25]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[18]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[32]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[25]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[18]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[12]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[5]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[1]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[41]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[34]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[27]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[40]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[33]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[26]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[19]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[33]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[26]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[19]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[20]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[13]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[6]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[2]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[42]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[35]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[28]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[41]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[34]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[27]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[34]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[27]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[21]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[14]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[7]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[3]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[50]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[43]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[36]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[29]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[10]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[42]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[35]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_data_in[28]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[35]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {io_in[28]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[22]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_i[15]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[8]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[4]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[51]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[44]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {la_oenb[37]}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[90]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[83]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[76]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[69]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[20]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[22]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[21]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[102]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[30]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[23]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[16]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[91]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[84]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[77]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[21]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[30]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[23]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[16]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[22]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[110]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[103]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[31]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[24]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[17]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[92]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[85]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[78]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[22]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[31]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[24]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[17]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[30]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[23]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[16]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[111]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[104]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[32]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[25]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[18]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {user_irq[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[93]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[86]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[79]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[30]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[23]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[16]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[25]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[18]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[31]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[24]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[17]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[112]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[105]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[40]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[33]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[26]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[19]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {user_irq[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[94]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[87]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[31]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[24]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[17]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[26]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[19]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[32]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[25]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[18]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[120]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[113]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[106]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[41]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[34]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[27]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {user_irq[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[95]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[88]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[32]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[25]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[18]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[27]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[33]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[26]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[19]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[121]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[114]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[107]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[42]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[35]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[28]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[96]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[89]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[33]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[26]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[19]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[28]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[34]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[27]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[122]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[115]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[108]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[50]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[43]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[36]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[29]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[97]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[34]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[27]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[29]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[35]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[28]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[123]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[116]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[109]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[51]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[44]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[37]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[98]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[35]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[28]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[36]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[29]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[124]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[117]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[52]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[45]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[38]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[99]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[36]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[29]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[20]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[37]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[125]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[118]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[60]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[53]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[46]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[39]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[37]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[21]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[126]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[119]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[61]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[54]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[47]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[22]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[127]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[62]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[55]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[48]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[23]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[16]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[70]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[63]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[56]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[49]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[24]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[17]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[71]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[64]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[57]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[25]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[18]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[72]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[65]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[58]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_ack_o}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[26]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[19]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[80]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[73]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[66]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[59]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[20]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[27]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[81]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[74]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[67]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[20]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[100]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[21]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[28]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[82]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[75]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[68]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_out[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[21]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {analog_io[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[20]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {io_oeb[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[101]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {wbs_dat_o[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[22]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {la_data_out[15]}]
set __coll_2 [get_pins {i_Top/i_WB_INTF/clk_gate_noc_rx_bits_reg/latch/GATE i_Top/i_WB_INTF/clk_gate_noc_rx_bits_reg/latch/SCE i_Top/i_WB_INTF/clk_gate_noc_rx_bits_reg/latch/M0 i_Top/i_WB_INTF/wbs_ack_o_reg/D i_Top/i_WB_INTF/noc_rx_bits_reg_7_/D i_Top/i_WB_INTF/noc_rx_bits_reg_6_/D i_Top/i_WB_INTF/noc_rx_bits_reg_5_/D i_Top/i_WB_INTF/noc_rx_bits_reg_4_/D i_Top/i_WB_INTF/noc_rx_bits_reg_3_/D i_Top/i_WB_INTF/noc_rx_bits_reg_2_/D i_Top/i_WB_INTF/noc_rx_bits_reg_1_/D i_Top/i_WB_INTF/noc_rx_bits_reg_0_/D i_Top/i_WB_INTF/noc_rx_toggle_reg/D i_Top/i_WB_INTF/repeat_adr_reg_0_/D i_Top/i_WB_INTF/repeat_adr_reg_1_/D i_Top/i_WB_INTF/repeat_adr_reg_3_/D i_Top/i_WB_INTF/repeat_adr_reg_4_/D i_Top/i_WB_INTF/repeat_adr_reg_5_/D i_Top/i_WB_INTF/repeat_adr_reg_6_/D i_Top/i_WB_INTF/repeat_adr_reg_7_/D i_Top/i_WB_INTF/repeat_adr_reg_8_/D i_Top/i_WB_INTF/repeat_adr_reg_9_/D i_Top/i_WB_INTF/repeat_adr_reg_10_/D i_Top/i_WB_INTF/repeat_adr_reg_11_/D i_Top/i_WB_INTF/repeat_adr_reg_12_/D i_Top/i_WB_INTF/repeat_adr_reg_13_/D i_Top/i_WB_INTF/repeat_adr_reg_14_/D i_Top/i_WB_INTF/repeat_adr_reg_16_/D i_Top/i_WB_INTF/repeat_adr_reg_17_/D i_Top/i_WB_INTF/repeat_adr_reg_18_/D i_Top/i_WB_INTF/repeat_adr_reg_19_/D i_Top/i_WB_INTF/repeat_adr_reg_20_/D i_Top/i_WB_INTF/repeat_adr_reg_21_/D i_Top/i_WB_INTF/repeat_adr_reg_22_/D i_Top/i_WB_INTF/repeat_adr_reg_23_/D i_Top/i_WB_INTF/repeat_adr_reg_24_/D i_Top/i_WB_INTF/repeat_adr_reg_25_/D i_Top/i_WB_INTF/repeat_adr_reg_26_/D i_Top/i_WB_INTF/repeat_adr_reg_27_/D i_Top/i_WB_INTF/repeat_adr_reg_28_/D i_Top/i_WB_INTF/repeat_adr_reg_29_/D i_Top/i_WB_INTF/repeat_adr_reg_30_/D i_Top/i_WB_INTF/repeat_adr_reg_31_/D i_Top/i_WB_INTF/repeat_adr_reg_2_/D i_Top/i_WB_INTF/repeat_adr_reg_15_/D i_Top/i_WB_INTF/noc_rx_reg_0_/D i_Top/i_WB_INTF/repeat_dat_reg_0_/D i_Top/i_WB_INTF/noc_rx_reg_1_/D i_Top/i_WB_INTF/repeat_dat_reg_1_/D i_Top/i_WB_INTF/noc_rx_reg_2_/D i_Top/i_WB_INTF/repeat_dat_reg_2_/D i_Top/i_WB_INTF/noc_rx_reg_3_/D i_Top/i_WB_INTF/repeat_dat_reg_3_/D i_Top/i_WB_INTF/noc_rx_reg_4_/D i_Top/i_WB_INTF/repeat_dat_reg_4_/D i_Top/i_WB_INTF/noc_rx_reg_5_/D i_Top/i_WB_INTF/repeat_dat_reg_5_/D i_Top/i_WB_INTF/noc_rx_reg_6_/D i_Top/i_WB_INTF/repeat_dat_reg_6_/D i_Top/i_WB_INTF/noc_rx_reg_7_/D i_Top/i_WB_INTF/repeat_dat_reg_7_/D i_Top/i_WB_INTF/noc_rx_reg_8_/D i_Top/i_WB_INTF/repeat_dat_reg_8_/D i_Top/i_WB_INTF/noc_rx_reg_9_/D i_Top/i_WB_INTF/repeat_dat_reg_9_/D i_Top/i_WB_INTF/noc_rx_reg_10_/D i_Top/i_WB_INTF/repeat_dat_reg_10_/D i_Top/i_WB_INTF/noc_rx_reg_11_/D i_Top/i_WB_INTF/repeat_dat_reg_11_/D i_Top/i_WB_INTF/noc_rx_reg_12_/D i_Top/i_WB_INTF/repeat_dat_reg_12_/D i_Top/i_WB_INTF/noc_rx_reg_13_/D i_Top/i_WB_INTF/repeat_dat_reg_13_/D i_Top/i_WB_INTF/noc_rx_reg_14_/D i_Top/i_WB_INTF/repeat_dat_reg_14_/D i_Top/i_WB_INTF/noc_rx_reg_15_/D i_Top/i_WB_INTF/repeat_dat_reg_15_/D i_Top/i_WB_INTF/wbs_dat_o_reg_15_/D i_Top/i_WB_INTF/wbs_dat_o_reg_14_/D i_Top/i_WB_INTF/wbs_dat_o_reg_13_/D i_Top/i_WB_INTF/wbs_dat_o_reg_12_/D i_Top/i_WB_INTF/wbs_dat_o_reg_11_/D i_Top/i_WB_INTF/wbs_dat_o_reg_10_/D i_Top/i_WB_INTF/wbs_dat_o_reg_9_/D i_Top/i_WB_INTF/wbs_dat_o_reg_8_/D i_Top/i_WB_INTF/wbs_dat_o_reg_7_/D i_Top/i_WB_INTF/wbs_dat_o_reg_6_/D i_Top/i_WB_INTF/wbs_dat_o_reg_5_/D i_Top/i_WB_INTF/wbs_dat_o_reg_4_/D i_Top/i_WB_INTF/wbs_dat_o_reg_3_/D i_Top/i_WB_INTF/wbs_dat_o_reg_2_/D i_Top/i_WB_INTF/wbs_dat_o_reg_1_/D i_Top/i_WB_INTF/wbs_dat_o_reg_0_/D i_Top/i_RX_INTF/clk_gate_state_reg/latch/GATE i_Top/i_RX_INTF/clk_gate_state_reg/latch/SCE i_Top/i_RX_INTF/clk_gate_state_reg/latch/M0 i_Top/i_RX_INTF/bits_left_reg_0_/D i_Top/i_RX_INTF/state_reg_1_/D i_Top/i_RX_INTF/state_reg_0_/D i_Top/i_RX_INTF/state_reg_2_/D i_Top/i_RX_INTF/toggle_last_reg/D i_Top/i_RX_INTF/rx_sr_reg_0_/D i_Top/i_RX_INTF/rx_sr_reg_1_/D i_Top/i_RX_INTF/rx_sr_reg_2_/D i_Top/i_RX_INTF/rx_sr_reg_3_/D i_Top/i_RX_INTF/rx_sr_reg_4_/D i_Top/i_RX_INTF/rx_sr_reg_5_/D i_Top/i_RX_INTF/rx_sr_reg_6_/D i_Top/i_RX_INTF/rx_sr_reg_7_/D i_Top/i_RX_INTF/rx_sr_reg_8_/D i_Top/i_RX_INTF/rx_sr_reg_9_/D i_Top/i_RX_INTF/rx_sr_reg_10_/D i_Top/i_RX_INTF/rx_sr_reg_11_/D i_Top/i_RX_INTF/rx_sr_reg_12_/D i_Top/i_RX_INTF/rx_sr_reg_13_/D i_Top/i_RX_INTF/rx_sr_reg_14_/D i_Top/i_RX_INTF/rx_sr_reg_15_/D i_Top/i_RX_INTF/bits_left_reg_7_/D i_Top/i_RX_INTF/bits_left_reg_6_/D i_Top/i_RX_INTF/bits_left_reg_5_/D i_Top/i_RX_INTF/bits_left_reg_4_/D i_Top/i_RX_INTF/bits_left_reg_3_/D i_Top/i_RX_INTF/bits_left_reg_2_/D i_Top/i_RX_INTF/bits_left_reg_1_/D i_Top/i_TX_INTF/tx_reg_15_/D i_Top/i_TX_INTF/tx_reg_14_/D i_Top/i_TX_INTF/tx_reg_13_/D i_Top/i_TX_INTF/tx_reg_12_/D i_Top/i_TX_INTF/tx_reg_11_/D i_Top/i_TX_INTF/tx_reg_10_/D i_Top/i_TX_INTF/tx_reg_9_/D i_Top/i_TX_INTF/tx_reg_8_/D i_Top/i_TX_INTF/tx_reg_7_/D i_Top/i_TX_INTF/tx_reg_6_/D i_Top/i_TX_INTF/tx_reg_5_/D i_Top/i_TX_INTF/tx_reg_4_/D i_Top/i_TX_INTF/tx_reg_3_/D i_Top/i_TX_INTF/tx_reg_2_/D i_Top/i_TX_INTF/tx_reg_1_/D i_Top/i_TX_INTF/tx_reg_0_/D i_Top/i_TX_INTF/state_reg_0_/D i_Top/i_TX_INTF/state_reg_0_/DE i_Top/i_TX_INTF/state_reg_1_/D i_Top/i_TX_INTF/state_reg_1_/DE i_Top/br0/out_adr_reg_6_/D i_Top/br0/out_adr_reg_5_/D i_Top/br0/out_adr_reg_4_/D i_Top/br0/out_adr_reg_3_/D i_Top/br0/out_adr_reg_2_/D i_Top/br0/out_adr_reg_1_/D i_Top/br0/out_adr_reg_0_/D i_Top/br0/out_dat_reg_15_/D i_Top/br0/out_dat_reg_14_/D i_Top/br0/out_dat_reg_13_/D i_Top/br0/out_dat_reg_12_/D i_Top/br0/out_dat_reg_11_/D i_Top/br0/out_dat_reg_10_/D i_Top/br0/out_dat_reg_9_/D i_Top/br0/out_dat_reg_8_/D i_Top/br0/out_dat_reg_7_/D i_Top/br0/out_dat_reg_6_/D i_Top/br0/out_dat_reg_5_/D i_Top/br0/out_dat_reg_4_/D i_Top/br0/out_dat_reg_3_/D i_Top/br0/out_dat_reg_2_/D i_Top/br0/out_dat_reg_1_/D i_Top/br0/out_dat_reg_0_/D i_Top/br1/out_adr_reg_5_/D i_Top/br1/out_adr_reg_4_/D i_Top/br1/out_adr_reg_3_/D i_Top/br1/out_adr_reg_2_/D i_Top/br1/out_adr_reg_1_/D i_Top/br1/out_adr_reg_0_/D i_Top/br1/out_dat_reg_15_/D i_Top/br1/out_dat_reg_14_/D i_Top/br1/out_dat_reg_13_/D i_Top/br1/out_dat_reg_12_/D i_Top/br1/out_dat_reg_11_/D i_Top/br1/out_dat_reg_10_/D i_Top/br1/out_dat_reg_9_/D i_Top/br1/out_dat_reg_8_/D i_Top/br1/out_dat_reg_7_/D i_Top/br1/out_dat_reg_6_/D i_Top/br1/out_dat_reg_5_/D i_Top/br1/out_dat_reg_4_/D i_Top/br1/out_dat_reg_3_/D i_Top/br1/out_dat_reg_2_/D i_Top/br1/out_dat_reg_1_/D i_Top/br1/out_dat_reg_0_/D i_Top/br2/out_adr_reg_5_/D i_Top/br2/out_adr_reg_4_/D i_Top/br2/out_adr_reg_3_/D i_Top/br2/out_adr_reg_2_/D i_Top/br2/out_adr_reg_1_/D i_Top/br2/out_adr_reg_0_/D i_Top/br2/out_dat_reg_15_/D i_Top/br2/out_dat_reg_14_/D i_Top/br2/out_dat_reg_13_/D i_Top/br2/out_dat_reg_12_/D i_Top/br2/out_dat_reg_11_/D i_Top/br2/out_dat_reg_10_/D i_Top/br2/out_dat_reg_9_/D i_Top/br2/out_dat_reg_8_/D i_Top/br2/out_dat_reg_7_/D i_Top/br2/out_dat_reg_6_/D i_Top/br2/out_dat_reg_5_/D i_Top/br2/out_dat_reg_4_/D i_Top/br2/out_dat_reg_3_/D i_Top/br2/out_dat_reg_2_/D i_Top/br2/out_dat_reg_1_/D i_Top/br2/out_dat_reg_0_/D i_Top/br3/out_adr_reg_5_/D i_Top/br3/out_adr_reg_4_/D i_Top/br3/out_adr_reg_3_/D i_Top/br3/out_adr_reg_2_/D i_Top/br3/out_adr_reg_1_/D i_Top/br3/out_adr_reg_0_/D i_Top/br3/out_dat_reg_15_/D i_Top/br3/out_dat_reg_14_/D i_Top/br3/out_dat_reg_13_/D i_Top/br3/out_dat_reg_12_/D i_Top/br3/out_dat_reg_11_/D i_Top/br3/out_dat_reg_10_/D i_Top/br3/out_dat_reg_9_/D i_Top/br3/out_dat_reg_8_/D i_Top/br3/out_dat_reg_7_/D i_Top/br3/out_dat_reg_6_/D i_Top/br3/out_dat_reg_5_/D i_Top/br3/out_dat_reg_4_/D i_Top/br3/out_dat_reg_3_/D i_Top/br3/out_dat_reg_2_/D i_Top/br3/out_dat_reg_1_/D i_Top/br3/out_dat_reg_0_/D i_Top/br4/out_adr_reg_5_/D i_Top/br4/out_adr_reg_4_/D i_Top/br4/out_adr_reg_3_/D i_Top/br4/out_adr_reg_2_/D}]
append_to_collection __coll_2 [get_pins {i_Top/br4/out_adr_reg_1_/D i_Top/br4/out_adr_reg_0_/D i_Top/br4/out_dat_reg_15_/D i_Top/br4/out_dat_reg_14_/D i_Top/br4/out_dat_reg_13_/D i_Top/br4/out_dat_reg_12_/D i_Top/br4/out_dat_reg_11_/D i_Top/br4/out_dat_reg_10_/D i_Top/br4/out_dat_reg_9_/D i_Top/br4/out_dat_reg_8_/D i_Top/br4/out_dat_reg_7_/D i_Top/br4/out_dat_reg_6_/D i_Top/br4/out_dat_reg_5_/D i_Top/br4/out_dat_reg_4_/D i_Top/br4/out_dat_reg_3_/D i_Top/br4/out_dat_reg_2_/D i_Top/br4/out_dat_reg_1_/D i_Top/br4/out_dat_reg_0_/D i_Top/br5/out_adr_reg_5_/D i_Top/br5/out_adr_reg_4_/D i_Top/br5/out_adr_reg_3_/D i_Top/br5/out_adr_reg_2_/D i_Top/br5/out_adr_reg_1_/D i_Top/br5/out_adr_reg_0_/D i_Top/br5/out_dat_reg_15_/D i_Top/br5/out_dat_reg_14_/D i_Top/br5/out_dat_reg_13_/D i_Top/br5/out_dat_reg_12_/D i_Top/br5/out_dat_reg_11_/D i_Top/br5/out_dat_reg_10_/D i_Top/br5/out_dat_reg_9_/D i_Top/br5/out_dat_reg_8_/D i_Top/br5/out_dat_reg_7_/D i_Top/br5/out_dat_reg_6_/D i_Top/br5/out_dat_reg_5_/D i_Top/br5/out_dat_reg_4_/D i_Top/br5/out_dat_reg_3_/D i_Top/br5/out_dat_reg_2_/D i_Top/br5/out_dat_reg_1_/D i_Top/br5/out_dat_reg_0_/D i_Top/br6/out_adr_reg_5_/D i_Top/br6/out_adr_reg_4_/D i_Top/br6/out_adr_reg_3_/D i_Top/br6/out_adr_reg_2_/D i_Top/br6/out_adr_reg_1_/D i_Top/br6/out_adr_reg_0_/D i_Top/br6/out_dat_reg_15_/D i_Top/br6/out_dat_reg_14_/D i_Top/br6/out_dat_reg_13_/D i_Top/br6/out_dat_reg_12_/D i_Top/br6/out_dat_reg_11_/D i_Top/br6/out_dat_reg_10_/D i_Top/br6/out_dat_reg_9_/D i_Top/br6/out_dat_reg_8_/D i_Top/br6/out_dat_reg_7_/D i_Top/br6/out_dat_reg_6_/D i_Top/br6/out_dat_reg_5_/D i_Top/br6/out_dat_reg_4_/D i_Top/br6/out_dat_reg_3_/D i_Top/br6/out_dat_reg_2_/D i_Top/br6/out_dat_reg_1_/D i_Top/br6/out_dat_reg_0_/D i_Top/br7/out_adr_reg_5_/D i_Top/br7/out_adr_reg_4_/D i_Top/br7/out_adr_reg_3_/D i_Top/br7/out_adr_reg_2_/D i_Top/br7/out_adr_reg_1_/D i_Top/br7/out_adr_reg_0_/D i_Top/br7/out_dat_reg_15_/D i_Top/br7/out_dat_reg_14_/D i_Top/br7/out_dat_reg_13_/D i_Top/br7/out_dat_reg_12_/D i_Top/br7/out_dat_reg_11_/D i_Top/br7/out_dat_reg_10_/D i_Top/br7/out_dat_reg_9_/D i_Top/br7/out_dat_reg_8_/D i_Top/br7/out_dat_reg_7_/D i_Top/br7/out_dat_reg_6_/D i_Top/br7/out_dat_reg_5_/D i_Top/br7/out_dat_reg_4_/D i_Top/br7/out_dat_reg_3_/D i_Top/br7/out_dat_reg_2_/D i_Top/br7/out_dat_reg_1_/D i_Top/br7/out_dat_reg_0_/D i_Top/leaf_rlllll/rx_state_reg_0_/D i_Top/leaf_rlllll/rx_state_reg_1_/D i_Top/leaf_rlllll/tx_state_reg_0_/D i_Top/leaf_rlllll/tx_state_reg_1_/D i_Top/leaf_rllllr/rx_state_reg_0_/D i_Top/leaf_rllllr/rx_state_reg_1_/D i_Top/leaf_rllllr/tx_state_reg_0_/D i_Top/leaf_rllllr/tx_state_reg_1_/D i_Top/leaf_rlllrl/rx_state_reg_0_/D i_Top/leaf_rlllrl/rx_state_reg_1_/D i_Top/leaf_rlllrl/tx_state_reg_0_/D i_Top/leaf_rlllrl/tx_state_reg_1_/D i_Top/leaf_rlllrr/rx_state_reg_0_/D i_Top/leaf_rlllrr/rx_state_reg_1_/D i_Top/leaf_rlllrr/tx_state_reg_0_/D i_Top/leaf_rlllrr/tx_state_reg_1_/D i_Top/leaf_rllrll/rx_state_reg_0_/D i_Top/leaf_rllrll/rx_state_reg_1_/D i_Top/leaf_rllrll/tx_state_reg_0_/D i_Top/leaf_rllrll/tx_state_reg_1_/D i_Top/leaf_rllrlr/rx_state_reg_0_/D i_Top/leaf_rllrlr/rx_state_reg_1_/D i_Top/leaf_rllrlr/tx_state_reg_0_/D i_Top/leaf_rllrlr/tx_state_reg_1_/D i_Top/leaf_rllrrl/rx_state_reg_0_/D i_Top/leaf_rllrrl/rx_state_reg_1_/D i_Top/leaf_rllrrl/tx_state_reg_0_/D i_Top/leaf_rllrrl/tx_state_reg_1_/D i_Top/leaf_rllrrr/rx_state_reg_0_/D i_Top/leaf_rllrrr/rx_state_reg_1_/D i_Top/leaf_rllrrr/tx_state_reg_0_/D i_Top/leaf_rllrrr/tx_state_reg_1_/D i_Top/leaf_rlrlll/rx_state_reg_0_/D i_Top/leaf_rlrlll/rx_state_reg_1_/D i_Top/leaf_rlrlll/tx_state_reg_0_/D i_Top/leaf_rlrlll/tx_state_reg_1_/D i_Top/leaf_rlrllr/rx_state_reg_0_/D i_Top/leaf_rlrllr/rx_state_reg_1_/D i_Top/leaf_rlrllr/tx_state_reg_0_/D i_Top/leaf_rlrllr/tx_state_reg_1_/D i_Top/leaf_rlrlrl/rx_state_reg_0_/D i_Top/leaf_rlrlrl/rx_state_reg_1_/D i_Top/leaf_rlrlrl/tx_state_reg_0_/D i_Top/leaf_rlrlrl/tx_state_reg_1_/D i_Top/leaf_rlrlrr/rx_state_reg_0_/D i_Top/leaf_rlrlrr/rx_state_reg_1_/D i_Top/leaf_rlrlrr/tx_state_reg_0_/D i_Top/leaf_rlrlrr/tx_state_reg_1_/D i_Top/leaf_rlrrll/rx_state_reg_0_/D i_Top/leaf_rlrrll/rx_state_reg_1_/D i_Top/leaf_rlrrll/tx_state_reg_0_/D i_Top/leaf_rlrrll/tx_state_reg_1_/D i_Top/leaf_rlrrlr/rx_state_reg_0_/D i_Top/leaf_rlrrlr/rx_state_reg_1_/D i_Top/leaf_rlrrlr/tx_state_reg_0_/D i_Top/leaf_rlrrlr/tx_state_reg_1_/D i_Top/leaf_rlrrrl/rx_state_reg_0_/D i_Top/leaf_rlrrrl/rx_state_reg_1_/D i_Top/leaf_rlrrrl/tx_state_reg_0_/D i_Top/leaf_rlrrrl/tx_state_reg_1_/D i_Top/leaf_rlrrrr/rx_state_reg_0_/D i_Top/leaf_rlrrrr/rx_state_reg_1_/D i_Top/leaf_rlrrrr/tx_state_reg_0_/D i_Top/leaf_rlrrrr/tx_state_reg_1_/D i_Top/leaf_rrllll/rx_state_reg_0_/D i_Top/leaf_rrllll/rx_state_reg_1_/D i_Top/leaf_rrllll/tx_state_reg_0_/D i_Top/leaf_rrllll/tx_state_reg_1_/D i_Top/leaf_rrlllr/rx_state_reg_0_/D i_Top/leaf_rrlllr/rx_state_reg_1_/D i_Top/leaf_rrlllr/tx_state_reg_0_/D i_Top/leaf_rrlllr/tx_state_reg_1_/D i_Top/leaf_rrllrl/rx_state_reg_0_/D i_Top/leaf_rrllrl/rx_state_reg_1_/D i_Top/leaf_rrllrl/tx_state_reg_0_/D i_Top/leaf_rrllrl/tx_state_reg_1_/D i_Top/leaf_rrllrr/rx_state_reg_0_/D i_Top/leaf_rrllrr/rx_state_reg_1_/D i_Top/leaf_rrllrr/tx_state_reg_0_/D i_Top/leaf_rrllrr/tx_state_reg_1_/D i_Top/leaf_rrlrll/rx_state_reg_0_/D i_Top/leaf_rrlrll/rx_state_reg_1_/D i_Top/leaf_rrlrll/tx_state_reg_0_/D i_Top/leaf_rrlrll/tx_state_reg_1_/D i_Top/leaf_rrlrlr/rx_state_reg_0_/D i_Top/leaf_rrlrlr/rx_state_reg_1_/D i_Top/leaf_rrlrlr/tx_state_reg_0_/D i_Top/leaf_rrlrlr/tx_state_reg_1_/D i_Top/leaf_rrlrrl/rx_state_reg_0_/D i_Top/leaf_rrlrrl/rx_state_reg_1_/D i_Top/leaf_rrlrrl/tx_state_reg_0_/D i_Top/leaf_rrlrrl/tx_state_reg_1_/D i_Top/leaf_rrlrrr/rx_state_reg_0_/D i_Top/leaf_rrlrrr/rx_state_reg_1_/D i_Top/leaf_rrlrrr/tx_state_reg_0_/D i_Top/leaf_rrlrrr/tx_state_reg_1_/D i_Top/leaf_rrrlll/rx_state_reg_0_/D i_Top/leaf_rrrlll/rx_state_reg_1_/D i_Top/leaf_rrrlll/tx_state_reg_0_/D i_Top/leaf_rrrlll/tx_state_reg_1_/D i_Top/leaf_rrrllr/rx_state_reg_0_/D i_Top/leaf_rrrllr/rx_state_reg_1_/D i_Top/leaf_rrrllr/tx_state_reg_0_/D i_Top/leaf_rrrllr/tx_state_reg_1_/D i_Top/leaf_rrrlrl/rx_state_reg_0_/D i_Top/leaf_rrrlrl/rx_state_reg_1_/D i_Top/leaf_rrrlrl/tx_state_reg_0_/D i_Top/leaf_rrrlrl/tx_state_reg_1_/D i_Top/leaf_rrrlrr/rx_state_reg_0_/D i_Top/leaf_rrrlrr/rx_state_reg_1_/D i_Top/leaf_rrrlrr/tx_state_reg_0_/D i_Top/leaf_rrrlrr/tx_state_reg_1_/D i_Top/leaf_rrrrll/rx_state_reg_0_/D i_Top/leaf_rrrrll/rx_state_reg_1_/D i_Top/leaf_rrrrll/tx_state_reg_0_/D i_Top/leaf_rrrrll/tx_state_reg_1_/D i_Top/leaf_rrrrlr/rx_state_reg_0_/D i_Top/leaf_rrrrlr/rx_state_reg_1_/D i_Top/leaf_rrrrlr/tx_state_reg_0_/D i_Top/leaf_rrrrlr/tx_state_reg_1_/D i_Top/leaf_rrrrrl/rx_state_reg_0_/D i_Top/leaf_rrrrrl/rx_state_reg_1_/D i_Top/leaf_rrrrrl/tx_state_reg_0_/D i_Top/leaf_rrrrrl/tx_state_reg_1_/D i_Top/leaf_rrrrrr/rx_state_reg_0_/D i_Top/leaf_rrrrrr/rx_state_reg_1_/D i_Top/leaf_rrrrrr/tx_state_reg_0_/D i_Top/leaf_rrrrrr/tx_state_reg_1_/D i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone/GATE i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone/SCE i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone_2/GATE i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone_2/SCE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone/GATE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone/SCE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_3/GATE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_3/SCE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_4/GATE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_4/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone/SCE}]
append_to_collection __coll_2 [get_pins {i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_22/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_22/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_23/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_23/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_24/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_24/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_25/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_25/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_26/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_26/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_27/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_27/SCE}]
group_path -name In2Reg -from [get_ports {wb_rst_i wbs_stb_i wbs_cyc_i wbs_we_i wbs_sel_i[3] wbs_sel_i[2] wbs_sel_i[1] wbs_sel_i[0] wbs_dat_i[31] wbs_dat_i[30] wbs_dat_i[29] wbs_dat_i[28] wbs_dat_i[27] wbs_dat_i[26] wbs_dat_i[25] wbs_dat_i[24] wbs_dat_i[23] wbs_dat_i[22] wbs_dat_i[21] wbs_dat_i[20] wbs_dat_i[19] wbs_dat_i[18] wbs_dat_i[17] wbs_dat_i[16] wbs_dat_i[15] wbs_dat_i[14] wbs_dat_i[13] wbs_dat_i[12] wbs_dat_i[11] wbs_dat_i[10] wbs_dat_i[9] wbs_dat_i[8] wbs_dat_i[7] wbs_dat_i[6] wbs_dat_i[5] wbs_dat_i[4] wbs_dat_i[3] wbs_dat_i[2] wbs_dat_i[1] wbs_dat_i[0] wbs_adr_i[31] wbs_adr_i[30] wbs_adr_i[29] wbs_adr_i[28] wbs_adr_i[27] wbs_adr_i[26] wbs_adr_i[25] wbs_adr_i[24] wbs_adr_i[23] wbs_adr_i[22] wbs_adr_i[21] wbs_adr_i[20] wbs_adr_i[19] wbs_adr_i[18] wbs_adr_i[17] wbs_adr_i[16] wbs_adr_i[15] wbs_adr_i[14] wbs_adr_i[13] wbs_adr_i[12] wbs_adr_i[11] wbs_adr_i[10] wbs_adr_i[9] wbs_adr_i[8] wbs_adr_i[7] wbs_adr_i[6] wbs_adr_i[5] wbs_adr_i[4] wbs_adr_i[3] wbs_adr_i[2] wbs_adr_i[1] wbs_adr_i[0] la_data_in[127] la_data_in[126] la_data_in[125] la_data_in[124] la_data_in[123] la_data_in[122] la_data_in[121] la_data_in[120] la_data_in[119] la_data_in[118] la_data_in[117] la_data_in[116] la_data_in[115] la_data_in[114] la_data_in[113] la_data_in[112] la_data_in[111] la_data_in[110] la_data_in[109] la_data_in[108] la_data_in[107] la_data_in[106] la_data_in[105] la_data_in[104] la_data_in[103] la_data_in[102] la_data_in[101] la_data_in[100] la_data_in[99] la_data_in[98] la_data_in[97] la_data_in[96] la_data_in[95] la_data_in[94] la_data_in[93] la_data_in[92] la_data_in[91] la_data_in[90] la_data_in[89] la_data_in[88] la_data_in[87] la_data_in[86] la_data_in[85] la_data_in[84] la_data_in[83] la_data_in[82] la_data_in[81] la_data_in[80] la_data_in[79] la_data_in[78] la_data_in[77] la_data_in[76] la_data_in[75] la_data_in[74] la_data_in[73] la_data_in[72] la_data_in[71] la_data_in[70] la_data_in[69] la_data_in[68] la_data_in[67] la_data_in[66] la_data_in[65] la_data_in[64] la_data_in[63] la_data_in[62] la_data_in[61] la_data_in[60] la_data_in[59] la_data_in[58] la_data_in[57] la_data_in[56] la_data_in[55] la_data_in[54] la_data_in[53] la_data_in[52] la_data_in[51] la_data_in[50] la_data_in[49] la_data_in[48] la_data_in[47] la_data_in[46] la_data_in[45] la_data_in[44] la_data_in[43] la_data_in[42] la_data_in[41] la_data_in[40] la_data_in[39] la_data_in[38] la_data_in[37] la_data_in[36] la_data_in[35] la_data_in[34] la_data_in[33] la_data_in[32] la_data_in[31] la_data_in[30] la_data_in[29] la_data_in[28] la_data_in[27] la_data_in[26] la_data_in[25] la_data_in[24] la_data_in[23] la_data_in[22] la_data_in[21] la_data_in[20] la_data_in[19] la_data_in[18] la_data_in[17] la_data_in[16] la_data_in[15] la_data_in[14] la_data_in[13] la_data_in[12] la_data_in[11] la_data_in[10] la_data_in[9] la_data_in[8] la_data_in[7] la_data_in[6] la_data_in[5] la_data_in[4] la_data_in[3] la_data_in[2] la_data_in[1] la_data_in[0] la_oenb[127] la_oenb[126] la_oenb[125] la_oenb[124] la_oenb[123] la_oenb[122] la_oenb[121] la_oenb[120] la_oenb[119] la_oenb[118] la_oenb[117] la_oenb[116] la_oenb[115] la_oenb[114] la_oenb[113] la_oenb[112] la_oenb[111] la_oenb[110] la_oenb[109] la_oenb[108] la_oenb[107] la_oenb[106] la_oenb[105] la_oenb[104] la_oenb[103] la_oenb[102] la_oenb[101] la_oenb[100] la_oenb[99] la_oenb[98] la_oenb[97] la_oenb[96] la_oenb[95] la_oenb[94] la_oenb[93] la_oenb[92] la_oenb[91] la_oenb[90] la_oenb[89] la_oenb[88] la_oenb[87] la_oenb[86] la_oenb[85] la_oenb[84] la_oenb[83] la_oenb[82] la_oenb[81] la_oenb[80] la_oenb[79] la_oenb[78] la_oenb[77] la_oenb[76] la_oenb[75] la_oenb[74] la_oenb[73] la_oenb[72] la_oenb[71] la_oenb[70] la_oenb[69] la_oenb[68] la_oenb[67] la_oenb[66] la_oenb[65] la_oenb[64] la_oenb[63] la_oenb[62] la_oenb[61] la_oenb[60] la_oenb[59] la_oenb[58] la_oenb[57] la_oenb[56] la_oenb[55] la_oenb[54] la_oenb[53] la_oenb[52] la_oenb[51] la_oenb[50] la_oenb[49] la_oenb[48] la_oenb[47] la_oenb[46] la_oenb[45] la_oenb[44] la_oenb[43] la_oenb[42] la_oenb[41] la_oenb[40] la_oenb[39] la_oenb[38] la_oenb[37] la_oenb[36] la_oenb[35] la_oenb[34] la_oenb[33] la_oenb[32] la_oenb[31] la_oenb[30] la_oenb[29] la_oenb[28] la_oenb[27] la_oenb[26] la_oenb[25] la_oenb[24] la_oenb[23] la_oenb[22] la_oenb[21] la_oenb[20] la_oenb[19] la_oenb[18] la_oenb[17] la_oenb[16] la_oenb[15] la_oenb[14] la_oenb[13] la_oenb[12] la_oenb[11] la_oenb[10] la_oenb[9] la_oenb[8] la_oenb[7] la_oenb[6] la_oenb[5] la_oenb[4] la_oenb[3] la_oenb[2] la_oenb[1] la_oenb[0] io_in[37] io_in[36] io_in[35] io_in[34] io_in[33] io_in[32] io_in[31] io_in[30] io_in[29] io_in[28] io_in[27] io_in[26] io_in[25] io_in[24] io_in[23] io_in[22] io_in[21] io_in[20] io_in[19] io_in[18] io_in[17] io_in[16] io_in[15] io_in[14] io_in[13] io_in[12] io_in[11] io_in[10] io_in[9] io_in[8] io_in[7] io_in[6] io_in[5] io_in[4] io_in[3] io_in[2] io_in[1] io_in[0] analog_io[28] analog_io[27] analog_io[26] analog_io[25] analog_io[24] analog_io[23] analog_io[22] analog_io[21] analog_io[20] analog_io[19] analog_io[18] analog_io[17] analog_io[16] analog_io[15] analog_io[14] analog_io[13] analog_io[12] analog_io[11] analog_io[10] analog_io[9] analog_io[8] analog_io[7] analog_io[6] analog_io[5] analog_io[4] analog_io[3] analog_io[2] analog_io[1] analog_io[0] user_clock2}]  -to $__coll_2  
set __coll_4 [get_ports {wbs_ack_o wbs_dat_o[31] wbs_dat_o[30] wbs_dat_o[29] wbs_dat_o[28] wbs_dat_o[27] wbs_dat_o[26] wbs_dat_o[25] wbs_dat_o[24] wbs_dat_o[23] wbs_dat_o[22] wbs_dat_o[21] wbs_dat_o[20] wbs_dat_o[19] wbs_dat_o[18] wbs_dat_o[17] wbs_dat_o[16] wbs_dat_o[15] wbs_dat_o[14] wbs_dat_o[13] wbs_dat_o[12] wbs_dat_o[11] wbs_dat_o[10] wbs_dat_o[9] wbs_dat_o[8] wbs_dat_o[7] wbs_dat_o[6] wbs_dat_o[5] wbs_dat_o[4] wbs_dat_o[3] wbs_dat_o[2] wbs_dat_o[1] wbs_dat_o[0] la_data_out[127] la_data_out[126] la_data_out[125] la_data_out[124] la_data_out[123] la_data_out[122] la_data_out[121] la_data_out[120] la_data_out[119] la_data_out[118] la_data_out[117] la_data_out[116] la_data_out[115] la_data_out[114] la_data_out[113] la_data_out[112] la_data_out[111] la_data_out[110] la_data_out[109] la_data_out[108] la_data_out[107] la_data_out[106] la_data_out[105] la_data_out[104] la_data_out[103] la_data_out[102] la_data_out[101] la_data_out[100] la_data_out[99] la_data_out[98] la_data_out[97] la_data_out[96] la_data_out[95] la_data_out[94] la_data_out[93] la_data_out[92] la_data_out[91] la_data_out[90] la_data_out[89] la_data_out[88] la_data_out[87] la_data_out[86] la_data_out[85] la_data_out[84] la_data_out[83] la_data_out[82] la_data_out[81] la_data_out[80] la_data_out[79] la_data_out[78] la_data_out[77] la_data_out[76] la_data_out[75] la_data_out[74] la_data_out[73] la_data_out[72] la_data_out[71] la_data_out[70] la_data_out[69] la_data_out[68] la_data_out[67] la_data_out[66] la_data_out[65] la_data_out[64] la_data_out[63] la_data_out[62] la_data_out[61] la_data_out[60] la_data_out[59] la_data_out[58] la_data_out[57] la_data_out[56] la_data_out[55] la_data_out[54] la_data_out[53] la_data_out[52] la_data_out[51] la_data_out[50] la_data_out[49] la_data_out[48] la_data_out[47] la_data_out[46] la_data_out[45] la_data_out[44] la_data_out[43] la_data_out[42] la_data_out[41] la_data_out[40] la_data_out[39] la_data_out[38] la_data_out[37] la_data_out[36] la_data_out[35] la_data_out[34] la_data_out[33] la_data_out[32] la_data_out[31] la_data_out[30] la_data_out[29] la_data_out[28] la_data_out[27] la_data_out[26] la_data_out[25] la_data_out[24] la_data_out[23] la_data_out[22] la_data_out[21] la_data_out[20] la_data_out[19] la_data_out[18] la_data_out[17] la_data_out[16] la_data_out[15] la_data_out[14] la_data_out[13] la_data_out[12] la_data_out[11] la_data_out[10] la_data_out[9] la_data_out[8] la_data_out[7] la_data_out[6] la_data_out[5] la_data_out[4] la_data_out[3] la_data_out[2] la_data_out[1] la_data_out[0] io_out[37] io_out[36] io_out[35] io_out[34] io_out[33] io_out[32] io_out[31] io_out[30] io_out[29] io_out[28] io_out[27] io_out[26] io_out[25] io_out[24] io_out[23] io_out[22] io_out[21] io_out[20] io_out[19] io_out[18] io_out[17] io_out[16] io_out[15] io_out[14] io_out[13] io_out[12] io_out[11] io_out[10] io_out[9] io_out[8] io_out[7] io_out[6] io_out[5] io_out[4] io_out[3] io_out[2] io_out[1] io_out[0] io_oeb[37] io_oeb[36] io_oeb[35] io_oeb[34] io_oeb[33] io_oeb[32] io_oeb[31] io_oeb[30] io_oeb[29] io_oeb[28] io_oeb[27] io_oeb[26] io_oeb[25] io_oeb[24] io_oeb[23] io_oeb[22] io_oeb[21] io_oeb[20] io_oeb[19] io_oeb[18] io_oeb[17] io_oeb[16] io_oeb[15] io_oeb[14] io_oeb[13] io_oeb[12] io_oeb[11] io_oeb[10] io_oeb[9] io_oeb[8] io_oeb[7] io_oeb[6] io_oeb[5] io_oeb[4] io_oeb[3] io_oeb[2] io_oeb[1] io_oeb[0] analog_io[28] analog_io[27] analog_io[26] analog_io[25] analog_io[24] analog_io[23] analog_io[22] analog_io[21] analog_io[20] analog_io[19] analog_io[18] analog_io[17] analog_io[16] analog_io[15] analog_io[14] analog_io[13] analog_io[12] analog_io[11] analog_io[10] analog_io[9] analog_io[8] analog_io[7] analog_io[6] analog_io[5] analog_io[4] analog_io[3] analog_io[2] analog_io[1] analog_io[0] user_irq[2] user_irq[1] user_irq[0]}]
group_path -name In2Out -from [get_ports {wb_rst_i wbs_stb_i wbs_cyc_i wbs_we_i wbs_sel_i[3] wbs_sel_i[2] wbs_sel_i[1] wbs_sel_i[0] wbs_dat_i[31] wbs_dat_i[30] wbs_dat_i[29] wbs_dat_i[28] wbs_dat_i[27] wbs_dat_i[26] wbs_dat_i[25] wbs_dat_i[24] wbs_dat_i[23] wbs_dat_i[22] wbs_dat_i[21] wbs_dat_i[20] wbs_dat_i[19] wbs_dat_i[18] wbs_dat_i[17] wbs_dat_i[16] wbs_dat_i[15] wbs_dat_i[14] wbs_dat_i[13] wbs_dat_i[12] wbs_dat_i[11] wbs_dat_i[10] wbs_dat_i[9] wbs_dat_i[8] wbs_dat_i[7] wbs_dat_i[6] wbs_dat_i[5] wbs_dat_i[4] wbs_dat_i[3] wbs_dat_i[2] wbs_dat_i[1] wbs_dat_i[0] wbs_adr_i[31] wbs_adr_i[30] wbs_adr_i[29] wbs_adr_i[28] wbs_adr_i[27] wbs_adr_i[26] wbs_adr_i[25] wbs_adr_i[24] wbs_adr_i[23] wbs_adr_i[22] wbs_adr_i[21] wbs_adr_i[20] wbs_adr_i[19] wbs_adr_i[18] wbs_adr_i[17] wbs_adr_i[16] wbs_adr_i[15] wbs_adr_i[14] wbs_adr_i[13] wbs_adr_i[12] wbs_adr_i[11] wbs_adr_i[10] wbs_adr_i[9] wbs_adr_i[8] wbs_adr_i[7] wbs_adr_i[6] wbs_adr_i[5] wbs_adr_i[4] wbs_adr_i[3] wbs_adr_i[2] wbs_adr_i[1] wbs_adr_i[0] la_data_in[127] la_data_in[126] la_data_in[125] la_data_in[124] la_data_in[123] la_data_in[122] la_data_in[121] la_data_in[120] la_data_in[119] la_data_in[118] la_data_in[117] la_data_in[116] la_data_in[115] la_data_in[114] la_data_in[113] la_data_in[112] la_data_in[111] la_data_in[110] la_data_in[109] la_data_in[108] la_data_in[107] la_data_in[106] la_data_in[105] la_data_in[104] la_data_in[103] la_data_in[102] la_data_in[101] la_data_in[100] la_data_in[99] la_data_in[98] la_data_in[97] la_data_in[96] la_data_in[95] la_data_in[94] la_data_in[93] la_data_in[92] la_data_in[91] la_data_in[90] la_data_in[89] la_data_in[88] la_data_in[87] la_data_in[86] la_data_in[85] la_data_in[84] la_data_in[83] la_data_in[82] la_data_in[81] la_data_in[80] la_data_in[79] la_data_in[78] la_data_in[77] la_data_in[76] la_data_in[75] la_data_in[74] la_data_in[73] la_data_in[72] la_data_in[71] la_data_in[70] la_data_in[69] la_data_in[68] la_data_in[67] la_data_in[66] la_data_in[65] la_data_in[64] la_data_in[63] la_data_in[62] la_data_in[61] la_data_in[60] la_data_in[59] la_data_in[58] la_data_in[57] la_data_in[56] la_data_in[55] la_data_in[54] la_data_in[53] la_data_in[52] la_data_in[51] la_data_in[50] la_data_in[49] la_data_in[48] la_data_in[47] la_data_in[46] la_data_in[45] la_data_in[44] la_data_in[43] la_data_in[42] la_data_in[41] la_data_in[40] la_data_in[39] la_data_in[38] la_data_in[37] la_data_in[36] la_data_in[35] la_data_in[34] la_data_in[33] la_data_in[32] la_data_in[31] la_data_in[30] la_data_in[29] la_data_in[28] la_data_in[27] la_data_in[26] la_data_in[25] la_data_in[24] la_data_in[23] la_data_in[22] la_data_in[21] la_data_in[20] la_data_in[19] la_data_in[18] la_data_in[17] la_data_in[16] la_data_in[15] la_data_in[14] la_data_in[13] la_data_in[12] la_data_in[11] la_data_in[10] la_data_in[9] la_data_in[8] la_data_in[7] la_data_in[6] la_data_in[5] la_data_in[4] la_data_in[3] la_data_in[2] la_data_in[1] la_data_in[0] la_oenb[127] la_oenb[126] la_oenb[125] la_oenb[124] la_oenb[123] la_oenb[122] la_oenb[121] la_oenb[120] la_oenb[119] la_oenb[118] la_oenb[117] la_oenb[116] la_oenb[115] la_oenb[114] la_oenb[113] la_oenb[112] la_oenb[111] la_oenb[110] la_oenb[109] la_oenb[108] la_oenb[107] la_oenb[106] la_oenb[105] la_oenb[104] la_oenb[103] la_oenb[102] la_oenb[101] la_oenb[100] la_oenb[99] la_oenb[98] la_oenb[97] la_oenb[96] la_oenb[95] la_oenb[94] la_oenb[93] la_oenb[92] la_oenb[91] la_oenb[90] la_oenb[89] la_oenb[88] la_oenb[87] la_oenb[86] la_oenb[85] la_oenb[84] la_oenb[83] la_oenb[82] la_oenb[81] la_oenb[80] la_oenb[79] la_oenb[78] la_oenb[77] la_oenb[76] la_oenb[75] la_oenb[74] la_oenb[73] la_oenb[72] la_oenb[71] la_oenb[70] la_oenb[69] la_oenb[68] la_oenb[67] la_oenb[66] la_oenb[65] la_oenb[64] la_oenb[63] la_oenb[62] la_oenb[61] la_oenb[60] la_oenb[59] la_oenb[58] la_oenb[57] la_oenb[56] la_oenb[55] la_oenb[54] la_oenb[53] la_oenb[52] la_oenb[51] la_oenb[50] la_oenb[49] la_oenb[48] la_oenb[47] la_oenb[46] la_oenb[45] la_oenb[44] la_oenb[43] la_oenb[42] la_oenb[41] la_oenb[40] la_oenb[39] la_oenb[38] la_oenb[37] la_oenb[36] la_oenb[35] la_oenb[34] la_oenb[33] la_oenb[32] la_oenb[31] la_oenb[30] la_oenb[29] la_oenb[28] la_oenb[27] la_oenb[26] la_oenb[25] la_oenb[24] la_oenb[23] la_oenb[22] la_oenb[21] la_oenb[20] la_oenb[19] la_oenb[18] la_oenb[17] la_oenb[16] la_oenb[15] la_oenb[14] la_oenb[13] la_oenb[12] la_oenb[11] la_oenb[10] la_oenb[9] la_oenb[8] la_oenb[7] la_oenb[6] la_oenb[5] la_oenb[4] la_oenb[3] la_oenb[2] la_oenb[1] la_oenb[0] io_in[37] io_in[36] io_in[35] io_in[34] io_in[33] io_in[32] io_in[31] io_in[30] io_in[29] io_in[28] io_in[27] io_in[26] io_in[25] io_in[24] io_in[23] io_in[22] io_in[21] io_in[20] io_in[19] io_in[18] io_in[17] io_in[16] io_in[15] io_in[14] io_in[13] io_in[12] io_in[11] io_in[10] io_in[9] io_in[8] io_in[7] io_in[6] io_in[5] io_in[4] io_in[3] io_in[2] io_in[1] io_in[0] analog_io[28] analog_io[27] analog_io[26] analog_io[25] analog_io[24] analog_io[23] analog_io[22] analog_io[21] analog_io[20] analog_io[19] analog_io[18] analog_io[17] analog_io[16] analog_io[15] analog_io[14] analog_io[13] analog_io[12] analog_io[11] analog_io[10] analog_io[9] analog_io[8] analog_io[7] analog_io[6] analog_io[5] analog_io[4] analog_io[3] analog_io[2] analog_io[1] analog_io[0] user_clock2}]  -to $__coll_4  
set __coll_5 [get_pins {i_Top/i_WB_INTF/clk_gate_noc_rx_bits_reg/latch/CLK i_Top/i_WB_INTF/wbs_ack_o_reg/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_7_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_6_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_5_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_4_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_3_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_2_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_1_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_0_/CLK i_Top/i_WB_INTF/noc_rx_toggle_reg/CLK i_Top/i_WB_INTF/repeat_adr_reg_0_/CLK i_Top/i_WB_INTF/repeat_adr_reg_1_/CLK i_Top/i_WB_INTF/repeat_adr_reg_3_/CLK i_Top/i_WB_INTF/repeat_adr_reg_4_/CLK i_Top/i_WB_INTF/repeat_adr_reg_5_/CLK i_Top/i_WB_INTF/repeat_adr_reg_6_/CLK i_Top/i_WB_INTF/repeat_adr_reg_7_/CLK i_Top/i_WB_INTF/repeat_adr_reg_8_/CLK i_Top/i_WB_INTF/repeat_adr_reg_9_/CLK i_Top/i_WB_INTF/repeat_adr_reg_10_/CLK i_Top/i_WB_INTF/repeat_adr_reg_11_/CLK i_Top/i_WB_INTF/repeat_adr_reg_12_/CLK i_Top/i_WB_INTF/repeat_adr_reg_13_/CLK i_Top/i_WB_INTF/repeat_adr_reg_14_/CLK i_Top/i_WB_INTF/repeat_adr_reg_16_/CLK i_Top/i_WB_INTF/repeat_adr_reg_17_/CLK i_Top/i_WB_INTF/repeat_adr_reg_18_/CLK i_Top/i_WB_INTF/repeat_adr_reg_19_/CLK i_Top/i_WB_INTF/repeat_adr_reg_20_/CLK i_Top/i_WB_INTF/repeat_adr_reg_21_/CLK i_Top/i_WB_INTF/repeat_adr_reg_22_/CLK i_Top/i_WB_INTF/repeat_adr_reg_23_/CLK i_Top/i_WB_INTF/repeat_adr_reg_24_/CLK i_Top/i_WB_INTF/repeat_adr_reg_25_/CLK i_Top/i_WB_INTF/repeat_adr_reg_26_/CLK i_Top/i_WB_INTF/repeat_adr_reg_27_/CLK i_Top/i_WB_INTF/repeat_adr_reg_28_/CLK i_Top/i_WB_INTF/repeat_adr_reg_29_/CLK i_Top/i_WB_INTF/repeat_adr_reg_30_/CLK i_Top/i_WB_INTF/repeat_adr_reg_31_/CLK i_Top/i_WB_INTF/repeat_adr_reg_2_/CLK i_Top/i_WB_INTF/repeat_adr_reg_15_/CLK i_Top/i_WB_INTF/noc_rx_reg_0_/CLK i_Top/i_WB_INTF/repeat_dat_reg_0_/CLK i_Top/i_WB_INTF/noc_rx_reg_1_/CLK i_Top/i_WB_INTF/repeat_dat_reg_1_/CLK i_Top/i_WB_INTF/noc_rx_reg_2_/CLK i_Top/i_WB_INTF/repeat_dat_reg_2_/CLK i_Top/i_WB_INTF/noc_rx_reg_3_/CLK i_Top/i_WB_INTF/repeat_dat_reg_3_/CLK i_Top/i_WB_INTF/noc_rx_reg_4_/CLK i_Top/i_WB_INTF/repeat_dat_reg_4_/CLK i_Top/i_WB_INTF/noc_rx_reg_5_/CLK i_Top/i_WB_INTF/repeat_dat_reg_5_/CLK i_Top/i_WB_INTF/noc_rx_reg_6_/CLK i_Top/i_WB_INTF/repeat_dat_reg_6_/CLK i_Top/i_WB_INTF/noc_rx_reg_7_/CLK i_Top/i_WB_INTF/repeat_dat_reg_7_/CLK i_Top/i_WB_INTF/noc_rx_reg_8_/CLK i_Top/i_WB_INTF/repeat_dat_reg_8_/CLK i_Top/i_WB_INTF/noc_rx_reg_9_/CLK i_Top/i_WB_INTF/repeat_dat_reg_9_/CLK i_Top/i_WB_INTF/noc_rx_reg_10_/CLK i_Top/i_WB_INTF/repeat_dat_reg_10_/CLK i_Top/i_WB_INTF/noc_rx_reg_11_/CLK i_Top/i_WB_INTF/repeat_dat_reg_11_/CLK i_Top/i_WB_INTF/noc_rx_reg_12_/CLK i_Top/i_WB_INTF/repeat_dat_reg_12_/CLK i_Top/i_WB_INTF/noc_rx_reg_13_/CLK i_Top/i_WB_INTF/repeat_dat_reg_13_/CLK i_Top/i_WB_INTF/noc_rx_reg_14_/CLK i_Top/i_WB_INTF/repeat_dat_reg_14_/CLK i_Top/i_WB_INTF/noc_rx_reg_15_/CLK i_Top/i_WB_INTF/repeat_dat_reg_15_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_15_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_14_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_13_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_12_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_11_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_10_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_9_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_8_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_7_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_6_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_5_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_4_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_3_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_2_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_1_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_0_/CLK i_Top/i_RX_INTF/clk_gate_state_reg/latch/CLK i_Top/i_RX_INTF/bits_left_reg_0_/CLK i_Top/i_RX_INTF/state_reg_1_/CLK i_Top/i_RX_INTF/state_reg_0_/CLK i_Top/i_RX_INTF/state_reg_2_/CLK i_Top/i_RX_INTF/toggle_last_reg/CLK i_Top/i_RX_INTF/rx_sr_reg_0_/CLK i_Top/i_RX_INTF/rx_sr_reg_1_/CLK i_Top/i_RX_INTF/rx_sr_reg_2_/CLK i_Top/i_RX_INTF/rx_sr_reg_3_/CLK i_Top/i_RX_INTF/rx_sr_reg_4_/CLK i_Top/i_RX_INTF/rx_sr_reg_5_/CLK i_Top/i_RX_INTF/rx_sr_reg_6_/CLK i_Top/i_RX_INTF/rx_sr_reg_7_/CLK i_Top/i_RX_INTF/rx_sr_reg_8_/CLK i_Top/i_RX_INTF/rx_sr_reg_9_/CLK i_Top/i_RX_INTF/rx_sr_reg_10_/CLK i_Top/i_RX_INTF/rx_sr_reg_11_/CLK i_Top/i_RX_INTF/rx_sr_reg_12_/CLK i_Top/i_RX_INTF/rx_sr_reg_13_/CLK i_Top/i_RX_INTF/rx_sr_reg_14_/CLK i_Top/i_RX_INTF/rx_sr_reg_15_/CLK i_Top/i_RX_INTF/bits_left_reg_7_/CLK i_Top/i_RX_INTF/bits_left_reg_6_/CLK i_Top/i_RX_INTF/bits_left_reg_5_/CLK i_Top/i_RX_INTF/bits_left_reg_4_/CLK i_Top/i_RX_INTF/bits_left_reg_3_/CLK i_Top/i_RX_INTF/bits_left_reg_2_/CLK i_Top/i_RX_INTF/bits_left_reg_1_/CLK i_Top/i_TX_INTF/tx_reg_15_/CLK i_Top/i_TX_INTF/tx_reg_14_/CLK i_Top/i_TX_INTF/tx_reg_13_/CLK i_Top/i_TX_INTF/tx_reg_12_/CLK i_Top/i_TX_INTF/tx_reg_11_/CLK i_Top/i_TX_INTF/tx_reg_10_/CLK i_Top/i_TX_INTF/tx_reg_9_/CLK i_Top/i_TX_INTF/tx_reg_8_/CLK i_Top/i_TX_INTF/tx_reg_7_/CLK i_Top/i_TX_INTF/tx_reg_6_/CLK i_Top/i_TX_INTF/tx_reg_5_/CLK i_Top/i_TX_INTF/tx_reg_4_/CLK i_Top/i_TX_INTF/tx_reg_3_/CLK i_Top/i_TX_INTF/tx_reg_2_/CLK i_Top/i_TX_INTF/tx_reg_1_/CLK i_Top/i_TX_INTF/tx_reg_0_/CLK i_Top/i_TX_INTF/state_reg_0_/CLK i_Top/i_TX_INTF/state_reg_1_/CLK i_Top/br0/out_adr_reg_6_/CLK i_Top/br0/out_adr_reg_5_/CLK i_Top/br0/out_adr_reg_4_/CLK i_Top/br0/out_adr_reg_3_/CLK i_Top/br0/out_adr_reg_2_/CLK i_Top/br0/out_adr_reg_1_/CLK i_Top/br0/out_adr_reg_0_/CLK i_Top/br0/out_dat_reg_15_/CLK i_Top/br0/out_dat_reg_14_/CLK i_Top/br0/out_dat_reg_13_/CLK i_Top/br0/out_dat_reg_12_/CLK i_Top/br0/out_dat_reg_11_/CLK i_Top/br0/out_dat_reg_10_/CLK i_Top/br0/out_dat_reg_9_/CLK i_Top/br0/out_dat_reg_8_/CLK i_Top/br0/out_dat_reg_7_/CLK i_Top/br0/out_dat_reg_6_/CLK i_Top/br0/out_dat_reg_5_/CLK i_Top/br0/out_dat_reg_4_/CLK i_Top/br0/out_dat_reg_3_/CLK i_Top/br0/out_dat_reg_2_/CLK i_Top/br0/out_dat_reg_1_/CLK i_Top/br0/out_dat_reg_0_/CLK i_Top/br1/out_adr_reg_5_/CLK i_Top/br1/out_adr_reg_4_/CLK i_Top/br1/out_adr_reg_3_/CLK i_Top/br1/out_adr_reg_2_/CLK i_Top/br1/out_adr_reg_1_/CLK i_Top/br1/out_adr_reg_0_/CLK i_Top/br1/out_dat_reg_15_/CLK i_Top/br1/out_dat_reg_14_/CLK i_Top/br1/out_dat_reg_13_/CLK i_Top/br1/out_dat_reg_12_/CLK i_Top/br1/out_dat_reg_11_/CLK i_Top/br1/out_dat_reg_10_/CLK i_Top/br1/out_dat_reg_9_/CLK i_Top/br1/out_dat_reg_8_/CLK i_Top/br1/out_dat_reg_7_/CLK i_Top/br1/out_dat_reg_6_/CLK i_Top/br1/out_dat_reg_5_/CLK i_Top/br1/out_dat_reg_4_/CLK i_Top/br1/out_dat_reg_3_/CLK i_Top/br1/out_dat_reg_2_/CLK i_Top/br1/out_dat_reg_1_/CLK i_Top/br1/out_dat_reg_0_/CLK i_Top/br2/out_adr_reg_5_/CLK i_Top/br2/out_adr_reg_4_/CLK i_Top/br2/out_adr_reg_3_/CLK i_Top/br2/out_adr_reg_2_/CLK i_Top/br2/out_adr_reg_1_/CLK i_Top/br2/out_adr_reg_0_/CLK i_Top/br2/out_dat_reg_15_/CLK i_Top/br2/out_dat_reg_14_/CLK i_Top/br2/out_dat_reg_13_/CLK i_Top/br2/out_dat_reg_12_/CLK i_Top/br2/out_dat_reg_11_/CLK i_Top/br2/out_dat_reg_10_/CLK i_Top/br2/out_dat_reg_9_/CLK i_Top/br2/out_dat_reg_8_/CLK i_Top/br2/out_dat_reg_7_/CLK i_Top/br2/out_dat_reg_6_/CLK i_Top/br2/out_dat_reg_5_/CLK i_Top/br2/out_dat_reg_4_/CLK i_Top/br2/out_dat_reg_3_/CLK i_Top/br2/out_dat_reg_2_/CLK i_Top/br2/out_dat_reg_1_/CLK i_Top/br2/out_dat_reg_0_/CLK i_Top/br3/out_adr_reg_5_/CLK i_Top/br3/out_adr_reg_4_/CLK i_Top/br3/out_adr_reg_3_/CLK i_Top/br3/out_adr_reg_2_/CLK i_Top/br3/out_adr_reg_1_/CLK i_Top/br3/out_adr_reg_0_/CLK i_Top/br3/out_dat_reg_15_/CLK i_Top/br3/out_dat_reg_14_/CLK i_Top/br3/out_dat_reg_13_/CLK i_Top/br3/out_dat_reg_12_/CLK i_Top/br3/out_dat_reg_11_/CLK i_Top/br3/out_dat_reg_10_/CLK i_Top/br3/out_dat_reg_9_/CLK i_Top/br3/out_dat_reg_8_/CLK i_Top/br3/out_dat_reg_7_/CLK i_Top/br3/out_dat_reg_6_/CLK i_Top/br3/out_dat_reg_5_/CLK i_Top/br3/out_dat_reg_4_/CLK i_Top/br3/out_dat_reg_3_/CLK}]
append_to_collection __coll_5 [get_pins {i_Top/br3/out_dat_reg_2_/CLK i_Top/br3/out_dat_reg_1_/CLK i_Top/br3/out_dat_reg_0_/CLK i_Top/br4/out_adr_reg_5_/CLK i_Top/br4/out_adr_reg_4_/CLK i_Top/br4/out_adr_reg_3_/CLK i_Top/br4/out_adr_reg_2_/CLK i_Top/br4/out_adr_reg_1_/CLK i_Top/br4/out_adr_reg_0_/CLK i_Top/br4/out_dat_reg_15_/CLK i_Top/br4/out_dat_reg_14_/CLK i_Top/br4/out_dat_reg_13_/CLK i_Top/br4/out_dat_reg_12_/CLK i_Top/br4/out_dat_reg_11_/CLK i_Top/br4/out_dat_reg_10_/CLK i_Top/br4/out_dat_reg_9_/CLK i_Top/br4/out_dat_reg_8_/CLK i_Top/br4/out_dat_reg_7_/CLK i_Top/br4/out_dat_reg_6_/CLK i_Top/br4/out_dat_reg_5_/CLK i_Top/br4/out_dat_reg_4_/CLK i_Top/br4/out_dat_reg_3_/CLK i_Top/br4/out_dat_reg_2_/CLK i_Top/br4/out_dat_reg_1_/CLK i_Top/br4/out_dat_reg_0_/CLK i_Top/br5/out_adr_reg_5_/CLK i_Top/br5/out_adr_reg_4_/CLK i_Top/br5/out_adr_reg_3_/CLK i_Top/br5/out_adr_reg_2_/CLK i_Top/br5/out_adr_reg_1_/CLK i_Top/br5/out_adr_reg_0_/CLK i_Top/br5/out_dat_reg_15_/CLK i_Top/br5/out_dat_reg_14_/CLK i_Top/br5/out_dat_reg_13_/CLK i_Top/br5/out_dat_reg_12_/CLK i_Top/br5/out_dat_reg_11_/CLK i_Top/br5/out_dat_reg_10_/CLK i_Top/br5/out_dat_reg_9_/CLK i_Top/br5/out_dat_reg_8_/CLK i_Top/br5/out_dat_reg_7_/CLK i_Top/br5/out_dat_reg_6_/CLK i_Top/br5/out_dat_reg_5_/CLK i_Top/br5/out_dat_reg_4_/CLK i_Top/br5/out_dat_reg_3_/CLK i_Top/br5/out_dat_reg_2_/CLK i_Top/br5/out_dat_reg_1_/CLK i_Top/br5/out_dat_reg_0_/CLK i_Top/br6/out_adr_reg_5_/CLK i_Top/br6/out_adr_reg_4_/CLK i_Top/br6/out_adr_reg_3_/CLK i_Top/br6/out_adr_reg_2_/CLK i_Top/br6/out_adr_reg_1_/CLK i_Top/br6/out_adr_reg_0_/CLK i_Top/br6/out_dat_reg_15_/CLK i_Top/br6/out_dat_reg_14_/CLK i_Top/br6/out_dat_reg_13_/CLK i_Top/br6/out_dat_reg_12_/CLK i_Top/br6/out_dat_reg_11_/CLK i_Top/br6/out_dat_reg_10_/CLK i_Top/br6/out_dat_reg_9_/CLK i_Top/br6/out_dat_reg_8_/CLK i_Top/br6/out_dat_reg_7_/CLK i_Top/br6/out_dat_reg_6_/CLK i_Top/br6/out_dat_reg_5_/CLK i_Top/br6/out_dat_reg_4_/CLK i_Top/br6/out_dat_reg_3_/CLK i_Top/br6/out_dat_reg_2_/CLK i_Top/br6/out_dat_reg_1_/CLK i_Top/br6/out_dat_reg_0_/CLK i_Top/br7/out_adr_reg_5_/CLK i_Top/br7/out_adr_reg_4_/CLK i_Top/br7/out_adr_reg_3_/CLK i_Top/br7/out_adr_reg_2_/CLK i_Top/br7/out_adr_reg_1_/CLK i_Top/br7/out_adr_reg_0_/CLK i_Top/br7/out_dat_reg_15_/CLK i_Top/br7/out_dat_reg_14_/CLK i_Top/br7/out_dat_reg_13_/CLK i_Top/br7/out_dat_reg_12_/CLK i_Top/br7/out_dat_reg_11_/CLK i_Top/br7/out_dat_reg_10_/CLK i_Top/br7/out_dat_reg_9_/CLK i_Top/br7/out_dat_reg_8_/CLK i_Top/br7/out_dat_reg_7_/CLK i_Top/br7/out_dat_reg_6_/CLK i_Top/br7/out_dat_reg_5_/CLK i_Top/br7/out_dat_reg_4_/CLK i_Top/br7/out_dat_reg_3_/CLK i_Top/br7/out_dat_reg_2_/CLK i_Top/br7/out_dat_reg_1_/CLK i_Top/br7/out_dat_reg_0_/CLK i_Top/leaf_rlllll/rx_state_reg_0_/CLK i_Top/leaf_rlllll/rx_state_reg_1_/CLK i_Top/leaf_rlllll/tx_state_reg_0_/CLK i_Top/leaf_rlllll/tx_state_reg_1_/CLK i_Top/leaf_rllllr/rx_state_reg_0_/CLK i_Top/leaf_rllllr/rx_state_reg_1_/CLK i_Top/leaf_rllllr/tx_state_reg_0_/CLK i_Top/leaf_rllllr/tx_state_reg_1_/CLK i_Top/leaf_rlllrl/rx_state_reg_0_/CLK i_Top/leaf_rlllrl/rx_state_reg_1_/CLK i_Top/leaf_rlllrl/tx_state_reg_0_/CLK i_Top/leaf_rlllrl/tx_state_reg_1_/CLK i_Top/leaf_rlllrr/rx_state_reg_0_/CLK i_Top/leaf_rlllrr/rx_state_reg_1_/CLK i_Top/leaf_rlllrr/tx_state_reg_0_/CLK i_Top/leaf_rlllrr/tx_state_reg_1_/CLK i_Top/leaf_rllrll/rx_state_reg_0_/CLK i_Top/leaf_rllrll/rx_state_reg_1_/CLK i_Top/leaf_rllrll/tx_state_reg_0_/CLK i_Top/leaf_rllrll/tx_state_reg_1_/CLK i_Top/leaf_rllrlr/rx_state_reg_0_/CLK i_Top/leaf_rllrlr/rx_state_reg_1_/CLK i_Top/leaf_rllrlr/tx_state_reg_0_/CLK i_Top/leaf_rllrlr/tx_state_reg_1_/CLK i_Top/leaf_rllrrl/rx_state_reg_0_/CLK i_Top/leaf_rllrrl/rx_state_reg_1_/CLK i_Top/leaf_rllrrl/tx_state_reg_0_/CLK i_Top/leaf_rllrrl/tx_state_reg_1_/CLK i_Top/leaf_rllrrr/rx_state_reg_0_/CLK i_Top/leaf_rllrrr/rx_state_reg_1_/CLK i_Top/leaf_rllrrr/tx_state_reg_0_/CLK i_Top/leaf_rllrrr/tx_state_reg_1_/CLK i_Top/leaf_rlrlll/rx_state_reg_0_/CLK i_Top/leaf_rlrlll/rx_state_reg_1_/CLK i_Top/leaf_rlrlll/tx_state_reg_0_/CLK i_Top/leaf_rlrlll/tx_state_reg_1_/CLK i_Top/leaf_rlrllr/rx_state_reg_0_/CLK i_Top/leaf_rlrllr/rx_state_reg_1_/CLK i_Top/leaf_rlrllr/tx_state_reg_0_/CLK i_Top/leaf_rlrllr/tx_state_reg_1_/CLK i_Top/leaf_rlrlrl/rx_state_reg_0_/CLK i_Top/leaf_rlrlrl/rx_state_reg_1_/CLK i_Top/leaf_rlrlrl/tx_state_reg_0_/CLK i_Top/leaf_rlrlrl/tx_state_reg_1_/CLK i_Top/leaf_rlrlrr/rx_state_reg_0_/CLK i_Top/leaf_rlrlrr/rx_state_reg_1_/CLK i_Top/leaf_rlrlrr/tx_state_reg_0_/CLK i_Top/leaf_rlrlrr/tx_state_reg_1_/CLK i_Top/leaf_rlrrll/rx_state_reg_0_/CLK i_Top/leaf_rlrrll/rx_state_reg_1_/CLK i_Top/leaf_rlrrll/tx_state_reg_0_/CLK i_Top/leaf_rlrrll/tx_state_reg_1_/CLK i_Top/leaf_rlrrlr/rx_state_reg_0_/CLK i_Top/leaf_rlrrlr/rx_state_reg_1_/CLK i_Top/leaf_rlrrlr/tx_state_reg_0_/CLK i_Top/leaf_rlrrlr/tx_state_reg_1_/CLK i_Top/leaf_rlrrrl/rx_state_reg_0_/CLK i_Top/leaf_rlrrrl/rx_state_reg_1_/CLK i_Top/leaf_rlrrrl/tx_state_reg_0_/CLK i_Top/leaf_rlrrrl/tx_state_reg_1_/CLK i_Top/leaf_rlrrrr/rx_state_reg_0_/CLK i_Top/leaf_rlrrrr/rx_state_reg_1_/CLK i_Top/leaf_rlrrrr/tx_state_reg_0_/CLK i_Top/leaf_rlrrrr/tx_state_reg_1_/CLK i_Top/leaf_rrllll/rx_state_reg_0_/CLK i_Top/leaf_rrllll/rx_state_reg_1_/CLK i_Top/leaf_rrllll/tx_state_reg_0_/CLK i_Top/leaf_rrllll/tx_state_reg_1_/CLK i_Top/leaf_rrlllr/rx_state_reg_0_/CLK i_Top/leaf_rrlllr/rx_state_reg_1_/CLK i_Top/leaf_rrlllr/tx_state_reg_0_/CLK i_Top/leaf_rrlllr/tx_state_reg_1_/CLK i_Top/leaf_rrllrl/rx_state_reg_0_/CLK i_Top/leaf_rrllrl/rx_state_reg_1_/CLK i_Top/leaf_rrllrl/tx_state_reg_0_/CLK i_Top/leaf_rrllrl/tx_state_reg_1_/CLK i_Top/leaf_rrllrr/rx_state_reg_0_/CLK i_Top/leaf_rrllrr/rx_state_reg_1_/CLK i_Top/leaf_rrllrr/tx_state_reg_0_/CLK i_Top/leaf_rrllrr/tx_state_reg_1_/CLK i_Top/leaf_rrlrll/rx_state_reg_0_/CLK i_Top/leaf_rrlrll/rx_state_reg_1_/CLK i_Top/leaf_rrlrll/tx_state_reg_0_/CLK i_Top/leaf_rrlrll/tx_state_reg_1_/CLK i_Top/leaf_rrlrlr/rx_state_reg_0_/CLK i_Top/leaf_rrlrlr/rx_state_reg_1_/CLK i_Top/leaf_rrlrlr/tx_state_reg_0_/CLK i_Top/leaf_rrlrlr/tx_state_reg_1_/CLK i_Top/leaf_rrlrrl/rx_state_reg_0_/CLK i_Top/leaf_rrlrrl/rx_state_reg_1_/CLK i_Top/leaf_rrlrrl/tx_state_reg_0_/CLK i_Top/leaf_rrlrrl/tx_state_reg_1_/CLK i_Top/leaf_rrlrrr/rx_state_reg_0_/CLK i_Top/leaf_rrlrrr/rx_state_reg_1_/CLK i_Top/leaf_rrlrrr/tx_state_reg_0_/CLK i_Top/leaf_rrlrrr/tx_state_reg_1_/CLK i_Top/leaf_rrrlll/rx_state_reg_0_/CLK i_Top/leaf_rrrlll/rx_state_reg_1_/CLK i_Top/leaf_rrrlll/tx_state_reg_0_/CLK i_Top/leaf_rrrlll/tx_state_reg_1_/CLK i_Top/leaf_rrrllr/rx_state_reg_0_/CLK i_Top/leaf_rrrllr/rx_state_reg_1_/CLK i_Top/leaf_rrrllr/tx_state_reg_0_/CLK i_Top/leaf_rrrllr/tx_state_reg_1_/CLK i_Top/leaf_rrrlrl/rx_state_reg_0_/CLK i_Top/leaf_rrrlrl/rx_state_reg_1_/CLK i_Top/leaf_rrrlrl/tx_state_reg_0_/CLK i_Top/leaf_rrrlrl/tx_state_reg_1_/CLK i_Top/leaf_rrrlrr/rx_state_reg_0_/CLK i_Top/leaf_rrrlrr/rx_state_reg_1_/CLK i_Top/leaf_rrrlrr/tx_state_reg_0_/CLK i_Top/leaf_rrrlrr/tx_state_reg_1_/CLK i_Top/leaf_rrrrll/rx_state_reg_0_/CLK i_Top/leaf_rrrrll/rx_state_reg_1_/CLK i_Top/leaf_rrrrll/tx_state_reg_0_/CLK i_Top/leaf_rrrrll/tx_state_reg_1_/CLK i_Top/leaf_rrrrlr/rx_state_reg_0_/CLK i_Top/leaf_rrrrlr/rx_state_reg_1_/CLK i_Top/leaf_rrrrlr/tx_state_reg_0_/CLK i_Top/leaf_rrrrlr/tx_state_reg_1_/CLK i_Top/leaf_rrrrrl/rx_state_reg_0_/CLK i_Top/leaf_rrrrrl/rx_state_reg_1_/CLK i_Top/leaf_rrrrrl/tx_state_reg_0_/CLK i_Top/leaf_rrrrrl/tx_state_reg_1_/CLK i_Top/leaf_rrrrrr/rx_state_reg_0_/CLK i_Top/leaf_rrrrrr/rx_state_reg_1_/CLK i_Top/leaf_rrrrrr/tx_state_reg_0_/CLK i_Top/leaf_rrrrrr/tx_state_reg_1_/CLK}]
append_to_collection __coll_5 [get_pins {i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone/CLK i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone_2/CLK i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone/CLK i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_3/CLK i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_4/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_22/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_23/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_24/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_25/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_26/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_27/CLK}]
group_path -name Reg2Out -from $__coll_5   -to [get_ports {wbs_ack_o wbs_dat_o[31] wbs_dat_o[30] wbs_dat_o[29] wbs_dat_o[28] wbs_dat_o[27] wbs_dat_o[26] wbs_dat_o[25] wbs_dat_o[24] wbs_dat_o[23] wbs_dat_o[22] wbs_dat_o[21] wbs_dat_o[20] wbs_dat_o[19] wbs_dat_o[18] wbs_dat_o[17] wbs_dat_o[16] wbs_dat_o[15] wbs_dat_o[14] wbs_dat_o[13] wbs_dat_o[12] wbs_dat_o[11] wbs_dat_o[10] wbs_dat_o[9] wbs_dat_o[8] wbs_dat_o[7] wbs_dat_o[6] wbs_dat_o[5] wbs_dat_o[4] wbs_dat_o[3] wbs_dat_o[2] wbs_dat_o[1] wbs_dat_o[0] la_data_out[127] la_data_out[126] la_data_out[125] la_data_out[124] la_data_out[123] la_data_out[122] la_data_out[121] la_data_out[120] la_data_out[119] la_data_out[118] la_data_out[117] la_data_out[116] la_data_out[115] la_data_out[114] la_data_out[113] la_data_out[112] la_data_out[111] la_data_out[110] la_data_out[109] la_data_out[108] la_data_out[107] la_data_out[106] la_data_out[105] la_data_out[104] la_data_out[103] la_data_out[102] la_data_out[101] la_data_out[100] la_data_out[99] la_data_out[98] la_data_out[97] la_data_out[96] la_data_out[95] la_data_out[94] la_data_out[93] la_data_out[92] la_data_out[91] la_data_out[90] la_data_out[89] la_data_out[88] la_data_out[87] la_data_out[86] la_data_out[85] la_data_out[84] la_data_out[83] la_data_out[82] la_data_out[81] la_data_out[80] la_data_out[79] la_data_out[78] la_data_out[77] la_data_out[76] la_data_out[75] la_data_out[74] la_data_out[73] la_data_out[72] la_data_out[71] la_data_out[70] la_data_out[69] la_data_out[68] la_data_out[67] la_data_out[66] la_data_out[65] la_data_out[64] la_data_out[63] la_data_out[62] la_data_out[61] la_data_out[60] la_data_out[59] la_data_out[58] la_data_out[57] la_data_out[56] la_data_out[55] la_data_out[54] la_data_out[53] la_data_out[52] la_data_out[51] la_data_out[50] la_data_out[49] la_data_out[48] la_data_out[47] la_data_out[46] la_data_out[45] la_data_out[44] la_data_out[43] la_data_out[42] la_data_out[41] la_data_out[40] la_data_out[39] la_data_out[38] la_data_out[37] la_data_out[36] la_data_out[35] la_data_out[34] la_data_out[33] la_data_out[32] la_data_out[31] la_data_out[30] la_data_out[29] la_data_out[28] la_data_out[27] la_data_out[26] la_data_out[25] la_data_out[24] la_data_out[23] la_data_out[22] la_data_out[21] la_data_out[20] la_data_out[19] la_data_out[18] la_data_out[17] la_data_out[16] la_data_out[15] la_data_out[14] la_data_out[13] la_data_out[12] la_data_out[11] la_data_out[10] la_data_out[9] la_data_out[8] la_data_out[7] la_data_out[6] la_data_out[5] la_data_out[4] la_data_out[3] la_data_out[2] la_data_out[1] la_data_out[0] io_out[37] io_out[36] io_out[35] io_out[34] io_out[33] io_out[32] io_out[31] io_out[30] io_out[29] io_out[28] io_out[27] io_out[26] io_out[25] io_out[24] io_out[23] io_out[22] io_out[21] io_out[20] io_out[19] io_out[18] io_out[17] io_out[16] io_out[15] io_out[14] io_out[13] io_out[12] io_out[11] io_out[10] io_out[9] io_out[8] io_out[7] io_out[6] io_out[5] io_out[4] io_out[3] io_out[2] io_out[1] io_out[0] io_oeb[37] io_oeb[36] io_oeb[35] io_oeb[34] io_oeb[33] io_oeb[32] io_oeb[31] io_oeb[30] io_oeb[29] io_oeb[28] io_oeb[27] io_oeb[26] io_oeb[25] io_oeb[24] io_oeb[23] io_oeb[22] io_oeb[21] io_oeb[20] io_oeb[19] io_oeb[18] io_oeb[17] io_oeb[16] io_oeb[15] io_oeb[14] io_oeb[13] io_oeb[12] io_oeb[11] io_oeb[10] io_oeb[9] io_oeb[8] io_oeb[7] io_oeb[6] io_oeb[5] io_oeb[4] io_oeb[3] io_oeb[2] io_oeb[1] io_oeb[0] analog_io[28] analog_io[27] analog_io[26] analog_io[25] analog_io[24] analog_io[23] analog_io[22] analog_io[21] analog_io[20] analog_io[19] analog_io[18] analog_io[17] analog_io[16] analog_io[15] analog_io[14] analog_io[13] analog_io[12] analog_io[11] analog_io[10] analog_io[9] analog_io[8] analog_io[7] analog_io[6] analog_io[5] analog_io[4] analog_io[3] analog_io[2] analog_io[1] analog_io[0] user_irq[2] user_irq[1] user_irq[0]}] 
set __coll_7 [get_pins {i_Top/i_WB_INTF/wbs_ack_o_reg/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_7_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_6_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_5_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_4_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_3_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_2_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_1_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_0_/CLK i_Top/i_WB_INTF/noc_rx_toggle_reg/CLK i_Top/i_WB_INTF/repeat_adr_reg_0_/CLK i_Top/i_WB_INTF/repeat_adr_reg_1_/CLK i_Top/i_WB_INTF/repeat_adr_reg_3_/CLK i_Top/i_WB_INTF/repeat_adr_reg_4_/CLK i_Top/i_WB_INTF/repeat_adr_reg_5_/CLK i_Top/i_WB_INTF/repeat_adr_reg_6_/CLK i_Top/i_WB_INTF/repeat_adr_reg_7_/CLK i_Top/i_WB_INTF/repeat_adr_reg_8_/CLK i_Top/i_WB_INTF/repeat_adr_reg_9_/CLK i_Top/i_WB_INTF/repeat_adr_reg_10_/CLK i_Top/i_WB_INTF/repeat_adr_reg_11_/CLK i_Top/i_WB_INTF/repeat_adr_reg_12_/CLK i_Top/i_WB_INTF/repeat_adr_reg_13_/CLK i_Top/i_WB_INTF/repeat_adr_reg_14_/CLK i_Top/i_WB_INTF/repeat_adr_reg_16_/CLK i_Top/i_WB_INTF/repeat_adr_reg_17_/CLK i_Top/i_WB_INTF/repeat_adr_reg_18_/CLK i_Top/i_WB_INTF/repeat_adr_reg_19_/CLK i_Top/i_WB_INTF/repeat_adr_reg_20_/CLK i_Top/i_WB_INTF/repeat_adr_reg_21_/CLK i_Top/i_WB_INTF/repeat_adr_reg_22_/CLK i_Top/i_WB_INTF/repeat_adr_reg_23_/CLK i_Top/i_WB_INTF/repeat_adr_reg_24_/CLK i_Top/i_WB_INTF/repeat_adr_reg_25_/CLK i_Top/i_WB_INTF/repeat_adr_reg_26_/CLK i_Top/i_WB_INTF/repeat_adr_reg_27_/CLK i_Top/i_WB_INTF/repeat_adr_reg_28_/CLK i_Top/i_WB_INTF/repeat_adr_reg_29_/CLK i_Top/i_WB_INTF/repeat_adr_reg_30_/CLK i_Top/i_WB_INTF/repeat_adr_reg_31_/CLK i_Top/i_WB_INTF/repeat_adr_reg_2_/CLK i_Top/i_WB_INTF/repeat_adr_reg_15_/CLK i_Top/i_WB_INTF/noc_rx_reg_0_/CLK i_Top/i_WB_INTF/repeat_dat_reg_0_/CLK i_Top/i_WB_INTF/noc_rx_reg_1_/CLK i_Top/i_WB_INTF/repeat_dat_reg_1_/CLK i_Top/i_WB_INTF/noc_rx_reg_2_/CLK i_Top/i_WB_INTF/repeat_dat_reg_2_/CLK i_Top/i_WB_INTF/noc_rx_reg_3_/CLK i_Top/i_WB_INTF/repeat_dat_reg_3_/CLK i_Top/i_WB_INTF/noc_rx_reg_4_/CLK i_Top/i_WB_INTF/repeat_dat_reg_4_/CLK i_Top/i_WB_INTF/noc_rx_reg_5_/CLK i_Top/i_WB_INTF/repeat_dat_reg_5_/CLK i_Top/i_WB_INTF/noc_rx_reg_6_/CLK i_Top/i_WB_INTF/repeat_dat_reg_6_/CLK i_Top/i_WB_INTF/noc_rx_reg_7_/CLK i_Top/i_WB_INTF/repeat_dat_reg_7_/CLK i_Top/i_WB_INTF/noc_rx_reg_8_/CLK i_Top/i_WB_INTF/repeat_dat_reg_8_/CLK i_Top/i_WB_INTF/noc_rx_reg_9_/CLK i_Top/i_WB_INTF/repeat_dat_reg_9_/CLK i_Top/i_WB_INTF/noc_rx_reg_10_/CLK i_Top/i_WB_INTF/repeat_dat_reg_10_/CLK i_Top/i_WB_INTF/noc_rx_reg_11_/CLK i_Top/i_WB_INTF/repeat_dat_reg_11_/CLK i_Top/i_WB_INTF/noc_rx_reg_12_/CLK i_Top/i_WB_INTF/repeat_dat_reg_12_/CLK i_Top/i_WB_INTF/noc_rx_reg_13_/CLK i_Top/i_WB_INTF/repeat_dat_reg_13_/CLK i_Top/i_WB_INTF/noc_rx_reg_14_/CLK i_Top/i_WB_INTF/repeat_dat_reg_14_/CLK i_Top/i_WB_INTF/noc_rx_reg_15_/CLK i_Top/i_WB_INTF/repeat_dat_reg_15_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_15_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_14_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_13_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_12_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_11_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_10_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_9_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_8_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_7_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_6_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_5_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_4_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_3_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_2_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_1_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_0_/CLK i_Top/i_RX_INTF/bits_left_reg_0_/CLK i_Top/i_RX_INTF/state_reg_1_/CLK i_Top/i_RX_INTF/state_reg_0_/CLK i_Top/i_RX_INTF/state_reg_2_/CLK i_Top/i_RX_INTF/toggle_last_reg/CLK i_Top/i_RX_INTF/rx_sr_reg_0_/CLK i_Top/i_RX_INTF/rx_sr_reg_1_/CLK i_Top/i_RX_INTF/rx_sr_reg_2_/CLK i_Top/i_RX_INTF/rx_sr_reg_3_/CLK i_Top/i_RX_INTF/rx_sr_reg_4_/CLK i_Top/i_RX_INTF/rx_sr_reg_5_/CLK i_Top/i_RX_INTF/rx_sr_reg_6_/CLK i_Top/i_RX_INTF/rx_sr_reg_7_/CLK i_Top/i_RX_INTF/rx_sr_reg_8_/CLK i_Top/i_RX_INTF/rx_sr_reg_9_/CLK i_Top/i_RX_INTF/rx_sr_reg_10_/CLK i_Top/i_RX_INTF/rx_sr_reg_11_/CLK i_Top/i_RX_INTF/rx_sr_reg_12_/CLK i_Top/i_RX_INTF/rx_sr_reg_13_/CLK i_Top/i_RX_INTF/rx_sr_reg_14_/CLK i_Top/i_RX_INTF/rx_sr_reg_15_/CLK i_Top/i_RX_INTF/bits_left_reg_7_/CLK i_Top/i_RX_INTF/bits_left_reg_6_/CLK i_Top/i_RX_INTF/bits_left_reg_5_/CLK i_Top/i_RX_INTF/bits_left_reg_4_/CLK i_Top/i_RX_INTF/bits_left_reg_3_/CLK i_Top/i_RX_INTF/bits_left_reg_2_/CLK i_Top/i_RX_INTF/bits_left_reg_1_/CLK i_Top/i_TX_INTF/tx_reg_15_/CLK i_Top/i_TX_INTF/tx_reg_14_/CLK i_Top/i_TX_INTF/tx_reg_13_/CLK i_Top/i_TX_INTF/tx_reg_12_/CLK i_Top/i_TX_INTF/tx_reg_11_/CLK i_Top/i_TX_INTF/tx_reg_10_/CLK i_Top/i_TX_INTF/tx_reg_9_/CLK i_Top/i_TX_INTF/tx_reg_8_/CLK i_Top/i_TX_INTF/tx_reg_7_/CLK i_Top/i_TX_INTF/tx_reg_6_/CLK i_Top/i_TX_INTF/tx_reg_5_/CLK i_Top/i_TX_INTF/tx_reg_4_/CLK i_Top/i_TX_INTF/tx_reg_3_/CLK i_Top/i_TX_INTF/tx_reg_2_/CLK i_Top/i_TX_INTF/tx_reg_1_/CLK i_Top/i_TX_INTF/tx_reg_0_/CLK i_Top/i_TX_INTF/state_reg_0_/CLK i_Top/i_TX_INTF/state_reg_1_/CLK i_Top/br0/out_adr_reg_6_/CLK i_Top/br0/out_adr_reg_5_/CLK i_Top/br0/out_adr_reg_4_/CLK i_Top/br0/out_adr_reg_3_/CLK i_Top/br0/out_adr_reg_2_/CLK i_Top/br0/out_adr_reg_1_/CLK i_Top/br0/out_adr_reg_0_/CLK i_Top/br0/out_dat_reg_15_/CLK i_Top/br0/out_dat_reg_14_/CLK i_Top/br0/out_dat_reg_13_/CLK i_Top/br0/out_dat_reg_12_/CLK i_Top/br0/out_dat_reg_11_/CLK i_Top/br0/out_dat_reg_10_/CLK i_Top/br0/out_dat_reg_9_/CLK i_Top/br0/out_dat_reg_8_/CLK i_Top/br0/out_dat_reg_7_/CLK i_Top/br0/out_dat_reg_6_/CLK i_Top/br0/out_dat_reg_5_/CLK i_Top/br0/out_dat_reg_4_/CLK i_Top/br0/out_dat_reg_3_/CLK i_Top/br0/out_dat_reg_2_/CLK i_Top/br0/out_dat_reg_1_/CLK i_Top/br0/out_dat_reg_0_/CLK i_Top/br1/out_adr_reg_5_/CLK i_Top/br1/out_adr_reg_4_/CLK i_Top/br1/out_adr_reg_3_/CLK i_Top/br1/out_adr_reg_2_/CLK i_Top/br1/out_adr_reg_1_/CLK i_Top/br1/out_adr_reg_0_/CLK i_Top/br1/out_dat_reg_15_/CLK i_Top/br1/out_dat_reg_14_/CLK i_Top/br1/out_dat_reg_13_/CLK i_Top/br1/out_dat_reg_12_/CLK i_Top/br1/out_dat_reg_11_/CLK i_Top/br1/out_dat_reg_10_/CLK i_Top/br1/out_dat_reg_9_/CLK i_Top/br1/out_dat_reg_8_/CLK i_Top/br1/out_dat_reg_7_/CLK i_Top/br1/out_dat_reg_6_/CLK i_Top/br1/out_dat_reg_5_/CLK i_Top/br1/out_dat_reg_4_/CLK i_Top/br1/out_dat_reg_3_/CLK i_Top/br1/out_dat_reg_2_/CLK i_Top/br1/out_dat_reg_1_/CLK i_Top/br1/out_dat_reg_0_/CLK i_Top/br2/out_adr_reg_5_/CLK i_Top/br2/out_adr_reg_4_/CLK i_Top/br2/out_adr_reg_3_/CLK i_Top/br2/out_adr_reg_2_/CLK i_Top/br2/out_adr_reg_1_/CLK i_Top/br2/out_adr_reg_0_/CLK i_Top/br2/out_dat_reg_15_/CLK i_Top/br2/out_dat_reg_14_/CLK i_Top/br2/out_dat_reg_13_/CLK i_Top/br2/out_dat_reg_12_/CLK i_Top/br2/out_dat_reg_11_/CLK i_Top/br2/out_dat_reg_10_/CLK i_Top/br2/out_dat_reg_9_/CLK i_Top/br2/out_dat_reg_8_/CLK i_Top/br2/out_dat_reg_7_/CLK i_Top/br2/out_dat_reg_6_/CLK i_Top/br2/out_dat_reg_5_/CLK i_Top/br2/out_dat_reg_4_/CLK i_Top/br2/out_dat_reg_3_/CLK i_Top/br2/out_dat_reg_2_/CLK i_Top/br2/out_dat_reg_1_/CLK i_Top/br2/out_dat_reg_0_/CLK i_Top/br3/out_adr_reg_5_/CLK i_Top/br3/out_adr_reg_4_/CLK i_Top/br3/out_adr_reg_3_/CLK i_Top/br3/out_adr_reg_2_/CLK i_Top/br3/out_adr_reg_1_/CLK i_Top/br3/out_adr_reg_0_/CLK i_Top/br3/out_dat_reg_15_/CLK i_Top/br3/out_dat_reg_14_/CLK i_Top/br3/out_dat_reg_13_/CLK i_Top/br3/out_dat_reg_12_/CLK i_Top/br3/out_dat_reg_11_/CLK i_Top/br3/out_dat_reg_10_/CLK i_Top/br3/out_dat_reg_9_/CLK i_Top/br3/out_dat_reg_8_/CLK i_Top/br3/out_dat_reg_7_/CLK i_Top/br3/out_dat_reg_6_/CLK i_Top/br3/out_dat_reg_5_/CLK i_Top/br3/out_dat_reg_4_/CLK i_Top/br3/out_dat_reg_3_/CLK i_Top/br3/out_dat_reg_2_/CLK i_Top/br3/out_dat_reg_1_/CLK i_Top/br3/out_dat_reg_0_/CLK}]
append_to_collection __coll_7 [get_pins {i_Top/br4/out_adr_reg_5_/CLK i_Top/br4/out_adr_reg_4_/CLK i_Top/br4/out_adr_reg_3_/CLK i_Top/br4/out_adr_reg_2_/CLK i_Top/br4/out_adr_reg_1_/CLK i_Top/br4/out_adr_reg_0_/CLK i_Top/br4/out_dat_reg_15_/CLK i_Top/br4/out_dat_reg_14_/CLK i_Top/br4/out_dat_reg_13_/CLK i_Top/br4/out_dat_reg_12_/CLK i_Top/br4/out_dat_reg_11_/CLK i_Top/br4/out_dat_reg_10_/CLK i_Top/br4/out_dat_reg_9_/CLK i_Top/br4/out_dat_reg_8_/CLK i_Top/br4/out_dat_reg_7_/CLK i_Top/br4/out_dat_reg_6_/CLK i_Top/br4/out_dat_reg_5_/CLK i_Top/br4/out_dat_reg_4_/CLK i_Top/br4/out_dat_reg_3_/CLK i_Top/br4/out_dat_reg_2_/CLK i_Top/br4/out_dat_reg_1_/CLK i_Top/br4/out_dat_reg_0_/CLK i_Top/br5/out_adr_reg_5_/CLK i_Top/br5/out_adr_reg_4_/CLK i_Top/br5/out_adr_reg_3_/CLK i_Top/br5/out_adr_reg_2_/CLK i_Top/br5/out_adr_reg_1_/CLK i_Top/br5/out_adr_reg_0_/CLK i_Top/br5/out_dat_reg_15_/CLK i_Top/br5/out_dat_reg_14_/CLK i_Top/br5/out_dat_reg_13_/CLK i_Top/br5/out_dat_reg_12_/CLK i_Top/br5/out_dat_reg_11_/CLK i_Top/br5/out_dat_reg_10_/CLK i_Top/br5/out_dat_reg_9_/CLK i_Top/br5/out_dat_reg_8_/CLK i_Top/br5/out_dat_reg_7_/CLK i_Top/br5/out_dat_reg_6_/CLK i_Top/br5/out_dat_reg_5_/CLK i_Top/br5/out_dat_reg_4_/CLK i_Top/br5/out_dat_reg_3_/CLK i_Top/br5/out_dat_reg_2_/CLK i_Top/br5/out_dat_reg_1_/CLK i_Top/br5/out_dat_reg_0_/CLK i_Top/br6/out_adr_reg_5_/CLK i_Top/br6/out_adr_reg_4_/CLK i_Top/br6/out_adr_reg_3_/CLK i_Top/br6/out_adr_reg_2_/CLK i_Top/br6/out_adr_reg_1_/CLK i_Top/br6/out_adr_reg_0_/CLK i_Top/br6/out_dat_reg_15_/CLK i_Top/br6/out_dat_reg_14_/CLK i_Top/br6/out_dat_reg_13_/CLK i_Top/br6/out_dat_reg_12_/CLK i_Top/br6/out_dat_reg_11_/CLK i_Top/br6/out_dat_reg_10_/CLK i_Top/br6/out_dat_reg_9_/CLK i_Top/br6/out_dat_reg_8_/CLK i_Top/br6/out_dat_reg_7_/CLK i_Top/br6/out_dat_reg_6_/CLK i_Top/br6/out_dat_reg_5_/CLK i_Top/br6/out_dat_reg_4_/CLK i_Top/br6/out_dat_reg_3_/CLK i_Top/br6/out_dat_reg_2_/CLK i_Top/br6/out_dat_reg_1_/CLK i_Top/br6/out_dat_reg_0_/CLK i_Top/br7/out_adr_reg_5_/CLK i_Top/br7/out_adr_reg_4_/CLK i_Top/br7/out_adr_reg_3_/CLK i_Top/br7/out_adr_reg_2_/CLK i_Top/br7/out_adr_reg_1_/CLK i_Top/br7/out_adr_reg_0_/CLK i_Top/br7/out_dat_reg_15_/CLK i_Top/br7/out_dat_reg_14_/CLK i_Top/br7/out_dat_reg_13_/CLK i_Top/br7/out_dat_reg_12_/CLK i_Top/br7/out_dat_reg_11_/CLK i_Top/br7/out_dat_reg_10_/CLK i_Top/br7/out_dat_reg_9_/CLK i_Top/br7/out_dat_reg_8_/CLK i_Top/br7/out_dat_reg_7_/CLK i_Top/br7/out_dat_reg_6_/CLK i_Top/br7/out_dat_reg_5_/CLK i_Top/br7/out_dat_reg_4_/CLK i_Top/br7/out_dat_reg_3_/CLK i_Top/br7/out_dat_reg_2_/CLK i_Top/br7/out_dat_reg_1_/CLK i_Top/br7/out_dat_reg_0_/CLK i_Top/leaf_rlllll/rx_state_reg_0_/CLK i_Top/leaf_rlllll/rx_state_reg_1_/CLK i_Top/leaf_rlllll/tx_state_reg_0_/CLK i_Top/leaf_rlllll/tx_state_reg_1_/CLK i_Top/leaf_rllllr/rx_state_reg_0_/CLK i_Top/leaf_rllllr/rx_state_reg_1_/CLK i_Top/leaf_rllllr/tx_state_reg_0_/CLK i_Top/leaf_rllllr/tx_state_reg_1_/CLK i_Top/leaf_rlllrl/rx_state_reg_0_/CLK i_Top/leaf_rlllrl/rx_state_reg_1_/CLK i_Top/leaf_rlllrl/tx_state_reg_0_/CLK i_Top/leaf_rlllrl/tx_state_reg_1_/CLK i_Top/leaf_rlllrr/rx_state_reg_0_/CLK i_Top/leaf_rlllrr/rx_state_reg_1_/CLK i_Top/leaf_rlllrr/tx_state_reg_0_/CLK i_Top/leaf_rlllrr/tx_state_reg_1_/CLK i_Top/leaf_rllrll/rx_state_reg_0_/CLK i_Top/leaf_rllrll/rx_state_reg_1_/CLK i_Top/leaf_rllrll/tx_state_reg_0_/CLK i_Top/leaf_rllrll/tx_state_reg_1_/CLK i_Top/leaf_rllrlr/rx_state_reg_0_/CLK i_Top/leaf_rllrlr/rx_state_reg_1_/CLK i_Top/leaf_rllrlr/tx_state_reg_0_/CLK i_Top/leaf_rllrlr/tx_state_reg_1_/CLK i_Top/leaf_rllrrl/rx_state_reg_0_/CLK i_Top/leaf_rllrrl/rx_state_reg_1_/CLK i_Top/leaf_rllrrl/tx_state_reg_0_/CLK i_Top/leaf_rllrrl/tx_state_reg_1_/CLK i_Top/leaf_rllrrr/rx_state_reg_0_/CLK i_Top/leaf_rllrrr/rx_state_reg_1_/CLK i_Top/leaf_rllrrr/tx_state_reg_0_/CLK i_Top/leaf_rllrrr/tx_state_reg_1_/CLK i_Top/leaf_rlrlll/rx_state_reg_0_/CLK i_Top/leaf_rlrlll/rx_state_reg_1_/CLK i_Top/leaf_rlrlll/tx_state_reg_0_/CLK i_Top/leaf_rlrlll/tx_state_reg_1_/CLK i_Top/leaf_rlrllr/rx_state_reg_0_/CLK i_Top/leaf_rlrllr/rx_state_reg_1_/CLK i_Top/leaf_rlrllr/tx_state_reg_0_/CLK i_Top/leaf_rlrllr/tx_state_reg_1_/CLK i_Top/leaf_rlrlrl/rx_state_reg_0_/CLK i_Top/leaf_rlrlrl/rx_state_reg_1_/CLK i_Top/leaf_rlrlrl/tx_state_reg_0_/CLK i_Top/leaf_rlrlrl/tx_state_reg_1_/CLK i_Top/leaf_rlrlrr/rx_state_reg_0_/CLK i_Top/leaf_rlrlrr/rx_state_reg_1_/CLK i_Top/leaf_rlrlrr/tx_state_reg_0_/CLK i_Top/leaf_rlrlrr/tx_state_reg_1_/CLK i_Top/leaf_rlrrll/rx_state_reg_0_/CLK i_Top/leaf_rlrrll/rx_state_reg_1_/CLK i_Top/leaf_rlrrll/tx_state_reg_0_/CLK i_Top/leaf_rlrrll/tx_state_reg_1_/CLK i_Top/leaf_rlrrlr/rx_state_reg_0_/CLK i_Top/leaf_rlrrlr/rx_state_reg_1_/CLK i_Top/leaf_rlrrlr/tx_state_reg_0_/CLK i_Top/leaf_rlrrlr/tx_state_reg_1_/CLK i_Top/leaf_rlrrrl/rx_state_reg_0_/CLK i_Top/leaf_rlrrrl/rx_state_reg_1_/CLK i_Top/leaf_rlrrrl/tx_state_reg_0_/CLK i_Top/leaf_rlrrrl/tx_state_reg_1_/CLK i_Top/leaf_rlrrrr/rx_state_reg_0_/CLK i_Top/leaf_rlrrrr/rx_state_reg_1_/CLK i_Top/leaf_rlrrrr/tx_state_reg_0_/CLK i_Top/leaf_rlrrrr/tx_state_reg_1_/CLK i_Top/leaf_rrllll/rx_state_reg_0_/CLK i_Top/leaf_rrllll/rx_state_reg_1_/CLK i_Top/leaf_rrllll/tx_state_reg_0_/CLK i_Top/leaf_rrllll/tx_state_reg_1_/CLK i_Top/leaf_rrlllr/rx_state_reg_0_/CLK i_Top/leaf_rrlllr/rx_state_reg_1_/CLK i_Top/leaf_rrlllr/tx_state_reg_0_/CLK i_Top/leaf_rrlllr/tx_state_reg_1_/CLK i_Top/leaf_rrllrl/rx_state_reg_0_/CLK i_Top/leaf_rrllrl/rx_state_reg_1_/CLK i_Top/leaf_rrllrl/tx_state_reg_0_/CLK i_Top/leaf_rrllrl/tx_state_reg_1_/CLK i_Top/leaf_rrllrr/rx_state_reg_0_/CLK i_Top/leaf_rrllrr/rx_state_reg_1_/CLK i_Top/leaf_rrllrr/tx_state_reg_0_/CLK i_Top/leaf_rrllrr/tx_state_reg_1_/CLK i_Top/leaf_rrlrll/rx_state_reg_0_/CLK i_Top/leaf_rrlrll/rx_state_reg_1_/CLK i_Top/leaf_rrlrll/tx_state_reg_0_/CLK i_Top/leaf_rrlrll/tx_state_reg_1_/CLK i_Top/leaf_rrlrlr/rx_state_reg_0_/CLK i_Top/leaf_rrlrlr/rx_state_reg_1_/CLK i_Top/leaf_rrlrlr/tx_state_reg_0_/CLK i_Top/leaf_rrlrlr/tx_state_reg_1_/CLK i_Top/leaf_rrlrrl/rx_state_reg_0_/CLK i_Top/leaf_rrlrrl/rx_state_reg_1_/CLK i_Top/leaf_rrlrrl/tx_state_reg_0_/CLK i_Top/leaf_rrlrrl/tx_state_reg_1_/CLK i_Top/leaf_rrlrrr/rx_state_reg_0_/CLK i_Top/leaf_rrlrrr/rx_state_reg_1_/CLK i_Top/leaf_rrlrrr/tx_state_reg_0_/CLK i_Top/leaf_rrlrrr/tx_state_reg_1_/CLK i_Top/leaf_rrrlll/rx_state_reg_0_/CLK i_Top/leaf_rrrlll/rx_state_reg_1_/CLK i_Top/leaf_rrrlll/tx_state_reg_0_/CLK i_Top/leaf_rrrlll/tx_state_reg_1_/CLK i_Top/leaf_rrrllr/rx_state_reg_0_/CLK i_Top/leaf_rrrllr/rx_state_reg_1_/CLK i_Top/leaf_rrrllr/tx_state_reg_0_/CLK i_Top/leaf_rrrllr/tx_state_reg_1_/CLK i_Top/leaf_rrrlrl/rx_state_reg_0_/CLK i_Top/leaf_rrrlrl/rx_state_reg_1_/CLK i_Top/leaf_rrrlrl/tx_state_reg_0_/CLK i_Top/leaf_rrrlrl/tx_state_reg_1_/CLK i_Top/leaf_rrrlrr/rx_state_reg_0_/CLK i_Top/leaf_rrrlrr/rx_state_reg_1_/CLK i_Top/leaf_rrrlrr/tx_state_reg_0_/CLK i_Top/leaf_rrrlrr/tx_state_reg_1_/CLK i_Top/leaf_rrrrll/rx_state_reg_0_/CLK i_Top/leaf_rrrrll/rx_state_reg_1_/CLK i_Top/leaf_rrrrll/tx_state_reg_0_/CLK i_Top/leaf_rrrrll/tx_state_reg_1_/CLK i_Top/leaf_rrrrlr/rx_state_reg_0_/CLK i_Top/leaf_rrrrlr/rx_state_reg_1_/CLK i_Top/leaf_rrrrlr/tx_state_reg_0_/CLK i_Top/leaf_rrrrlr/tx_state_reg_1_/CLK i_Top/leaf_rrrrrl/rx_state_reg_0_/CLK i_Top/leaf_rrrrrl/rx_state_reg_1_/CLK i_Top/leaf_rrrrrl/tx_state_reg_0_/CLK i_Top/leaf_rrrrrl/tx_state_reg_1_/CLK i_Top/leaf_rrrrrr/rx_state_reg_0_/CLK i_Top/leaf_rrrrrr/rx_state_reg_1_/CLK i_Top/leaf_rrrrrr/tx_state_reg_0_/CLK i_Top/leaf_rrrrrr/tx_state_reg_1_/CLK}]
set __coll_8 [get_pins {i_Top/i_WB_INTF/wbs_ack_o_reg/D i_Top/i_WB_INTF/noc_rx_bits_reg_7_/D i_Top/i_WB_INTF/noc_rx_bits_reg_6_/D i_Top/i_WB_INTF/noc_rx_bits_reg_5_/D i_Top/i_WB_INTF/noc_rx_bits_reg_4_/D i_Top/i_WB_INTF/noc_rx_bits_reg_3_/D i_Top/i_WB_INTF/noc_rx_bits_reg_2_/D i_Top/i_WB_INTF/noc_rx_bits_reg_1_/D i_Top/i_WB_INTF/noc_rx_bits_reg_0_/D i_Top/i_WB_INTF/noc_rx_toggle_reg/D i_Top/i_WB_INTF/repeat_adr_reg_0_/D i_Top/i_WB_INTF/repeat_adr_reg_1_/D i_Top/i_WB_INTF/repeat_adr_reg_3_/D i_Top/i_WB_INTF/repeat_adr_reg_4_/D i_Top/i_WB_INTF/repeat_adr_reg_5_/D i_Top/i_WB_INTF/repeat_adr_reg_6_/D i_Top/i_WB_INTF/repeat_adr_reg_7_/D i_Top/i_WB_INTF/repeat_adr_reg_8_/D i_Top/i_WB_INTF/repeat_adr_reg_9_/D i_Top/i_WB_INTF/repeat_adr_reg_10_/D i_Top/i_WB_INTF/repeat_adr_reg_11_/D i_Top/i_WB_INTF/repeat_adr_reg_12_/D i_Top/i_WB_INTF/repeat_adr_reg_13_/D i_Top/i_WB_INTF/repeat_adr_reg_14_/D i_Top/i_WB_INTF/repeat_adr_reg_16_/D i_Top/i_WB_INTF/repeat_adr_reg_17_/D i_Top/i_WB_INTF/repeat_adr_reg_18_/D i_Top/i_WB_INTF/repeat_adr_reg_19_/D i_Top/i_WB_INTF/repeat_adr_reg_20_/D i_Top/i_WB_INTF/repeat_adr_reg_21_/D i_Top/i_WB_INTF/repeat_adr_reg_22_/D i_Top/i_WB_INTF/repeat_adr_reg_23_/D i_Top/i_WB_INTF/repeat_adr_reg_24_/D i_Top/i_WB_INTF/repeat_adr_reg_25_/D i_Top/i_WB_INTF/repeat_adr_reg_26_/D i_Top/i_WB_INTF/repeat_adr_reg_27_/D i_Top/i_WB_INTF/repeat_adr_reg_28_/D i_Top/i_WB_INTF/repeat_adr_reg_29_/D i_Top/i_WB_INTF/repeat_adr_reg_30_/D i_Top/i_WB_INTF/repeat_adr_reg_31_/D i_Top/i_WB_INTF/repeat_adr_reg_2_/D i_Top/i_WB_INTF/repeat_adr_reg_15_/D i_Top/i_WB_INTF/noc_rx_reg_0_/D i_Top/i_WB_INTF/repeat_dat_reg_0_/D i_Top/i_WB_INTF/noc_rx_reg_1_/D i_Top/i_WB_INTF/repeat_dat_reg_1_/D i_Top/i_WB_INTF/noc_rx_reg_2_/D i_Top/i_WB_INTF/repeat_dat_reg_2_/D i_Top/i_WB_INTF/noc_rx_reg_3_/D i_Top/i_WB_INTF/repeat_dat_reg_3_/D i_Top/i_WB_INTF/noc_rx_reg_4_/D i_Top/i_WB_INTF/repeat_dat_reg_4_/D i_Top/i_WB_INTF/noc_rx_reg_5_/D i_Top/i_WB_INTF/repeat_dat_reg_5_/D i_Top/i_WB_INTF/noc_rx_reg_6_/D i_Top/i_WB_INTF/repeat_dat_reg_6_/D i_Top/i_WB_INTF/noc_rx_reg_7_/D i_Top/i_WB_INTF/repeat_dat_reg_7_/D i_Top/i_WB_INTF/noc_rx_reg_8_/D i_Top/i_WB_INTF/repeat_dat_reg_8_/D i_Top/i_WB_INTF/noc_rx_reg_9_/D i_Top/i_WB_INTF/repeat_dat_reg_9_/D i_Top/i_WB_INTF/noc_rx_reg_10_/D i_Top/i_WB_INTF/repeat_dat_reg_10_/D i_Top/i_WB_INTF/noc_rx_reg_11_/D i_Top/i_WB_INTF/repeat_dat_reg_11_/D i_Top/i_WB_INTF/noc_rx_reg_12_/D i_Top/i_WB_INTF/repeat_dat_reg_12_/D i_Top/i_WB_INTF/noc_rx_reg_13_/D i_Top/i_WB_INTF/repeat_dat_reg_13_/D i_Top/i_WB_INTF/noc_rx_reg_14_/D i_Top/i_WB_INTF/repeat_dat_reg_14_/D i_Top/i_WB_INTF/noc_rx_reg_15_/D i_Top/i_WB_INTF/repeat_dat_reg_15_/D i_Top/i_WB_INTF/wbs_dat_o_reg_15_/D i_Top/i_WB_INTF/wbs_dat_o_reg_14_/D i_Top/i_WB_INTF/wbs_dat_o_reg_13_/D i_Top/i_WB_INTF/wbs_dat_o_reg_12_/D i_Top/i_WB_INTF/wbs_dat_o_reg_11_/D i_Top/i_WB_INTF/wbs_dat_o_reg_10_/D i_Top/i_WB_INTF/wbs_dat_o_reg_9_/D i_Top/i_WB_INTF/wbs_dat_o_reg_8_/D i_Top/i_WB_INTF/wbs_dat_o_reg_7_/D i_Top/i_WB_INTF/wbs_dat_o_reg_6_/D i_Top/i_WB_INTF/wbs_dat_o_reg_5_/D i_Top/i_WB_INTF/wbs_dat_o_reg_4_/D i_Top/i_WB_INTF/wbs_dat_o_reg_3_/D i_Top/i_WB_INTF/wbs_dat_o_reg_2_/D i_Top/i_WB_INTF/wbs_dat_o_reg_1_/D i_Top/i_WB_INTF/wbs_dat_o_reg_0_/D i_Top/i_RX_INTF/bits_left_reg_0_/D i_Top/i_RX_INTF/state_reg_1_/D i_Top/i_RX_INTF/state_reg_0_/D i_Top/i_RX_INTF/state_reg_2_/D i_Top/i_RX_INTF/toggle_last_reg/D i_Top/i_RX_INTF/rx_sr_reg_0_/D i_Top/i_RX_INTF/rx_sr_reg_1_/D i_Top/i_RX_INTF/rx_sr_reg_2_/D i_Top/i_RX_INTF/rx_sr_reg_3_/D i_Top/i_RX_INTF/rx_sr_reg_4_/D i_Top/i_RX_INTF/rx_sr_reg_5_/D i_Top/i_RX_INTF/rx_sr_reg_6_/D i_Top/i_RX_INTF/rx_sr_reg_7_/D i_Top/i_RX_INTF/rx_sr_reg_8_/D i_Top/i_RX_INTF/rx_sr_reg_9_/D i_Top/i_RX_INTF/rx_sr_reg_10_/D i_Top/i_RX_INTF/rx_sr_reg_11_/D i_Top/i_RX_INTF/rx_sr_reg_12_/D i_Top/i_RX_INTF/rx_sr_reg_13_/D i_Top/i_RX_INTF/rx_sr_reg_14_/D i_Top/i_RX_INTF/rx_sr_reg_15_/D i_Top/i_RX_INTF/bits_left_reg_7_/D i_Top/i_RX_INTF/bits_left_reg_6_/D i_Top/i_RX_INTF/bits_left_reg_5_/D i_Top/i_RX_INTF/bits_left_reg_4_/D i_Top/i_RX_INTF/bits_left_reg_3_/D i_Top/i_RX_INTF/bits_left_reg_2_/D i_Top/i_RX_INTF/bits_left_reg_1_/D i_Top/i_TX_INTF/tx_reg_15_/D i_Top/i_TX_INTF/tx_reg_14_/D i_Top/i_TX_INTF/tx_reg_13_/D i_Top/i_TX_INTF/tx_reg_12_/D i_Top/i_TX_INTF/tx_reg_11_/D i_Top/i_TX_INTF/tx_reg_10_/D i_Top/i_TX_INTF/tx_reg_9_/D i_Top/i_TX_INTF/tx_reg_8_/D i_Top/i_TX_INTF/tx_reg_7_/D i_Top/i_TX_INTF/tx_reg_6_/D i_Top/i_TX_INTF/tx_reg_5_/D i_Top/i_TX_INTF/tx_reg_4_/D i_Top/i_TX_INTF/tx_reg_3_/D i_Top/i_TX_INTF/tx_reg_2_/D i_Top/i_TX_INTF/tx_reg_1_/D i_Top/i_TX_INTF/tx_reg_0_/D i_Top/i_TX_INTF/state_reg_0_/D i_Top/i_TX_INTF/state_reg_0_/DE i_Top/i_TX_INTF/state_reg_1_/D i_Top/i_TX_INTF/state_reg_1_/DE i_Top/br0/out_adr_reg_6_/D i_Top/br0/out_adr_reg_5_/D i_Top/br0/out_adr_reg_4_/D i_Top/br0/out_adr_reg_3_/D i_Top/br0/out_adr_reg_2_/D i_Top/br0/out_adr_reg_1_/D i_Top/br0/out_adr_reg_0_/D i_Top/br0/out_dat_reg_15_/D i_Top/br0/out_dat_reg_14_/D i_Top/br0/out_dat_reg_13_/D i_Top/br0/out_dat_reg_12_/D i_Top/br0/out_dat_reg_11_/D i_Top/br0/out_dat_reg_10_/D i_Top/br0/out_dat_reg_9_/D i_Top/br0/out_dat_reg_8_/D i_Top/br0/out_dat_reg_7_/D i_Top/br0/out_dat_reg_6_/D i_Top/br0/out_dat_reg_5_/D i_Top/br0/out_dat_reg_4_/D i_Top/br0/out_dat_reg_3_/D i_Top/br0/out_dat_reg_2_/D i_Top/br0/out_dat_reg_1_/D i_Top/br0/out_dat_reg_0_/D i_Top/br1/out_adr_reg_5_/D i_Top/br1/out_adr_reg_4_/D i_Top/br1/out_adr_reg_3_/D i_Top/br1/out_adr_reg_2_/D i_Top/br1/out_adr_reg_1_/D i_Top/br1/out_adr_reg_0_/D i_Top/br1/out_dat_reg_15_/D i_Top/br1/out_dat_reg_14_/D i_Top/br1/out_dat_reg_13_/D i_Top/br1/out_dat_reg_12_/D i_Top/br1/out_dat_reg_11_/D i_Top/br1/out_dat_reg_10_/D i_Top/br1/out_dat_reg_9_/D i_Top/br1/out_dat_reg_8_/D i_Top/br1/out_dat_reg_7_/D i_Top/br1/out_dat_reg_6_/D i_Top/br1/out_dat_reg_5_/D i_Top/br1/out_dat_reg_4_/D i_Top/br1/out_dat_reg_3_/D i_Top/br1/out_dat_reg_2_/D i_Top/br1/out_dat_reg_1_/D i_Top/br1/out_dat_reg_0_/D i_Top/br2/out_adr_reg_5_/D i_Top/br2/out_adr_reg_4_/D i_Top/br2/out_adr_reg_3_/D i_Top/br2/out_adr_reg_2_/D i_Top/br2/out_adr_reg_1_/D i_Top/br2/out_adr_reg_0_/D i_Top/br2/out_dat_reg_15_/D i_Top/br2/out_dat_reg_14_/D i_Top/br2/out_dat_reg_13_/D i_Top/br2/out_dat_reg_12_/D i_Top/br2/out_dat_reg_11_/D i_Top/br2/out_dat_reg_10_/D i_Top/br2/out_dat_reg_9_/D i_Top/br2/out_dat_reg_8_/D i_Top/br2/out_dat_reg_7_/D i_Top/br2/out_dat_reg_6_/D i_Top/br2/out_dat_reg_5_/D i_Top/br2/out_dat_reg_4_/D i_Top/br2/out_dat_reg_3_/D i_Top/br2/out_dat_reg_2_/D i_Top/br2/out_dat_reg_1_/D i_Top/br2/out_dat_reg_0_/D i_Top/br3/out_adr_reg_5_/D i_Top/br3/out_adr_reg_4_/D i_Top/br3/out_adr_reg_3_/D i_Top/br3/out_adr_reg_2_/D i_Top/br3/out_adr_reg_1_/D i_Top/br3/out_adr_reg_0_/D i_Top/br3/out_dat_reg_15_/D i_Top/br3/out_dat_reg_14_/D i_Top/br3/out_dat_reg_13_/D i_Top/br3/out_dat_reg_12_/D i_Top/br3/out_dat_reg_11_/D i_Top/br3/out_dat_reg_10_/D i_Top/br3/out_dat_reg_9_/D i_Top/br3/out_dat_reg_8_/D i_Top/br3/out_dat_reg_7_/D i_Top/br3/out_dat_reg_6_/D i_Top/br3/out_dat_reg_5_/D i_Top/br3/out_dat_reg_4_/D i_Top/br3/out_dat_reg_3_/D i_Top/br3/out_dat_reg_2_/D i_Top/br3/out_dat_reg_1_/D i_Top/br3/out_dat_reg_0_/D i_Top/br4/out_adr_reg_5_/D i_Top/br4/out_adr_reg_4_/D i_Top/br4/out_adr_reg_3_/D i_Top/br4/out_adr_reg_2_/D i_Top/br4/out_adr_reg_1_/D i_Top/br4/out_adr_reg_0_/D i_Top/br4/out_dat_reg_15_/D i_Top/br4/out_dat_reg_14_/D i_Top/br4/out_dat_reg_13_/D i_Top/br4/out_dat_reg_12_/D i_Top/br4/out_dat_reg_11_/D i_Top/br4/out_dat_reg_10_/D i_Top/br4/out_dat_reg_9_/D i_Top/br4/out_dat_reg_8_/D}]
append_to_collection __coll_8 [get_pins {i_Top/br4/out_dat_reg_7_/D i_Top/br4/out_dat_reg_6_/D i_Top/br4/out_dat_reg_5_/D i_Top/br4/out_dat_reg_4_/D i_Top/br4/out_dat_reg_3_/D i_Top/br4/out_dat_reg_2_/D i_Top/br4/out_dat_reg_1_/D i_Top/br4/out_dat_reg_0_/D i_Top/br5/out_adr_reg_5_/D i_Top/br5/out_adr_reg_4_/D i_Top/br5/out_adr_reg_3_/D i_Top/br5/out_adr_reg_2_/D i_Top/br5/out_adr_reg_1_/D i_Top/br5/out_adr_reg_0_/D i_Top/br5/out_dat_reg_15_/D i_Top/br5/out_dat_reg_14_/D i_Top/br5/out_dat_reg_13_/D i_Top/br5/out_dat_reg_12_/D i_Top/br5/out_dat_reg_11_/D i_Top/br5/out_dat_reg_10_/D i_Top/br5/out_dat_reg_9_/D i_Top/br5/out_dat_reg_8_/D i_Top/br5/out_dat_reg_7_/D i_Top/br5/out_dat_reg_6_/D i_Top/br5/out_dat_reg_5_/D i_Top/br5/out_dat_reg_4_/D i_Top/br5/out_dat_reg_3_/D i_Top/br5/out_dat_reg_2_/D i_Top/br5/out_dat_reg_1_/D i_Top/br5/out_dat_reg_0_/D i_Top/br6/out_adr_reg_5_/D i_Top/br6/out_adr_reg_4_/D i_Top/br6/out_adr_reg_3_/D i_Top/br6/out_adr_reg_2_/D i_Top/br6/out_adr_reg_1_/D i_Top/br6/out_adr_reg_0_/D i_Top/br6/out_dat_reg_15_/D i_Top/br6/out_dat_reg_14_/D i_Top/br6/out_dat_reg_13_/D i_Top/br6/out_dat_reg_12_/D i_Top/br6/out_dat_reg_11_/D i_Top/br6/out_dat_reg_10_/D i_Top/br6/out_dat_reg_9_/D i_Top/br6/out_dat_reg_8_/D i_Top/br6/out_dat_reg_7_/D i_Top/br6/out_dat_reg_6_/D i_Top/br6/out_dat_reg_5_/D i_Top/br6/out_dat_reg_4_/D i_Top/br6/out_dat_reg_3_/D i_Top/br6/out_dat_reg_2_/D i_Top/br6/out_dat_reg_1_/D i_Top/br6/out_dat_reg_0_/D i_Top/br7/out_adr_reg_5_/D i_Top/br7/out_adr_reg_4_/D i_Top/br7/out_adr_reg_3_/D i_Top/br7/out_adr_reg_2_/D i_Top/br7/out_adr_reg_1_/D i_Top/br7/out_adr_reg_0_/D i_Top/br7/out_dat_reg_15_/D i_Top/br7/out_dat_reg_14_/D i_Top/br7/out_dat_reg_13_/D i_Top/br7/out_dat_reg_12_/D i_Top/br7/out_dat_reg_11_/D i_Top/br7/out_dat_reg_10_/D i_Top/br7/out_dat_reg_9_/D i_Top/br7/out_dat_reg_8_/D i_Top/br7/out_dat_reg_7_/D i_Top/br7/out_dat_reg_6_/D i_Top/br7/out_dat_reg_5_/D i_Top/br7/out_dat_reg_4_/D i_Top/br7/out_dat_reg_3_/D i_Top/br7/out_dat_reg_2_/D i_Top/br7/out_dat_reg_1_/D i_Top/br7/out_dat_reg_0_/D i_Top/leaf_rlllll/rx_state_reg_0_/D i_Top/leaf_rlllll/rx_state_reg_1_/D i_Top/leaf_rlllll/tx_state_reg_0_/D i_Top/leaf_rlllll/tx_state_reg_1_/D i_Top/leaf_rllllr/rx_state_reg_0_/D i_Top/leaf_rllllr/rx_state_reg_1_/D i_Top/leaf_rllllr/tx_state_reg_0_/D i_Top/leaf_rllllr/tx_state_reg_1_/D i_Top/leaf_rlllrl/rx_state_reg_0_/D i_Top/leaf_rlllrl/rx_state_reg_1_/D i_Top/leaf_rlllrl/tx_state_reg_0_/D i_Top/leaf_rlllrl/tx_state_reg_1_/D i_Top/leaf_rlllrr/rx_state_reg_0_/D i_Top/leaf_rlllrr/rx_state_reg_1_/D i_Top/leaf_rlllrr/tx_state_reg_0_/D i_Top/leaf_rlllrr/tx_state_reg_1_/D i_Top/leaf_rllrll/rx_state_reg_0_/D i_Top/leaf_rllrll/rx_state_reg_1_/D i_Top/leaf_rllrll/tx_state_reg_0_/D i_Top/leaf_rllrll/tx_state_reg_1_/D i_Top/leaf_rllrlr/rx_state_reg_0_/D i_Top/leaf_rllrlr/rx_state_reg_1_/D i_Top/leaf_rllrlr/tx_state_reg_0_/D i_Top/leaf_rllrlr/tx_state_reg_1_/D i_Top/leaf_rllrrl/rx_state_reg_0_/D i_Top/leaf_rllrrl/rx_state_reg_1_/D i_Top/leaf_rllrrl/tx_state_reg_0_/D i_Top/leaf_rllrrl/tx_state_reg_1_/D i_Top/leaf_rllrrr/rx_state_reg_0_/D i_Top/leaf_rllrrr/rx_state_reg_1_/D i_Top/leaf_rllrrr/tx_state_reg_0_/D i_Top/leaf_rllrrr/tx_state_reg_1_/D i_Top/leaf_rlrlll/rx_state_reg_0_/D i_Top/leaf_rlrlll/rx_state_reg_1_/D i_Top/leaf_rlrlll/tx_state_reg_0_/D i_Top/leaf_rlrlll/tx_state_reg_1_/D i_Top/leaf_rlrllr/rx_state_reg_0_/D i_Top/leaf_rlrllr/rx_state_reg_1_/D i_Top/leaf_rlrllr/tx_state_reg_0_/D i_Top/leaf_rlrllr/tx_state_reg_1_/D i_Top/leaf_rlrlrl/rx_state_reg_0_/D i_Top/leaf_rlrlrl/rx_state_reg_1_/D i_Top/leaf_rlrlrl/tx_state_reg_0_/D i_Top/leaf_rlrlrl/tx_state_reg_1_/D i_Top/leaf_rlrlrr/rx_state_reg_0_/D i_Top/leaf_rlrlrr/rx_state_reg_1_/D i_Top/leaf_rlrlrr/tx_state_reg_0_/D i_Top/leaf_rlrlrr/tx_state_reg_1_/D i_Top/leaf_rlrrll/rx_state_reg_0_/D i_Top/leaf_rlrrll/rx_state_reg_1_/D i_Top/leaf_rlrrll/tx_state_reg_0_/D i_Top/leaf_rlrrll/tx_state_reg_1_/D i_Top/leaf_rlrrlr/rx_state_reg_0_/D i_Top/leaf_rlrrlr/rx_state_reg_1_/D i_Top/leaf_rlrrlr/tx_state_reg_0_/D i_Top/leaf_rlrrlr/tx_state_reg_1_/D i_Top/leaf_rlrrrl/rx_state_reg_0_/D i_Top/leaf_rlrrrl/rx_state_reg_1_/D i_Top/leaf_rlrrrl/tx_state_reg_0_/D i_Top/leaf_rlrrrl/tx_state_reg_1_/D i_Top/leaf_rlrrrr/rx_state_reg_0_/D i_Top/leaf_rlrrrr/rx_state_reg_1_/D i_Top/leaf_rlrrrr/tx_state_reg_0_/D i_Top/leaf_rlrrrr/tx_state_reg_1_/D i_Top/leaf_rrllll/rx_state_reg_0_/D i_Top/leaf_rrllll/rx_state_reg_1_/D i_Top/leaf_rrllll/tx_state_reg_0_/D i_Top/leaf_rrllll/tx_state_reg_1_/D i_Top/leaf_rrlllr/rx_state_reg_0_/D i_Top/leaf_rrlllr/rx_state_reg_1_/D i_Top/leaf_rrlllr/tx_state_reg_0_/D i_Top/leaf_rrlllr/tx_state_reg_1_/D i_Top/leaf_rrllrl/rx_state_reg_0_/D i_Top/leaf_rrllrl/rx_state_reg_1_/D i_Top/leaf_rrllrl/tx_state_reg_0_/D i_Top/leaf_rrllrl/tx_state_reg_1_/D i_Top/leaf_rrllrr/rx_state_reg_0_/D i_Top/leaf_rrllrr/rx_state_reg_1_/D i_Top/leaf_rrllrr/tx_state_reg_0_/D i_Top/leaf_rrllrr/tx_state_reg_1_/D i_Top/leaf_rrlrll/rx_state_reg_0_/D i_Top/leaf_rrlrll/rx_state_reg_1_/D i_Top/leaf_rrlrll/tx_state_reg_0_/D i_Top/leaf_rrlrll/tx_state_reg_1_/D i_Top/leaf_rrlrlr/rx_state_reg_0_/D i_Top/leaf_rrlrlr/rx_state_reg_1_/D i_Top/leaf_rrlrlr/tx_state_reg_0_/D i_Top/leaf_rrlrlr/tx_state_reg_1_/D i_Top/leaf_rrlrrl/rx_state_reg_0_/D i_Top/leaf_rrlrrl/rx_state_reg_1_/D i_Top/leaf_rrlrrl/tx_state_reg_0_/D i_Top/leaf_rrlrrl/tx_state_reg_1_/D i_Top/leaf_rrlrrr/rx_state_reg_0_/D i_Top/leaf_rrlrrr/rx_state_reg_1_/D i_Top/leaf_rrlrrr/tx_state_reg_0_/D i_Top/leaf_rrlrrr/tx_state_reg_1_/D i_Top/leaf_rrrlll/rx_state_reg_0_/D i_Top/leaf_rrrlll/rx_state_reg_1_/D i_Top/leaf_rrrlll/tx_state_reg_0_/D i_Top/leaf_rrrlll/tx_state_reg_1_/D i_Top/leaf_rrrllr/rx_state_reg_0_/D i_Top/leaf_rrrllr/rx_state_reg_1_/D i_Top/leaf_rrrllr/tx_state_reg_0_/D i_Top/leaf_rrrllr/tx_state_reg_1_/D i_Top/leaf_rrrlrl/rx_state_reg_0_/D i_Top/leaf_rrrlrl/rx_state_reg_1_/D i_Top/leaf_rrrlrl/tx_state_reg_0_/D i_Top/leaf_rrrlrl/tx_state_reg_1_/D i_Top/leaf_rrrlrr/rx_state_reg_0_/D i_Top/leaf_rrrlrr/rx_state_reg_1_/D i_Top/leaf_rrrlrr/tx_state_reg_0_/D i_Top/leaf_rrrlrr/tx_state_reg_1_/D i_Top/leaf_rrrrll/rx_state_reg_0_/D i_Top/leaf_rrrrll/rx_state_reg_1_/D i_Top/leaf_rrrrll/tx_state_reg_0_/D i_Top/leaf_rrrrll/tx_state_reg_1_/D i_Top/leaf_rrrrlr/rx_state_reg_0_/D i_Top/leaf_rrrrlr/rx_state_reg_1_/D i_Top/leaf_rrrrlr/tx_state_reg_0_/D i_Top/leaf_rrrrlr/tx_state_reg_1_/D i_Top/leaf_rrrrrl/rx_state_reg_0_/D i_Top/leaf_rrrrrl/rx_state_reg_1_/D i_Top/leaf_rrrrrl/tx_state_reg_0_/D i_Top/leaf_rrrrrl/tx_state_reg_1_/D i_Top/leaf_rrrrrr/rx_state_reg_0_/D i_Top/leaf_rrrrrr/rx_state_reg_1_/D i_Top/leaf_rrrrrr/tx_state_reg_0_/D i_Top/leaf_rrrrrr/tx_state_reg_1_/D}]
group_path -name Reg2Reg -from $__coll_7   -to $__coll_8  
set __coll_9 [get_pins {i_Top/i_WB_INTF/clk_gate_noc_rx_bits_reg/latch/CLK i_Top/i_WB_INTF/wbs_ack_o_reg/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_7_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_6_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_5_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_4_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_3_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_2_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_1_/CLK i_Top/i_WB_INTF/noc_rx_bits_reg_0_/CLK i_Top/i_WB_INTF/noc_rx_toggle_reg/CLK i_Top/i_WB_INTF/repeat_adr_reg_0_/CLK i_Top/i_WB_INTF/repeat_adr_reg_1_/CLK i_Top/i_WB_INTF/repeat_adr_reg_3_/CLK i_Top/i_WB_INTF/repeat_adr_reg_4_/CLK i_Top/i_WB_INTF/repeat_adr_reg_5_/CLK i_Top/i_WB_INTF/repeat_adr_reg_6_/CLK i_Top/i_WB_INTF/repeat_adr_reg_7_/CLK i_Top/i_WB_INTF/repeat_adr_reg_8_/CLK i_Top/i_WB_INTF/repeat_adr_reg_9_/CLK i_Top/i_WB_INTF/repeat_adr_reg_10_/CLK i_Top/i_WB_INTF/repeat_adr_reg_11_/CLK i_Top/i_WB_INTF/repeat_adr_reg_12_/CLK i_Top/i_WB_INTF/repeat_adr_reg_13_/CLK i_Top/i_WB_INTF/repeat_adr_reg_14_/CLK i_Top/i_WB_INTF/repeat_adr_reg_16_/CLK i_Top/i_WB_INTF/repeat_adr_reg_17_/CLK i_Top/i_WB_INTF/repeat_adr_reg_18_/CLK i_Top/i_WB_INTF/repeat_adr_reg_19_/CLK i_Top/i_WB_INTF/repeat_adr_reg_20_/CLK i_Top/i_WB_INTF/repeat_adr_reg_21_/CLK i_Top/i_WB_INTF/repeat_adr_reg_22_/CLK i_Top/i_WB_INTF/repeat_adr_reg_23_/CLK i_Top/i_WB_INTF/repeat_adr_reg_24_/CLK i_Top/i_WB_INTF/repeat_adr_reg_25_/CLK i_Top/i_WB_INTF/repeat_adr_reg_26_/CLK i_Top/i_WB_INTF/repeat_adr_reg_27_/CLK i_Top/i_WB_INTF/repeat_adr_reg_28_/CLK i_Top/i_WB_INTF/repeat_adr_reg_29_/CLK i_Top/i_WB_INTF/repeat_adr_reg_30_/CLK i_Top/i_WB_INTF/repeat_adr_reg_31_/CLK i_Top/i_WB_INTF/repeat_adr_reg_2_/CLK i_Top/i_WB_INTF/repeat_adr_reg_15_/CLK i_Top/i_WB_INTF/noc_rx_reg_0_/CLK i_Top/i_WB_INTF/repeat_dat_reg_0_/CLK i_Top/i_WB_INTF/noc_rx_reg_1_/CLK i_Top/i_WB_INTF/repeat_dat_reg_1_/CLK i_Top/i_WB_INTF/noc_rx_reg_2_/CLK i_Top/i_WB_INTF/repeat_dat_reg_2_/CLK i_Top/i_WB_INTF/noc_rx_reg_3_/CLK i_Top/i_WB_INTF/repeat_dat_reg_3_/CLK i_Top/i_WB_INTF/noc_rx_reg_4_/CLK i_Top/i_WB_INTF/repeat_dat_reg_4_/CLK i_Top/i_WB_INTF/noc_rx_reg_5_/CLK i_Top/i_WB_INTF/repeat_dat_reg_5_/CLK i_Top/i_WB_INTF/noc_rx_reg_6_/CLK i_Top/i_WB_INTF/repeat_dat_reg_6_/CLK i_Top/i_WB_INTF/noc_rx_reg_7_/CLK i_Top/i_WB_INTF/repeat_dat_reg_7_/CLK i_Top/i_WB_INTF/noc_rx_reg_8_/CLK i_Top/i_WB_INTF/repeat_dat_reg_8_/CLK i_Top/i_WB_INTF/noc_rx_reg_9_/CLK i_Top/i_WB_INTF/repeat_dat_reg_9_/CLK i_Top/i_WB_INTF/noc_rx_reg_10_/CLK i_Top/i_WB_INTF/repeat_dat_reg_10_/CLK i_Top/i_WB_INTF/noc_rx_reg_11_/CLK i_Top/i_WB_INTF/repeat_dat_reg_11_/CLK i_Top/i_WB_INTF/noc_rx_reg_12_/CLK i_Top/i_WB_INTF/repeat_dat_reg_12_/CLK i_Top/i_WB_INTF/noc_rx_reg_13_/CLK i_Top/i_WB_INTF/repeat_dat_reg_13_/CLK i_Top/i_WB_INTF/noc_rx_reg_14_/CLK i_Top/i_WB_INTF/repeat_dat_reg_14_/CLK i_Top/i_WB_INTF/noc_rx_reg_15_/CLK i_Top/i_WB_INTF/repeat_dat_reg_15_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_15_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_14_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_13_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_12_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_11_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_10_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_9_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_8_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_7_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_6_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_5_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_4_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_3_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_2_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_1_/CLK i_Top/i_WB_INTF/wbs_dat_o_reg_0_/CLK i_Top/i_RX_INTF/clk_gate_state_reg/latch/CLK i_Top/i_RX_INTF/bits_left_reg_0_/CLK i_Top/i_RX_INTF/state_reg_1_/CLK i_Top/i_RX_INTF/state_reg_0_/CLK i_Top/i_RX_INTF/state_reg_2_/CLK i_Top/i_RX_INTF/toggle_last_reg/CLK i_Top/i_RX_INTF/rx_sr_reg_0_/CLK i_Top/i_RX_INTF/rx_sr_reg_1_/CLK i_Top/i_RX_INTF/rx_sr_reg_2_/CLK i_Top/i_RX_INTF/rx_sr_reg_3_/CLK i_Top/i_RX_INTF/rx_sr_reg_4_/CLK i_Top/i_RX_INTF/rx_sr_reg_5_/CLK i_Top/i_RX_INTF/rx_sr_reg_6_/CLK i_Top/i_RX_INTF/rx_sr_reg_7_/CLK i_Top/i_RX_INTF/rx_sr_reg_8_/CLK i_Top/i_RX_INTF/rx_sr_reg_9_/CLK i_Top/i_RX_INTF/rx_sr_reg_10_/CLK i_Top/i_RX_INTF/rx_sr_reg_11_/CLK i_Top/i_RX_INTF/rx_sr_reg_12_/CLK i_Top/i_RX_INTF/rx_sr_reg_13_/CLK i_Top/i_RX_INTF/rx_sr_reg_14_/CLK i_Top/i_RX_INTF/rx_sr_reg_15_/CLK i_Top/i_RX_INTF/bits_left_reg_7_/CLK i_Top/i_RX_INTF/bits_left_reg_6_/CLK i_Top/i_RX_INTF/bits_left_reg_5_/CLK i_Top/i_RX_INTF/bits_left_reg_4_/CLK i_Top/i_RX_INTF/bits_left_reg_3_/CLK i_Top/i_RX_INTF/bits_left_reg_2_/CLK i_Top/i_RX_INTF/bits_left_reg_1_/CLK i_Top/i_TX_INTF/tx_reg_15_/CLK i_Top/i_TX_INTF/tx_reg_14_/CLK i_Top/i_TX_INTF/tx_reg_13_/CLK i_Top/i_TX_INTF/tx_reg_12_/CLK i_Top/i_TX_INTF/tx_reg_11_/CLK i_Top/i_TX_INTF/tx_reg_10_/CLK i_Top/i_TX_INTF/tx_reg_9_/CLK i_Top/i_TX_INTF/tx_reg_8_/CLK i_Top/i_TX_INTF/tx_reg_7_/CLK i_Top/i_TX_INTF/tx_reg_6_/CLK i_Top/i_TX_INTF/tx_reg_5_/CLK i_Top/i_TX_INTF/tx_reg_4_/CLK i_Top/i_TX_INTF/tx_reg_3_/CLK i_Top/i_TX_INTF/tx_reg_2_/CLK i_Top/i_TX_INTF/tx_reg_1_/CLK i_Top/i_TX_INTF/tx_reg_0_/CLK i_Top/i_TX_INTF/state_reg_0_/CLK i_Top/i_TX_INTF/state_reg_1_/CLK i_Top/br0/out_adr_reg_6_/CLK i_Top/br0/out_adr_reg_5_/CLK i_Top/br0/out_adr_reg_4_/CLK i_Top/br0/out_adr_reg_3_/CLK i_Top/br0/out_adr_reg_2_/CLK i_Top/br0/out_adr_reg_1_/CLK i_Top/br0/out_adr_reg_0_/CLK i_Top/br0/out_dat_reg_15_/CLK i_Top/br0/out_dat_reg_14_/CLK i_Top/br0/out_dat_reg_13_/CLK i_Top/br0/out_dat_reg_12_/CLK i_Top/br0/out_dat_reg_11_/CLK i_Top/br0/out_dat_reg_10_/CLK i_Top/br0/out_dat_reg_9_/CLK i_Top/br0/out_dat_reg_8_/CLK i_Top/br0/out_dat_reg_7_/CLK i_Top/br0/out_dat_reg_6_/CLK i_Top/br0/out_dat_reg_5_/CLK i_Top/br0/out_dat_reg_4_/CLK i_Top/br0/out_dat_reg_3_/CLK i_Top/br0/out_dat_reg_2_/CLK i_Top/br0/out_dat_reg_1_/CLK i_Top/br0/out_dat_reg_0_/CLK i_Top/br1/out_adr_reg_5_/CLK i_Top/br1/out_adr_reg_4_/CLK i_Top/br1/out_adr_reg_3_/CLK i_Top/br1/out_adr_reg_2_/CLK i_Top/br1/out_adr_reg_1_/CLK i_Top/br1/out_adr_reg_0_/CLK i_Top/br1/out_dat_reg_15_/CLK i_Top/br1/out_dat_reg_14_/CLK i_Top/br1/out_dat_reg_13_/CLK i_Top/br1/out_dat_reg_12_/CLK i_Top/br1/out_dat_reg_11_/CLK i_Top/br1/out_dat_reg_10_/CLK i_Top/br1/out_dat_reg_9_/CLK i_Top/br1/out_dat_reg_8_/CLK i_Top/br1/out_dat_reg_7_/CLK i_Top/br1/out_dat_reg_6_/CLK i_Top/br1/out_dat_reg_5_/CLK i_Top/br1/out_dat_reg_4_/CLK i_Top/br1/out_dat_reg_3_/CLK i_Top/br1/out_dat_reg_2_/CLK i_Top/br1/out_dat_reg_1_/CLK i_Top/br1/out_dat_reg_0_/CLK i_Top/br2/out_adr_reg_5_/CLK i_Top/br2/out_adr_reg_4_/CLK i_Top/br2/out_adr_reg_3_/CLK i_Top/br2/out_adr_reg_2_/CLK i_Top/br2/out_adr_reg_1_/CLK i_Top/br2/out_adr_reg_0_/CLK i_Top/br2/out_dat_reg_15_/CLK i_Top/br2/out_dat_reg_14_/CLK i_Top/br2/out_dat_reg_13_/CLK i_Top/br2/out_dat_reg_12_/CLK i_Top/br2/out_dat_reg_11_/CLK i_Top/br2/out_dat_reg_10_/CLK i_Top/br2/out_dat_reg_9_/CLK i_Top/br2/out_dat_reg_8_/CLK i_Top/br2/out_dat_reg_7_/CLK i_Top/br2/out_dat_reg_6_/CLK i_Top/br2/out_dat_reg_5_/CLK i_Top/br2/out_dat_reg_4_/CLK i_Top/br2/out_dat_reg_3_/CLK i_Top/br2/out_dat_reg_2_/CLK i_Top/br2/out_dat_reg_1_/CLK i_Top/br2/out_dat_reg_0_/CLK i_Top/br3/out_adr_reg_5_/CLK i_Top/br3/out_adr_reg_4_/CLK i_Top/br3/out_adr_reg_3_/CLK i_Top/br3/out_adr_reg_2_/CLK i_Top/br3/out_adr_reg_1_/CLK i_Top/br3/out_adr_reg_0_/CLK i_Top/br3/out_dat_reg_15_/CLK i_Top/br3/out_dat_reg_14_/CLK i_Top/br3/out_dat_reg_13_/CLK i_Top/br3/out_dat_reg_12_/CLK i_Top/br3/out_dat_reg_11_/CLK i_Top/br3/out_dat_reg_10_/CLK i_Top/br3/out_dat_reg_9_/CLK i_Top/br3/out_dat_reg_8_/CLK i_Top/br3/out_dat_reg_7_/CLK i_Top/br3/out_dat_reg_6_/CLK i_Top/br3/out_dat_reg_5_/CLK i_Top/br3/out_dat_reg_4_/CLK i_Top/br3/out_dat_reg_3_/CLK}]
append_to_collection __coll_9 [get_pins {i_Top/br3/out_dat_reg_2_/CLK i_Top/br3/out_dat_reg_1_/CLK i_Top/br3/out_dat_reg_0_/CLK i_Top/br4/out_adr_reg_5_/CLK i_Top/br4/out_adr_reg_4_/CLK i_Top/br4/out_adr_reg_3_/CLK i_Top/br4/out_adr_reg_2_/CLK i_Top/br4/out_adr_reg_1_/CLK i_Top/br4/out_adr_reg_0_/CLK i_Top/br4/out_dat_reg_15_/CLK i_Top/br4/out_dat_reg_14_/CLK i_Top/br4/out_dat_reg_13_/CLK i_Top/br4/out_dat_reg_12_/CLK i_Top/br4/out_dat_reg_11_/CLK i_Top/br4/out_dat_reg_10_/CLK i_Top/br4/out_dat_reg_9_/CLK i_Top/br4/out_dat_reg_8_/CLK i_Top/br4/out_dat_reg_7_/CLK i_Top/br4/out_dat_reg_6_/CLK i_Top/br4/out_dat_reg_5_/CLK i_Top/br4/out_dat_reg_4_/CLK i_Top/br4/out_dat_reg_3_/CLK i_Top/br4/out_dat_reg_2_/CLK i_Top/br4/out_dat_reg_1_/CLK i_Top/br4/out_dat_reg_0_/CLK i_Top/br5/out_adr_reg_5_/CLK i_Top/br5/out_adr_reg_4_/CLK i_Top/br5/out_adr_reg_3_/CLK i_Top/br5/out_adr_reg_2_/CLK i_Top/br5/out_adr_reg_1_/CLK i_Top/br5/out_adr_reg_0_/CLK i_Top/br5/out_dat_reg_15_/CLK i_Top/br5/out_dat_reg_14_/CLK i_Top/br5/out_dat_reg_13_/CLK i_Top/br5/out_dat_reg_12_/CLK i_Top/br5/out_dat_reg_11_/CLK i_Top/br5/out_dat_reg_10_/CLK i_Top/br5/out_dat_reg_9_/CLK i_Top/br5/out_dat_reg_8_/CLK i_Top/br5/out_dat_reg_7_/CLK i_Top/br5/out_dat_reg_6_/CLK i_Top/br5/out_dat_reg_5_/CLK i_Top/br5/out_dat_reg_4_/CLK i_Top/br5/out_dat_reg_3_/CLK i_Top/br5/out_dat_reg_2_/CLK i_Top/br5/out_dat_reg_1_/CLK i_Top/br5/out_dat_reg_0_/CLK i_Top/br6/out_adr_reg_5_/CLK i_Top/br6/out_adr_reg_4_/CLK i_Top/br6/out_adr_reg_3_/CLK i_Top/br6/out_adr_reg_2_/CLK i_Top/br6/out_adr_reg_1_/CLK i_Top/br6/out_adr_reg_0_/CLK i_Top/br6/out_dat_reg_15_/CLK i_Top/br6/out_dat_reg_14_/CLK i_Top/br6/out_dat_reg_13_/CLK i_Top/br6/out_dat_reg_12_/CLK i_Top/br6/out_dat_reg_11_/CLK i_Top/br6/out_dat_reg_10_/CLK i_Top/br6/out_dat_reg_9_/CLK i_Top/br6/out_dat_reg_8_/CLK i_Top/br6/out_dat_reg_7_/CLK i_Top/br6/out_dat_reg_6_/CLK i_Top/br6/out_dat_reg_5_/CLK i_Top/br6/out_dat_reg_4_/CLK i_Top/br6/out_dat_reg_3_/CLK i_Top/br6/out_dat_reg_2_/CLK i_Top/br6/out_dat_reg_1_/CLK i_Top/br6/out_dat_reg_0_/CLK i_Top/br7/out_adr_reg_5_/CLK i_Top/br7/out_adr_reg_4_/CLK i_Top/br7/out_adr_reg_3_/CLK i_Top/br7/out_adr_reg_2_/CLK i_Top/br7/out_adr_reg_1_/CLK i_Top/br7/out_adr_reg_0_/CLK i_Top/br7/out_dat_reg_15_/CLK i_Top/br7/out_dat_reg_14_/CLK i_Top/br7/out_dat_reg_13_/CLK i_Top/br7/out_dat_reg_12_/CLK i_Top/br7/out_dat_reg_11_/CLK i_Top/br7/out_dat_reg_10_/CLK i_Top/br7/out_dat_reg_9_/CLK i_Top/br7/out_dat_reg_8_/CLK i_Top/br7/out_dat_reg_7_/CLK i_Top/br7/out_dat_reg_6_/CLK i_Top/br7/out_dat_reg_5_/CLK i_Top/br7/out_dat_reg_4_/CLK i_Top/br7/out_dat_reg_3_/CLK i_Top/br7/out_dat_reg_2_/CLK i_Top/br7/out_dat_reg_1_/CLK i_Top/br7/out_dat_reg_0_/CLK i_Top/leaf_rlllll/rx_state_reg_0_/CLK i_Top/leaf_rlllll/rx_state_reg_1_/CLK i_Top/leaf_rlllll/tx_state_reg_0_/CLK i_Top/leaf_rlllll/tx_state_reg_1_/CLK i_Top/leaf_rllllr/rx_state_reg_0_/CLK i_Top/leaf_rllllr/rx_state_reg_1_/CLK i_Top/leaf_rllllr/tx_state_reg_0_/CLK i_Top/leaf_rllllr/tx_state_reg_1_/CLK i_Top/leaf_rlllrl/rx_state_reg_0_/CLK i_Top/leaf_rlllrl/rx_state_reg_1_/CLK i_Top/leaf_rlllrl/tx_state_reg_0_/CLK i_Top/leaf_rlllrl/tx_state_reg_1_/CLK i_Top/leaf_rlllrr/rx_state_reg_0_/CLK i_Top/leaf_rlllrr/rx_state_reg_1_/CLK i_Top/leaf_rlllrr/tx_state_reg_0_/CLK i_Top/leaf_rlllrr/tx_state_reg_1_/CLK i_Top/leaf_rllrll/rx_state_reg_0_/CLK i_Top/leaf_rllrll/rx_state_reg_1_/CLK i_Top/leaf_rllrll/tx_state_reg_0_/CLK i_Top/leaf_rllrll/tx_state_reg_1_/CLK i_Top/leaf_rllrlr/rx_state_reg_0_/CLK i_Top/leaf_rllrlr/rx_state_reg_1_/CLK i_Top/leaf_rllrlr/tx_state_reg_0_/CLK i_Top/leaf_rllrlr/tx_state_reg_1_/CLK i_Top/leaf_rllrrl/rx_state_reg_0_/CLK i_Top/leaf_rllrrl/rx_state_reg_1_/CLK i_Top/leaf_rllrrl/tx_state_reg_0_/CLK i_Top/leaf_rllrrl/tx_state_reg_1_/CLK i_Top/leaf_rllrrr/rx_state_reg_0_/CLK i_Top/leaf_rllrrr/rx_state_reg_1_/CLK i_Top/leaf_rllrrr/tx_state_reg_0_/CLK i_Top/leaf_rllrrr/tx_state_reg_1_/CLK i_Top/leaf_rlrlll/rx_state_reg_0_/CLK i_Top/leaf_rlrlll/rx_state_reg_1_/CLK i_Top/leaf_rlrlll/tx_state_reg_0_/CLK i_Top/leaf_rlrlll/tx_state_reg_1_/CLK i_Top/leaf_rlrllr/rx_state_reg_0_/CLK i_Top/leaf_rlrllr/rx_state_reg_1_/CLK i_Top/leaf_rlrllr/tx_state_reg_0_/CLK i_Top/leaf_rlrllr/tx_state_reg_1_/CLK i_Top/leaf_rlrlrl/rx_state_reg_0_/CLK i_Top/leaf_rlrlrl/rx_state_reg_1_/CLK i_Top/leaf_rlrlrl/tx_state_reg_0_/CLK i_Top/leaf_rlrlrl/tx_state_reg_1_/CLK i_Top/leaf_rlrlrr/rx_state_reg_0_/CLK i_Top/leaf_rlrlrr/rx_state_reg_1_/CLK i_Top/leaf_rlrlrr/tx_state_reg_0_/CLK i_Top/leaf_rlrlrr/tx_state_reg_1_/CLK i_Top/leaf_rlrrll/rx_state_reg_0_/CLK i_Top/leaf_rlrrll/rx_state_reg_1_/CLK i_Top/leaf_rlrrll/tx_state_reg_0_/CLK i_Top/leaf_rlrrll/tx_state_reg_1_/CLK i_Top/leaf_rlrrlr/rx_state_reg_0_/CLK i_Top/leaf_rlrrlr/rx_state_reg_1_/CLK i_Top/leaf_rlrrlr/tx_state_reg_0_/CLK i_Top/leaf_rlrrlr/tx_state_reg_1_/CLK i_Top/leaf_rlrrrl/rx_state_reg_0_/CLK i_Top/leaf_rlrrrl/rx_state_reg_1_/CLK i_Top/leaf_rlrrrl/tx_state_reg_0_/CLK i_Top/leaf_rlrrrl/tx_state_reg_1_/CLK i_Top/leaf_rlrrrr/rx_state_reg_0_/CLK i_Top/leaf_rlrrrr/rx_state_reg_1_/CLK i_Top/leaf_rlrrrr/tx_state_reg_0_/CLK i_Top/leaf_rlrrrr/tx_state_reg_1_/CLK i_Top/leaf_rrllll/rx_state_reg_0_/CLK i_Top/leaf_rrllll/rx_state_reg_1_/CLK i_Top/leaf_rrllll/tx_state_reg_0_/CLK i_Top/leaf_rrllll/tx_state_reg_1_/CLK i_Top/leaf_rrlllr/rx_state_reg_0_/CLK i_Top/leaf_rrlllr/rx_state_reg_1_/CLK i_Top/leaf_rrlllr/tx_state_reg_0_/CLK i_Top/leaf_rrlllr/tx_state_reg_1_/CLK i_Top/leaf_rrllrl/rx_state_reg_0_/CLK i_Top/leaf_rrllrl/rx_state_reg_1_/CLK i_Top/leaf_rrllrl/tx_state_reg_0_/CLK i_Top/leaf_rrllrl/tx_state_reg_1_/CLK i_Top/leaf_rrllrr/rx_state_reg_0_/CLK i_Top/leaf_rrllrr/rx_state_reg_1_/CLK i_Top/leaf_rrllrr/tx_state_reg_0_/CLK i_Top/leaf_rrllrr/tx_state_reg_1_/CLK i_Top/leaf_rrlrll/rx_state_reg_0_/CLK i_Top/leaf_rrlrll/rx_state_reg_1_/CLK i_Top/leaf_rrlrll/tx_state_reg_0_/CLK i_Top/leaf_rrlrll/tx_state_reg_1_/CLK i_Top/leaf_rrlrlr/rx_state_reg_0_/CLK i_Top/leaf_rrlrlr/rx_state_reg_1_/CLK i_Top/leaf_rrlrlr/tx_state_reg_0_/CLK i_Top/leaf_rrlrlr/tx_state_reg_1_/CLK i_Top/leaf_rrlrrl/rx_state_reg_0_/CLK i_Top/leaf_rrlrrl/rx_state_reg_1_/CLK i_Top/leaf_rrlrrl/tx_state_reg_0_/CLK i_Top/leaf_rrlrrl/tx_state_reg_1_/CLK i_Top/leaf_rrlrrr/rx_state_reg_0_/CLK i_Top/leaf_rrlrrr/rx_state_reg_1_/CLK i_Top/leaf_rrlrrr/tx_state_reg_0_/CLK i_Top/leaf_rrlrrr/tx_state_reg_1_/CLK i_Top/leaf_rrrlll/rx_state_reg_0_/CLK i_Top/leaf_rrrlll/rx_state_reg_1_/CLK i_Top/leaf_rrrlll/tx_state_reg_0_/CLK i_Top/leaf_rrrlll/tx_state_reg_1_/CLK i_Top/leaf_rrrllr/rx_state_reg_0_/CLK i_Top/leaf_rrrllr/rx_state_reg_1_/CLK i_Top/leaf_rrrllr/tx_state_reg_0_/CLK i_Top/leaf_rrrllr/tx_state_reg_1_/CLK i_Top/leaf_rrrlrl/rx_state_reg_0_/CLK i_Top/leaf_rrrlrl/rx_state_reg_1_/CLK i_Top/leaf_rrrlrl/tx_state_reg_0_/CLK i_Top/leaf_rrrlrl/tx_state_reg_1_/CLK i_Top/leaf_rrrlrr/rx_state_reg_0_/CLK i_Top/leaf_rrrlrr/rx_state_reg_1_/CLK i_Top/leaf_rrrlrr/tx_state_reg_0_/CLK i_Top/leaf_rrrlrr/tx_state_reg_1_/CLK i_Top/leaf_rrrrll/rx_state_reg_0_/CLK i_Top/leaf_rrrrll/rx_state_reg_1_/CLK i_Top/leaf_rrrrll/tx_state_reg_0_/CLK i_Top/leaf_rrrrll/tx_state_reg_1_/CLK i_Top/leaf_rrrrlr/rx_state_reg_0_/CLK i_Top/leaf_rrrrlr/rx_state_reg_1_/CLK i_Top/leaf_rrrrlr/tx_state_reg_0_/CLK i_Top/leaf_rrrrlr/tx_state_reg_1_/CLK i_Top/leaf_rrrrrl/rx_state_reg_0_/CLK i_Top/leaf_rrrrrl/rx_state_reg_1_/CLK i_Top/leaf_rrrrrl/tx_state_reg_0_/CLK i_Top/leaf_rrrrrl/tx_state_reg_1_/CLK i_Top/leaf_rrrrrr/rx_state_reg_0_/CLK i_Top/leaf_rrrrrr/rx_state_reg_1_/CLK i_Top/leaf_rrrrrr/tx_state_reg_0_/CLK i_Top/leaf_rrrrrr/tx_state_reg_1_/CLK}]
append_to_collection __coll_9 [get_pins {i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone/CLK i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone_2/CLK i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone/CLK i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_3/CLK i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_4/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_22/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_23/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_24/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_25/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_26/CLK i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_27/CLK}]
group_path -name Reg2ClkGate -from $__coll_9   -to [get_pins {i_Top/i_WB_INTF/clk_gate_noc_rx_bits_reg/latch/GATE i_Top/i_WB_INTF/clk_gate_noc_rx_bits_reg/latch/SCE i_Top/i_WB_INTF/clk_gate_noc_rx_bits_reg/latch/M0 i_Top/i_RX_INTF/clk_gate_state_reg/latch/GATE i_Top/i_RX_INTF/clk_gate_state_reg/latch/SCE i_Top/i_RX_INTF/clk_gate_state_reg/latch/M0 i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone/GATE i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone/SCE i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone_2/GATE i_Top/i_TX_INTF/clk_gate_tx_reg/latch_clone_2/SCE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone/GATE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone/SCE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_3/GATE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_3/SCE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_4/GATE i_Top/i_RX_INTF/clk_gate_rx_sr_reg/latch_clone_4/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_22/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_22/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_23/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_23/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_24/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_24/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_25/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_25/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_26/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_26/SCE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_27/GATE i_Top/i_WB_INTF/clk_gate_wbs_dat_o_reg/latch_clone_27/SCE}] 
set __coll_11 [get_pins {i_Top/r/tx_pa i_Top/r/tx_c1d[31] i_Top/r/tx_c1d[30] i_Top/r/tx_c1d[29] i_Top/r/tx_c1d[28] i_Top/r/tx_c1d[27] i_Top/r/tx_c1d[26] i_Top/r/tx_c1d[25] i_Top/r/tx_c1d[24] i_Top/r/tx_c1d[23] i_Top/r/tx_c1d[22] i_Top/r/tx_c1d[21] i_Top/r/tx_c1d[20] i_Top/r/tx_c1d[19] i_Top/r/tx_c1d[18] i_Top/r/tx_c1d[17] i_Top/r/tx_c1d[16] i_Top/r/tx_c1d[15] i_Top/r/tx_c1d[14] i_Top/r/tx_c1d[13] i_Top/r/tx_c1d[12] i_Top/r/tx_c1d[11] i_Top/r/tx_c1d[10] i_Top/r/tx_c1d[9] i_Top/r/tx_c1d[8] i_Top/r/tx_c1d[7] i_Top/r/tx_c1d[6] i_Top/r/tx_c1d[5] i_Top/r/tx_c1d[4] i_Top/r/tx_c1d[3] i_Top/r/tx_c1d[2] i_Top/r/tx_c1d[1] i_Top/r/tx_c1d[0] i_Top/r/tx_c0d[31] i_Top/r/tx_c0d[30] i_Top/r/tx_c0d[29] i_Top/r/tx_c0d[28] i_Top/r/tx_c0d[27] i_Top/r/tx_c0d[26] i_Top/r/tx_c0d[25] i_Top/r/tx_c0d[24] i_Top/r/tx_c0d[23] i_Top/r/tx_c0d[22] i_Top/r/tx_c0d[21] i_Top/r/tx_c0d[20] i_Top/r/tx_c0d[19] i_Top/r/tx_c0d[18] i_Top/r/tx_c0d[17] i_Top/r/tx_c0d[16] i_Top/r/tx_c0d[15] i_Top/r/tx_c0d[14] i_Top/r/tx_c0d[13] i_Top/r/tx_c0d[12] i_Top/r/tx_c0d[11] i_Top/r/tx_c0d[10] i_Top/r/tx_c0d[9] i_Top/r/tx_c0d[8] i_Top/r/tx_c0d[7] i_Top/r/tx_c0d[6] i_Top/r/tx_c0d[5] i_Top/r/tx_c0d[4] i_Top/r/tx_c0d[3] i_Top/r/tx_c0d[2] i_Top/r/tx_c0d[1] i_Top/r/tx_c0d[0] i_Top/r/slv_addr[10] i_Top/r/slv_addr[9] i_Top/r/slv_addr[8] i_Top/r/slv_addr[7] i_Top/r/slv_addr[6] i_Top/r/slv_addr[5] i_Top/r/slv_addr[4] i_Top/r/slv_addr[3] i_Top/r/slv_addr[2] i_Top/r/slv_addr[1] i_Top/r/slv_addr[0] i_Top/r/rx_pr i_Top/r/rx_pd[1] i_Top/r/rx_pd[0] i_Top/r/rx_c1a i_Top/r/rx_c0a i_Top/r/rst i_Top/r/clk i_Top/r/cfg_dat[15] i_Top/r/cfg_dat[14] i_Top/r/cfg_dat[13] i_Top/r/cfg_dat[12] i_Top/r/cfg_dat[11] i_Top/r/cfg_dat[10] i_Top/r/cfg_dat[9] i_Top/r/cfg_dat[8] i_Top/r/cfg_dat[7] i_Top/r/cfg_dat[6] i_Top/r/cfg_dat[5] i_Top/r/cfg_dat[4] i_Top/r/cfg_dat[3] i_Top/r/cfg_dat[2] i_Top/r/cfg_dat[1] i_Top/r/cfg_dat[0] i_Top/r/cfg_adr[10] i_Top/r/cfg_adr[9] i_Top/r/cfg_adr[8] i_Top/r/cfg_adr[7] i_Top/r/cfg_adr[6] i_Top/r/cfg_adr[5] i_Top/r/cfg_adr[4] i_Top/r/cfg_adr[3] i_Top/r/cfg_adr[2] i_Top/r/cfg_adr[1] i_Top/r/cfg_adr[0] i_Top/rl/tx_pa i_Top/rl/tx_c1d[31] i_Top/rl/tx_c1d[30] i_Top/rl/tx_c1d[29] i_Top/rl/tx_c1d[28] i_Top/rl/tx_c1d[27] i_Top/rl/tx_c1d[26] i_Top/rl/tx_c1d[25] i_Top/rl/tx_c1d[24] i_Top/rl/tx_c1d[23] i_Top/rl/tx_c1d[22] i_Top/rl/tx_c1d[21] i_Top/rl/tx_c1d[20] i_Top/rl/tx_c1d[19] i_Top/rl/tx_c1d[18] i_Top/rl/tx_c1d[17] i_Top/rl/tx_c1d[16] i_Top/rl/tx_c1d[15] i_Top/rl/tx_c1d[14] i_Top/rl/tx_c1d[13] i_Top/rl/tx_c1d[12] i_Top/rl/tx_c1d[11] i_Top/rl/tx_c1d[10] i_Top/rl/tx_c1d[9] i_Top/rl/tx_c1d[8] i_Top/rl/tx_c1d[7] i_Top/rl/tx_c1d[6] i_Top/rl/tx_c1d[5] i_Top/rl/tx_c1d[4] i_Top/rl/tx_c1d[3] i_Top/rl/tx_c1d[2] i_Top/rl/tx_c1d[1] i_Top/rl/tx_c1d[0] i_Top/rl/tx_c0d[31] i_Top/rl/tx_c0d[30] i_Top/rl/tx_c0d[29] i_Top/rl/tx_c0d[28] i_Top/rl/tx_c0d[27] i_Top/rl/tx_c0d[26] i_Top/rl/tx_c0d[25] i_Top/rl/tx_c0d[24] i_Top/rl/tx_c0d[23] i_Top/rl/tx_c0d[22] i_Top/rl/tx_c0d[21] i_Top/rl/tx_c0d[20] i_Top/rl/tx_c0d[19] i_Top/rl/tx_c0d[18] i_Top/rl/tx_c0d[17] i_Top/rl/tx_c0d[16] i_Top/rl/tx_c0d[15] i_Top/rl/tx_c0d[14] i_Top/rl/tx_c0d[13] i_Top/rl/tx_c0d[12] i_Top/rl/tx_c0d[11] i_Top/rl/tx_c0d[10] i_Top/rl/tx_c0d[9] i_Top/rl/tx_c0d[8] i_Top/rl/tx_c0d[7] i_Top/rl/tx_c0d[6] i_Top/rl/tx_c0d[5] i_Top/rl/tx_c0d[4] i_Top/rl/tx_c0d[3] i_Top/rl/tx_c0d[2] i_Top/rl/tx_c0d[1] i_Top/rl/tx_c0d[0] i_Top/rl/slv_addr[10] i_Top/rl/slv_addr[9] i_Top/rl/slv_addr[8] i_Top/rl/slv_addr[7] i_Top/rl/slv_addr[6] i_Top/rl/slv_addr[5] i_Top/rl/slv_addr[4] i_Top/rl/slv_addr[3] i_Top/rl/slv_addr[2] i_Top/rl/slv_addr[1] i_Top/rl/slv_addr[0] i_Top/rl/rx_pr i_Top/rl/rx_pd[1] i_Top/rl/rx_pd[0] i_Top/rl/rx_c1a i_Top/rl/rx_c0a i_Top/rl/rst i_Top/rl/clk i_Top/rl/cfg_dat[15] i_Top/rl/cfg_dat[14] i_Top/rl/cfg_dat[13] i_Top/rl/cfg_dat[12] i_Top/rl/cfg_dat[11] i_Top/rl/cfg_dat[10] i_Top/rl/cfg_dat[9] i_Top/rl/cfg_dat[8] i_Top/rl/cfg_dat[7] i_Top/rl/cfg_dat[6] i_Top/rl/cfg_dat[5] i_Top/rl/cfg_dat[4] i_Top/rl/cfg_dat[3] i_Top/rl/cfg_dat[2] i_Top/rl/cfg_dat[1] i_Top/rl/cfg_dat[0] i_Top/rl/cfg_adr[10] i_Top/rl/cfg_adr[9] i_Top/rl/cfg_adr[8] i_Top/rl/cfg_adr[7] i_Top/rl/cfg_adr[6] i_Top/rl/cfg_adr[5] i_Top/rl/cfg_adr[4] i_Top/rl/cfg_adr[3] i_Top/rl/cfg_adr[2] i_Top/rl/cfg_adr[1] i_Top/rl/cfg_adr[0] i_Top/rll/tx_pa i_Top/rll/tx_c1d[31] i_Top/rll/tx_c1d[30] i_Top/rll/tx_c1d[29] i_Top/rll/tx_c1d[28] i_Top/rll/tx_c1d[27] i_Top/rll/tx_c1d[26] i_Top/rll/tx_c1d[25] i_Top/rll/tx_c1d[24] i_Top/rll/tx_c1d[23] i_Top/rll/tx_c1d[22] i_Top/rll/tx_c1d[21] i_Top/rll/tx_c1d[20] i_Top/rll/tx_c1d[19] i_Top/rll/tx_c1d[18] i_Top/rll/tx_c1d[17] i_Top/rll/tx_c1d[16] i_Top/rll/tx_c1d[15] i_Top/rll/tx_c1d[14] i_Top/rll/tx_c1d[13] i_Top/rll/tx_c1d[12] i_Top/rll/tx_c1d[11] i_Top/rll/tx_c1d[10] i_Top/rll/tx_c1d[9] i_Top/rll/tx_c1d[8] i_Top/rll/tx_c1d[7] i_Top/rll/tx_c1d[6] i_Top/rll/tx_c1d[5] i_Top/rll/tx_c1d[4] i_Top/rll/tx_c1d[3] i_Top/rll/tx_c1d[2] i_Top/rll/tx_c1d[1] i_Top/rll/tx_c1d[0] i_Top/rll/tx_c0d[31] i_Top/rll/tx_c0d[30] i_Top/rll/tx_c0d[29] i_Top/rll/tx_c0d[28] i_Top/rll/tx_c0d[27] i_Top/rll/tx_c0d[26] i_Top/rll/tx_c0d[25] i_Top/rll/tx_c0d[24] i_Top/rll/tx_c0d[23] i_Top/rll/tx_c0d[22] i_Top/rll/tx_c0d[21] i_Top/rll/tx_c0d[20] i_Top/rll/tx_c0d[19] i_Top/rll/tx_c0d[18] i_Top/rll/tx_c0d[17] i_Top/rll/tx_c0d[16] i_Top/rll/tx_c0d[15] i_Top/rll/tx_c0d[14] i_Top/rll/tx_c0d[13] i_Top/rll/tx_c0d[12] i_Top/rll/tx_c0d[11] i_Top/rll/tx_c0d[10] i_Top/rll/tx_c0d[9] i_Top/rll/tx_c0d[8] i_Top/rll/tx_c0d[7] i_Top/rll/tx_c0d[6] i_Top/rll/tx_c0d[5] i_Top/rll/tx_c0d[4] i_Top/rll/tx_c0d[3] i_Top/rll/tx_c0d[2] i_Top/rll/tx_c0d[1] i_Top/rll/tx_c0d[0] i_Top/rll/slv_addr[10] i_Top/rll/slv_addr[9] i_Top/rll/slv_addr[8] i_Top/rll/slv_addr[7] i_Top/rll/slv_addr[6] i_Top/rll/slv_addr[5] i_Top/rll/slv_addr[4] i_Top/rll/slv_addr[3] i_Top/rll/slv_addr[2] i_Top/rll/slv_addr[1] i_Top/rll/slv_addr[0] i_Top/rll/rx_pr i_Top/rll/rx_pd[1] i_Top/rll/rx_pd[0] i_Top/rll/rx_c1a i_Top/rll/rx_c0a i_Top/rll/rst i_Top/rll/clk i_Top/rll/cfg_dat[15] i_Top/rll/cfg_dat[14] i_Top/rll/cfg_dat[13] i_Top/rll/cfg_dat[12] i_Top/rll/cfg_dat[11] i_Top/rll/cfg_dat[10] i_Top/rll/cfg_dat[9] i_Top/rll/cfg_dat[8] i_Top/rll/cfg_dat[7] i_Top/rll/cfg_dat[6] i_Top/rll/cfg_dat[5] i_Top/rll/cfg_dat[4] i_Top/rll/cfg_dat[3] i_Top/rll/cfg_dat[2] i_Top/rll/cfg_dat[1] i_Top/rll/cfg_dat[0] i_Top/rll/cfg_adr[10] i_Top/rll/cfg_adr[9] i_Top/rll/cfg_adr[8] i_Top/rll/cfg_adr[7] i_Top/rll/cfg_adr[6] i_Top/rll/cfg_adr[5] i_Top/rll/cfg_adr[4] i_Top/rll/cfg_adr[3] i_Top/rll/cfg_adr[2] i_Top/rll/cfg_adr[1] i_Top/rll/cfg_adr[0] i_Top/rlll/tx_pa i_Top/rlll/tx_c1d[31] i_Top/rlll/tx_c1d[30] i_Top/rlll/tx_c1d[29] i_Top/rlll/tx_c1d[28] i_Top/rlll/tx_c1d[27] i_Top/rlll/tx_c1d[26] i_Top/rlll/tx_c1d[25] i_Top/rlll/tx_c1d[24] i_Top/rlll/tx_c1d[23] i_Top/rlll/tx_c1d[22] i_Top/rlll/tx_c1d[21] i_Top/rlll/tx_c1d[20] i_Top/rlll/tx_c1d[19] i_Top/rlll/tx_c1d[18] i_Top/rlll/tx_c1d[17] i_Top/rlll/tx_c1d[16] i_Top/rlll/tx_c1d[15] i_Top/rlll/tx_c1d[14] i_Top/rlll/tx_c1d[13] i_Top/rlll/tx_c1d[12] i_Top/rlll/tx_c1d[11] i_Top/rlll/tx_c1d[10] i_Top/rlll/tx_c1d[9] i_Top/rlll/tx_c1d[8] i_Top/rlll/tx_c1d[7] i_Top/rlll/tx_c1d[6] i_Top/rlll/tx_c1d[5] i_Top/rlll/tx_c1d[4] i_Top/rlll/tx_c1d[3] i_Top/rlll/tx_c1d[2] i_Top/rlll/tx_c1d[1] i_Top/rlll/tx_c1d[0] i_Top/rlll/tx_c0d[31] i_Top/rlll/tx_c0d[30] i_Top/rlll/tx_c0d[29] i_Top/rlll/tx_c0d[28] i_Top/rlll/tx_c0d[27] i_Top/rlll/tx_c0d[26] i_Top/rlll/tx_c0d[25] i_Top/rlll/tx_c0d[24] i_Top/rlll/tx_c0d[23] i_Top/rlll/tx_c0d[22] i_Top/rlll/tx_c0d[21] i_Top/rlll/tx_c0d[20] i_Top/rlll/tx_c0d[19] i_Top/rlll/tx_c0d[18]}]
append_to_collection __coll_11 [get_pins {i_Top/rlll/tx_c0d[17] i_Top/rlll/tx_c0d[16] i_Top/rlll/tx_c0d[15] i_Top/rlll/tx_c0d[14] i_Top/rlll/tx_c0d[13] i_Top/rlll/tx_c0d[12] i_Top/rlll/tx_c0d[11] i_Top/rlll/tx_c0d[10] i_Top/rlll/tx_c0d[9] i_Top/rlll/tx_c0d[8] i_Top/rlll/tx_c0d[7] i_Top/rlll/tx_c0d[6] i_Top/rlll/tx_c0d[5] i_Top/rlll/tx_c0d[4] i_Top/rlll/tx_c0d[3] i_Top/rlll/tx_c0d[2] i_Top/rlll/tx_c0d[1] i_Top/rlll/tx_c0d[0] i_Top/rlll/slv_addr[10] i_Top/rlll/slv_addr[9] i_Top/rlll/slv_addr[8] i_Top/rlll/slv_addr[7] i_Top/rlll/slv_addr[6] i_Top/rlll/slv_addr[5] i_Top/rlll/slv_addr[4] i_Top/rlll/slv_addr[3] i_Top/rlll/slv_addr[2] i_Top/rlll/slv_addr[1] i_Top/rlll/slv_addr[0] i_Top/rlll/rx_pr i_Top/rlll/rx_pd[1] i_Top/rlll/rx_pd[0] i_Top/rlll/rx_c1a i_Top/rlll/rx_c0a i_Top/rlll/rst i_Top/rlll/clk i_Top/rlll/cfg_dat[15] i_Top/rlll/cfg_dat[14] i_Top/rlll/cfg_dat[13] i_Top/rlll/cfg_dat[12] i_Top/rlll/cfg_dat[11] i_Top/rlll/cfg_dat[10] i_Top/rlll/cfg_dat[9] i_Top/rlll/cfg_dat[8] i_Top/rlll/cfg_dat[7] i_Top/rlll/cfg_dat[6] i_Top/rlll/cfg_dat[5] i_Top/rlll/cfg_dat[4] i_Top/rlll/cfg_dat[3] i_Top/rlll/cfg_dat[2] i_Top/rlll/cfg_dat[1] i_Top/rlll/cfg_dat[0] i_Top/rlll/cfg_adr[10] i_Top/rlll/cfg_adr[9] i_Top/rlll/cfg_adr[8] i_Top/rlll/cfg_adr[7] i_Top/rlll/cfg_adr[6] i_Top/rlll/cfg_adr[5] i_Top/rlll/cfg_adr[4] i_Top/rlll/cfg_adr[3] i_Top/rlll/cfg_adr[2] i_Top/rlll/cfg_adr[1] i_Top/rlll/cfg_adr[0] i_Top/rllll/tx_pa i_Top/rllll/tx_c1d[31] i_Top/rllll/tx_c1d[30] i_Top/rllll/tx_c1d[29] i_Top/rllll/tx_c1d[28] i_Top/rllll/tx_c1d[27] i_Top/rllll/tx_c1d[26] i_Top/rllll/tx_c1d[25] i_Top/rllll/tx_c1d[24] i_Top/rllll/tx_c1d[23] i_Top/rllll/tx_c1d[22] i_Top/rllll/tx_c1d[21] i_Top/rllll/tx_c1d[20] i_Top/rllll/tx_c1d[19] i_Top/rllll/tx_c1d[18] i_Top/rllll/tx_c1d[17] i_Top/rllll/tx_c1d[16] i_Top/rllll/tx_c1d[15] i_Top/rllll/tx_c1d[14] i_Top/rllll/tx_c1d[13] i_Top/rllll/tx_c1d[12] i_Top/rllll/tx_c1d[11] i_Top/rllll/tx_c1d[10] i_Top/rllll/tx_c1d[9] i_Top/rllll/tx_c1d[8] i_Top/rllll/tx_c1d[7] i_Top/rllll/tx_c1d[6] i_Top/rllll/tx_c1d[5] i_Top/rllll/tx_c1d[4] i_Top/rllll/tx_c1d[3] i_Top/rllll/tx_c1d[2] i_Top/rllll/tx_c1d[1] i_Top/rllll/tx_c1d[0] i_Top/rllll/tx_c0d[31] i_Top/rllll/tx_c0d[30] i_Top/rllll/tx_c0d[29] i_Top/rllll/tx_c0d[28] i_Top/rllll/tx_c0d[27] i_Top/rllll/tx_c0d[26] i_Top/rllll/tx_c0d[25] i_Top/rllll/tx_c0d[24] i_Top/rllll/tx_c0d[23] i_Top/rllll/tx_c0d[22] i_Top/rllll/tx_c0d[21] i_Top/rllll/tx_c0d[20] i_Top/rllll/tx_c0d[19] i_Top/rllll/tx_c0d[18] i_Top/rllll/tx_c0d[17] i_Top/rllll/tx_c0d[16] i_Top/rllll/tx_c0d[15] i_Top/rllll/tx_c0d[14] i_Top/rllll/tx_c0d[13] i_Top/rllll/tx_c0d[12] i_Top/rllll/tx_c0d[11] i_Top/rllll/tx_c0d[10] i_Top/rllll/tx_c0d[9] i_Top/rllll/tx_c0d[8] i_Top/rllll/tx_c0d[7] i_Top/rllll/tx_c0d[6] i_Top/rllll/tx_c0d[5] i_Top/rllll/tx_c0d[4] i_Top/rllll/tx_c0d[3] i_Top/rllll/tx_c0d[2] i_Top/rllll/tx_c0d[1] i_Top/rllll/tx_c0d[0] i_Top/rllll/slv_addr[10] i_Top/rllll/slv_addr[9] i_Top/rllll/slv_addr[8] i_Top/rllll/slv_addr[7] i_Top/rllll/slv_addr[6] i_Top/rllll/slv_addr[5] i_Top/rllll/slv_addr[4] i_Top/rllll/slv_addr[3] i_Top/rllll/slv_addr[2] i_Top/rllll/slv_addr[1] i_Top/rllll/slv_addr[0] i_Top/rllll/rx_pr i_Top/rllll/rx_pd[1] i_Top/rllll/rx_pd[0] i_Top/rllll/rx_c1a i_Top/rllll/rx_c0a i_Top/rllll/rst i_Top/rllll/clk i_Top/rllll/cfg_dat[15] i_Top/rllll/cfg_dat[14] i_Top/rllll/cfg_dat[13] i_Top/rllll/cfg_dat[12] i_Top/rllll/cfg_dat[11] i_Top/rllll/cfg_dat[10] i_Top/rllll/cfg_dat[9] i_Top/rllll/cfg_dat[8] i_Top/rllll/cfg_dat[7] i_Top/rllll/cfg_dat[6] i_Top/rllll/cfg_dat[5] i_Top/rllll/cfg_dat[4] i_Top/rllll/cfg_dat[3] i_Top/rllll/cfg_dat[2] i_Top/rllll/cfg_dat[1] i_Top/rllll/cfg_dat[0] i_Top/rllll/cfg_adr[10] i_Top/rllll/cfg_adr[9] i_Top/rllll/cfg_adr[8] i_Top/rllll/cfg_adr[7] i_Top/rllll/cfg_adr[6] i_Top/rllll/cfg_adr[5] i_Top/rllll/cfg_adr[4] i_Top/rllll/cfg_adr[3] i_Top/rllll/cfg_adr[2] i_Top/rllll/cfg_adr[1] i_Top/rllll/cfg_adr[0] i_Top/rlllr/tx_pa i_Top/rlllr/tx_c1d[31] i_Top/rlllr/tx_c1d[30] i_Top/rlllr/tx_c1d[29] i_Top/rlllr/tx_c1d[28] i_Top/rlllr/tx_c1d[27] i_Top/rlllr/tx_c1d[26] i_Top/rlllr/tx_c1d[25] i_Top/rlllr/tx_c1d[24] i_Top/rlllr/tx_c1d[23] i_Top/rlllr/tx_c1d[22] i_Top/rlllr/tx_c1d[21] i_Top/rlllr/tx_c1d[20] i_Top/rlllr/tx_c1d[19] i_Top/rlllr/tx_c1d[18] i_Top/rlllr/tx_c1d[17] i_Top/rlllr/tx_c1d[16] i_Top/rlllr/tx_c1d[15] i_Top/rlllr/tx_c1d[14] i_Top/rlllr/tx_c1d[13] i_Top/rlllr/tx_c1d[12] i_Top/rlllr/tx_c1d[11] i_Top/rlllr/tx_c1d[10] i_Top/rlllr/tx_c1d[9] i_Top/rlllr/tx_c1d[8] i_Top/rlllr/tx_c1d[7] i_Top/rlllr/tx_c1d[6] i_Top/rlllr/tx_c1d[5] i_Top/rlllr/tx_c1d[4] i_Top/rlllr/tx_c1d[3] i_Top/rlllr/tx_c1d[2] i_Top/rlllr/tx_c1d[1] i_Top/rlllr/tx_c1d[0] i_Top/rlllr/tx_c0d[31] i_Top/rlllr/tx_c0d[30] i_Top/rlllr/tx_c0d[29] i_Top/rlllr/tx_c0d[28] i_Top/rlllr/tx_c0d[27] i_Top/rlllr/tx_c0d[26] i_Top/rlllr/tx_c0d[25] i_Top/rlllr/tx_c0d[24] i_Top/rlllr/tx_c0d[23] i_Top/rlllr/tx_c0d[22] i_Top/rlllr/tx_c0d[21] i_Top/rlllr/tx_c0d[20] i_Top/rlllr/tx_c0d[19] i_Top/rlllr/tx_c0d[18] i_Top/rlllr/tx_c0d[17] i_Top/rlllr/tx_c0d[16] i_Top/rlllr/tx_c0d[15] i_Top/rlllr/tx_c0d[14] i_Top/rlllr/tx_c0d[13] i_Top/rlllr/tx_c0d[12] i_Top/rlllr/tx_c0d[11] i_Top/rlllr/tx_c0d[10] i_Top/rlllr/tx_c0d[9] i_Top/rlllr/tx_c0d[8] i_Top/rlllr/tx_c0d[7] i_Top/rlllr/tx_c0d[6] i_Top/rlllr/tx_c0d[5] i_Top/rlllr/tx_c0d[4] i_Top/rlllr/tx_c0d[3] i_Top/rlllr/tx_c0d[2] i_Top/rlllr/tx_c0d[1] i_Top/rlllr/tx_c0d[0] i_Top/rlllr/slv_addr[10] i_Top/rlllr/slv_addr[9] i_Top/rlllr/slv_addr[8] i_Top/rlllr/slv_addr[7] i_Top/rlllr/slv_addr[6] i_Top/rlllr/slv_addr[5] i_Top/rlllr/slv_addr[4] i_Top/rlllr/slv_addr[3] i_Top/rlllr/slv_addr[2] i_Top/rlllr/slv_addr[1] i_Top/rlllr/slv_addr[0] i_Top/rlllr/rx_pr i_Top/rlllr/rx_pd[1] i_Top/rlllr/rx_pd[0] i_Top/rlllr/rx_c1a i_Top/rlllr/rx_c0a i_Top/rlllr/rst i_Top/rlllr/clk i_Top/rlllr/cfg_dat[15] i_Top/rlllr/cfg_dat[14] i_Top/rlllr/cfg_dat[13] i_Top/rlllr/cfg_dat[12] i_Top/rlllr/cfg_dat[11] i_Top/rlllr/cfg_dat[10] i_Top/rlllr/cfg_dat[9] i_Top/rlllr/cfg_dat[8] i_Top/rlllr/cfg_dat[7] i_Top/rlllr/cfg_dat[6] i_Top/rlllr/cfg_dat[5] i_Top/rlllr/cfg_dat[4] i_Top/rlllr/cfg_dat[3] i_Top/rlllr/cfg_dat[2] i_Top/rlllr/cfg_dat[1] i_Top/rlllr/cfg_dat[0] i_Top/rlllr/cfg_adr[10] i_Top/rlllr/cfg_adr[9] i_Top/rlllr/cfg_adr[8] i_Top/rlllr/cfg_adr[7] i_Top/rlllr/cfg_adr[6] i_Top/rlllr/cfg_adr[5] i_Top/rlllr/cfg_adr[4] i_Top/rlllr/cfg_adr[3] i_Top/rlllr/cfg_adr[2] i_Top/rlllr/cfg_adr[1] i_Top/rlllr/cfg_adr[0] i_Top/rllr/tx_pa i_Top/rllr/tx_c1d[31] i_Top/rllr/tx_c1d[30] i_Top/rllr/tx_c1d[29] i_Top/rllr/tx_c1d[28] i_Top/rllr/tx_c1d[27] i_Top/rllr/tx_c1d[26] i_Top/rllr/tx_c1d[25] i_Top/rllr/tx_c1d[24] i_Top/rllr/tx_c1d[23] i_Top/rllr/tx_c1d[22] i_Top/rllr/tx_c1d[21] i_Top/rllr/tx_c1d[20] i_Top/rllr/tx_c1d[19] i_Top/rllr/tx_c1d[18] i_Top/rllr/tx_c1d[17] i_Top/rllr/tx_c1d[16] i_Top/rllr/tx_c1d[15] i_Top/rllr/tx_c1d[14] i_Top/rllr/tx_c1d[13] i_Top/rllr/tx_c1d[12] i_Top/rllr/tx_c1d[11] i_Top/rllr/tx_c1d[10] i_Top/rllr/tx_c1d[9] i_Top/rllr/tx_c1d[8] i_Top/rllr/tx_c1d[7] i_Top/rllr/tx_c1d[6] i_Top/rllr/tx_c1d[5] i_Top/rllr/tx_c1d[4] i_Top/rllr/tx_c1d[3] i_Top/rllr/tx_c1d[2] i_Top/rllr/tx_c1d[1] i_Top/rllr/tx_c1d[0] i_Top/rllr/tx_c0d[31] i_Top/rllr/tx_c0d[30] i_Top/rllr/tx_c0d[29] i_Top/rllr/tx_c0d[28] i_Top/rllr/tx_c0d[27] i_Top/rllr/tx_c0d[26] i_Top/rllr/tx_c0d[25] i_Top/rllr/tx_c0d[24] i_Top/rllr/tx_c0d[23] i_Top/rllr/tx_c0d[22] i_Top/rllr/tx_c0d[21] i_Top/rllr/tx_c0d[20] i_Top/rllr/tx_c0d[19] i_Top/rllr/tx_c0d[18] i_Top/rllr/tx_c0d[17] i_Top/rllr/tx_c0d[16] i_Top/rllr/tx_c0d[15] i_Top/rllr/tx_c0d[14] i_Top/rllr/tx_c0d[13] i_Top/rllr/tx_c0d[12]}]
append_to_collection __coll_11 [get_pins {i_Top/rllr/tx_c0d[11] i_Top/rllr/tx_c0d[10] i_Top/rllr/tx_c0d[9] i_Top/rllr/tx_c0d[8] i_Top/rllr/tx_c0d[7] i_Top/rllr/tx_c0d[6] i_Top/rllr/tx_c0d[5] i_Top/rllr/tx_c0d[4] i_Top/rllr/tx_c0d[3] i_Top/rllr/tx_c0d[2] i_Top/rllr/tx_c0d[1] i_Top/rllr/tx_c0d[0] i_Top/rllr/slv_addr[10] i_Top/rllr/slv_addr[9] i_Top/rllr/slv_addr[8] i_Top/rllr/slv_addr[7] i_Top/rllr/slv_addr[6] i_Top/rllr/slv_addr[5] i_Top/rllr/slv_addr[4] i_Top/rllr/slv_addr[3] i_Top/rllr/slv_addr[2] i_Top/rllr/slv_addr[1] i_Top/rllr/slv_addr[0] i_Top/rllr/rx_pr i_Top/rllr/rx_pd[1] i_Top/rllr/rx_pd[0] i_Top/rllr/rx_c1a i_Top/rllr/rx_c0a i_Top/rllr/rst i_Top/rllr/clk i_Top/rllr/cfg_dat[15] i_Top/rllr/cfg_dat[14] i_Top/rllr/cfg_dat[13] i_Top/rllr/cfg_dat[12] i_Top/rllr/cfg_dat[11] i_Top/rllr/cfg_dat[10] i_Top/rllr/cfg_dat[9] i_Top/rllr/cfg_dat[8] i_Top/rllr/cfg_dat[7] i_Top/rllr/cfg_dat[6] i_Top/rllr/cfg_dat[5] i_Top/rllr/cfg_dat[4] i_Top/rllr/cfg_dat[3] i_Top/rllr/cfg_dat[2] i_Top/rllr/cfg_dat[1] i_Top/rllr/cfg_dat[0] i_Top/rllr/cfg_adr[10] i_Top/rllr/cfg_adr[9] i_Top/rllr/cfg_adr[8] i_Top/rllr/cfg_adr[7] i_Top/rllr/cfg_adr[6] i_Top/rllr/cfg_adr[5] i_Top/rllr/cfg_adr[4] i_Top/rllr/cfg_adr[3] i_Top/rllr/cfg_adr[2] i_Top/rllr/cfg_adr[1] i_Top/rllr/cfg_adr[0] i_Top/rllrl/tx_pa i_Top/rllrl/tx_c1d[31] i_Top/rllrl/tx_c1d[30] i_Top/rllrl/tx_c1d[29] i_Top/rllrl/tx_c1d[28] i_Top/rllrl/tx_c1d[27] i_Top/rllrl/tx_c1d[26] i_Top/rllrl/tx_c1d[25] i_Top/rllrl/tx_c1d[24] i_Top/rllrl/tx_c1d[23] i_Top/rllrl/tx_c1d[22] i_Top/rllrl/tx_c1d[21] i_Top/rllrl/tx_c1d[20] i_Top/rllrl/tx_c1d[19] i_Top/rllrl/tx_c1d[18] i_Top/rllrl/tx_c1d[17] i_Top/rllrl/tx_c1d[16] i_Top/rllrl/tx_c1d[15] i_Top/rllrl/tx_c1d[14] i_Top/rllrl/tx_c1d[13] i_Top/rllrl/tx_c1d[12] i_Top/rllrl/tx_c1d[11] i_Top/rllrl/tx_c1d[10] i_Top/rllrl/tx_c1d[9] i_Top/rllrl/tx_c1d[8] i_Top/rllrl/tx_c1d[7] i_Top/rllrl/tx_c1d[6] i_Top/rllrl/tx_c1d[5] i_Top/rllrl/tx_c1d[4] i_Top/rllrl/tx_c1d[3] i_Top/rllrl/tx_c1d[2] i_Top/rllrl/tx_c1d[1] i_Top/rllrl/tx_c1d[0] i_Top/rllrl/tx_c0d[31] i_Top/rllrl/tx_c0d[30] i_Top/rllrl/tx_c0d[29] i_Top/rllrl/tx_c0d[28] i_Top/rllrl/tx_c0d[27] i_Top/rllrl/tx_c0d[26] i_Top/rllrl/tx_c0d[25] i_Top/rllrl/tx_c0d[24] i_Top/rllrl/tx_c0d[23] i_Top/rllrl/tx_c0d[22] i_Top/rllrl/tx_c0d[21] i_Top/rllrl/tx_c0d[20] i_Top/rllrl/tx_c0d[19] i_Top/rllrl/tx_c0d[18] i_Top/rllrl/tx_c0d[17] i_Top/rllrl/tx_c0d[16] i_Top/rllrl/tx_c0d[15] i_Top/rllrl/tx_c0d[14] i_Top/rllrl/tx_c0d[13] i_Top/rllrl/tx_c0d[12] i_Top/rllrl/tx_c0d[11] i_Top/rllrl/tx_c0d[10] i_Top/rllrl/tx_c0d[9] i_Top/rllrl/tx_c0d[8] i_Top/rllrl/tx_c0d[7] i_Top/rllrl/tx_c0d[6] i_Top/rllrl/tx_c0d[5] i_Top/rllrl/tx_c0d[4] i_Top/rllrl/tx_c0d[3] i_Top/rllrl/tx_c0d[2] i_Top/rllrl/tx_c0d[1] i_Top/rllrl/tx_c0d[0] i_Top/rllrl/slv_addr[10] i_Top/rllrl/slv_addr[9] i_Top/rllrl/slv_addr[8] i_Top/rllrl/slv_addr[7] i_Top/rllrl/slv_addr[6] i_Top/rllrl/slv_addr[5] i_Top/rllrl/slv_addr[4] i_Top/rllrl/slv_addr[3] i_Top/rllrl/slv_addr[2] i_Top/rllrl/slv_addr[1] i_Top/rllrl/slv_addr[0] i_Top/rllrl/rx_pr i_Top/rllrl/rx_pd[1] i_Top/rllrl/rx_pd[0] i_Top/rllrl/rx_c1a i_Top/rllrl/rx_c0a i_Top/rllrl/rst i_Top/rllrl/clk i_Top/rllrl/cfg_dat[15] i_Top/rllrl/cfg_dat[14] i_Top/rllrl/cfg_dat[13] i_Top/rllrl/cfg_dat[12] i_Top/rllrl/cfg_dat[11] i_Top/rllrl/cfg_dat[10] i_Top/rllrl/cfg_dat[9] i_Top/rllrl/cfg_dat[8] i_Top/rllrl/cfg_dat[7] i_Top/rllrl/cfg_dat[6] i_Top/rllrl/cfg_dat[5] i_Top/rllrl/cfg_dat[4] i_Top/rllrl/cfg_dat[3] i_Top/rllrl/cfg_dat[2] i_Top/rllrl/cfg_dat[1] i_Top/rllrl/cfg_dat[0] i_Top/rllrl/cfg_adr[10] i_Top/rllrl/cfg_adr[9] i_Top/rllrl/cfg_adr[8] i_Top/rllrl/cfg_adr[7] i_Top/rllrl/cfg_adr[6] i_Top/rllrl/cfg_adr[5] i_Top/rllrl/cfg_adr[4] i_Top/rllrl/cfg_adr[3] i_Top/rllrl/cfg_adr[2] i_Top/rllrl/cfg_adr[1] i_Top/rllrl/cfg_adr[0] i_Top/rllrr/tx_pa i_Top/rllrr/tx_c1d[31] i_Top/rllrr/tx_c1d[30] i_Top/rllrr/tx_c1d[29] i_Top/rllrr/tx_c1d[28] i_Top/rllrr/tx_c1d[27] i_Top/rllrr/tx_c1d[26] i_Top/rllrr/tx_c1d[25] i_Top/rllrr/tx_c1d[24] i_Top/rllrr/tx_c1d[23] i_Top/rllrr/tx_c1d[22] i_Top/rllrr/tx_c1d[21] i_Top/rllrr/tx_c1d[20] i_Top/rllrr/tx_c1d[19] i_Top/rllrr/tx_c1d[18] i_Top/rllrr/tx_c1d[17] i_Top/rllrr/tx_c1d[16] i_Top/rllrr/tx_c1d[15] i_Top/rllrr/tx_c1d[14] i_Top/rllrr/tx_c1d[13] i_Top/rllrr/tx_c1d[12] i_Top/rllrr/tx_c1d[11] i_Top/rllrr/tx_c1d[10] i_Top/rllrr/tx_c1d[9] i_Top/rllrr/tx_c1d[8] i_Top/rllrr/tx_c1d[7] i_Top/rllrr/tx_c1d[6] i_Top/rllrr/tx_c1d[5] i_Top/rllrr/tx_c1d[4] i_Top/rllrr/tx_c1d[3] i_Top/rllrr/tx_c1d[2] i_Top/rllrr/tx_c1d[1] i_Top/rllrr/tx_c1d[0] i_Top/rllrr/tx_c0d[31] i_Top/rllrr/tx_c0d[30] i_Top/rllrr/tx_c0d[29] i_Top/rllrr/tx_c0d[28] i_Top/rllrr/tx_c0d[27] i_Top/rllrr/tx_c0d[26] i_Top/rllrr/tx_c0d[25] i_Top/rllrr/tx_c0d[24] i_Top/rllrr/tx_c0d[23] i_Top/rllrr/tx_c0d[22] i_Top/rllrr/tx_c0d[21] i_Top/rllrr/tx_c0d[20] i_Top/rllrr/tx_c0d[19] i_Top/rllrr/tx_c0d[18] i_Top/rllrr/tx_c0d[17] i_Top/rllrr/tx_c0d[16] i_Top/rllrr/tx_c0d[15] i_Top/rllrr/tx_c0d[14] i_Top/rllrr/tx_c0d[13] i_Top/rllrr/tx_c0d[12] i_Top/rllrr/tx_c0d[11] i_Top/rllrr/tx_c0d[10] i_Top/rllrr/tx_c0d[9] i_Top/rllrr/tx_c0d[8] i_Top/rllrr/tx_c0d[7] i_Top/rllrr/tx_c0d[6] i_Top/rllrr/tx_c0d[5] i_Top/rllrr/tx_c0d[4] i_Top/rllrr/tx_c0d[3] i_Top/rllrr/tx_c0d[2] i_Top/rllrr/tx_c0d[1] i_Top/rllrr/tx_c0d[0] i_Top/rllrr/slv_addr[10] i_Top/rllrr/slv_addr[9] i_Top/rllrr/slv_addr[8] i_Top/rllrr/slv_addr[7] i_Top/rllrr/slv_addr[6] i_Top/rllrr/slv_addr[5] i_Top/rllrr/slv_addr[4] i_Top/rllrr/slv_addr[3] i_Top/rllrr/slv_addr[2] i_Top/rllrr/slv_addr[1] i_Top/rllrr/slv_addr[0] i_Top/rllrr/rx_pr i_Top/rllrr/rx_pd[1] i_Top/rllrr/rx_pd[0] i_Top/rllrr/rx_c1a i_Top/rllrr/rx_c0a i_Top/rllrr/rst i_Top/rllrr/clk i_Top/rllrr/cfg_dat[15] i_Top/rllrr/cfg_dat[14] i_Top/rllrr/cfg_dat[13] i_Top/rllrr/cfg_dat[12] i_Top/rllrr/cfg_dat[11] i_Top/rllrr/cfg_dat[10] i_Top/rllrr/cfg_dat[9] i_Top/rllrr/cfg_dat[8] i_Top/rllrr/cfg_dat[7] i_Top/rllrr/cfg_dat[6] i_Top/rllrr/cfg_dat[5] i_Top/rllrr/cfg_dat[4] i_Top/rllrr/cfg_dat[3] i_Top/rllrr/cfg_dat[2] i_Top/rllrr/cfg_dat[1] i_Top/rllrr/cfg_dat[0] i_Top/rllrr/cfg_adr[10] i_Top/rllrr/cfg_adr[9] i_Top/rllrr/cfg_adr[8] i_Top/rllrr/cfg_adr[7] i_Top/rllrr/cfg_adr[6] i_Top/rllrr/cfg_adr[5] i_Top/rllrr/cfg_adr[4] i_Top/rllrr/cfg_adr[3] i_Top/rllrr/cfg_adr[2] i_Top/rllrr/cfg_adr[1] i_Top/rllrr/cfg_adr[0] i_Top/rlr/tx_pa i_Top/rlr/tx_c1d[31] i_Top/rlr/tx_c1d[30] i_Top/rlr/tx_c1d[29] i_Top/rlr/tx_c1d[28] i_Top/rlr/tx_c1d[27] i_Top/rlr/tx_c1d[26] i_Top/rlr/tx_c1d[25] i_Top/rlr/tx_c1d[24] i_Top/rlr/tx_c1d[23] i_Top/rlr/tx_c1d[22] i_Top/rlr/tx_c1d[21] i_Top/rlr/tx_c1d[20] i_Top/rlr/tx_c1d[19] i_Top/rlr/tx_c1d[18] i_Top/rlr/tx_c1d[17] i_Top/rlr/tx_c1d[16] i_Top/rlr/tx_c1d[15] i_Top/rlr/tx_c1d[14] i_Top/rlr/tx_c1d[13] i_Top/rlr/tx_c1d[12] i_Top/rlr/tx_c1d[11] i_Top/rlr/tx_c1d[10] i_Top/rlr/tx_c1d[9] i_Top/rlr/tx_c1d[8] i_Top/rlr/tx_c1d[7] i_Top/rlr/tx_c1d[6] i_Top/rlr/tx_c1d[5] i_Top/rlr/tx_c1d[4] i_Top/rlr/tx_c1d[3] i_Top/rlr/tx_c1d[2] i_Top/rlr/tx_c1d[1] i_Top/rlr/tx_c1d[0] i_Top/rlr/tx_c0d[31] i_Top/rlr/tx_c0d[30] i_Top/rlr/tx_c0d[29] i_Top/rlr/tx_c0d[28] i_Top/rlr/tx_c0d[27] i_Top/rlr/tx_c0d[26] i_Top/rlr/tx_c0d[25] i_Top/rlr/tx_c0d[24] i_Top/rlr/tx_c0d[23] i_Top/rlr/tx_c0d[22] i_Top/rlr/tx_c0d[21] i_Top/rlr/tx_c0d[20] i_Top/rlr/tx_c0d[19] i_Top/rlr/tx_c0d[18] i_Top/rlr/tx_c0d[17] i_Top/rlr/tx_c0d[16] i_Top/rlr/tx_c0d[15] i_Top/rlr/tx_c0d[14] i_Top/rlr/tx_c0d[13] i_Top/rlr/tx_c0d[12] i_Top/rlr/tx_c0d[11] i_Top/rlr/tx_c0d[10] i_Top/rlr/tx_c0d[9] i_Top/rlr/tx_c0d[8] i_Top/rlr/tx_c0d[7] i_Top/rlr/tx_c0d[6] i_Top/rlr/tx_c0d[5] i_Top/rlr/tx_c0d[4] i_Top/rlr/tx_c0d[3]}]
append_to_collection __coll_11 [get_pins {i_Top/rlr/tx_c0d[2] i_Top/rlr/tx_c0d[1] i_Top/rlr/tx_c0d[0] i_Top/rlr/slv_addr[10] i_Top/rlr/slv_addr[9] i_Top/rlr/slv_addr[8] i_Top/rlr/slv_addr[7] i_Top/rlr/slv_addr[6] i_Top/rlr/slv_addr[5] i_Top/rlr/slv_addr[4] i_Top/rlr/slv_addr[3] i_Top/rlr/slv_addr[2] i_Top/rlr/slv_addr[1] i_Top/rlr/slv_addr[0] i_Top/rlr/rx_pr i_Top/rlr/rx_pd[1] i_Top/rlr/rx_pd[0] i_Top/rlr/rx_c1a i_Top/rlr/rx_c0a i_Top/rlr/rst i_Top/rlr/clk i_Top/rlr/cfg_dat[15] i_Top/rlr/cfg_dat[14] i_Top/rlr/cfg_dat[13] i_Top/rlr/cfg_dat[12] i_Top/rlr/cfg_dat[11] i_Top/rlr/cfg_dat[10] i_Top/rlr/cfg_dat[9] i_Top/rlr/cfg_dat[8] i_Top/rlr/cfg_dat[7] i_Top/rlr/cfg_dat[6] i_Top/rlr/cfg_dat[5] i_Top/rlr/cfg_dat[4] i_Top/rlr/cfg_dat[3] i_Top/rlr/cfg_dat[2] i_Top/rlr/cfg_dat[1] i_Top/rlr/cfg_dat[0] i_Top/rlr/cfg_adr[10] i_Top/rlr/cfg_adr[9] i_Top/rlr/cfg_adr[8] i_Top/rlr/cfg_adr[7] i_Top/rlr/cfg_adr[6] i_Top/rlr/cfg_adr[5] i_Top/rlr/cfg_adr[4] i_Top/rlr/cfg_adr[3] i_Top/rlr/cfg_adr[2] i_Top/rlr/cfg_adr[1] i_Top/rlr/cfg_adr[0] i_Top/rlrl/tx_pa i_Top/rlrl/tx_c1d[31] i_Top/rlrl/tx_c1d[30] i_Top/rlrl/tx_c1d[29] i_Top/rlrl/tx_c1d[28] i_Top/rlrl/tx_c1d[27] i_Top/rlrl/tx_c1d[26] i_Top/rlrl/tx_c1d[25] i_Top/rlrl/tx_c1d[24] i_Top/rlrl/tx_c1d[23] i_Top/rlrl/tx_c1d[22] i_Top/rlrl/tx_c1d[21] i_Top/rlrl/tx_c1d[20] i_Top/rlrl/tx_c1d[19] i_Top/rlrl/tx_c1d[18] i_Top/rlrl/tx_c1d[17] i_Top/rlrl/tx_c1d[16] i_Top/rlrl/tx_c1d[15] i_Top/rlrl/tx_c1d[14] i_Top/rlrl/tx_c1d[13] i_Top/rlrl/tx_c1d[12] i_Top/rlrl/tx_c1d[11] i_Top/rlrl/tx_c1d[10] i_Top/rlrl/tx_c1d[9] i_Top/rlrl/tx_c1d[8] i_Top/rlrl/tx_c1d[7] i_Top/rlrl/tx_c1d[6] i_Top/rlrl/tx_c1d[5] i_Top/rlrl/tx_c1d[4] i_Top/rlrl/tx_c1d[3] i_Top/rlrl/tx_c1d[2] i_Top/rlrl/tx_c1d[1] i_Top/rlrl/tx_c1d[0] i_Top/rlrl/tx_c0d[31] i_Top/rlrl/tx_c0d[30] i_Top/rlrl/tx_c0d[29] i_Top/rlrl/tx_c0d[28] i_Top/rlrl/tx_c0d[27] i_Top/rlrl/tx_c0d[26] i_Top/rlrl/tx_c0d[25] i_Top/rlrl/tx_c0d[24] i_Top/rlrl/tx_c0d[23] i_Top/rlrl/tx_c0d[22] i_Top/rlrl/tx_c0d[21] i_Top/rlrl/tx_c0d[20] i_Top/rlrl/tx_c0d[19] i_Top/rlrl/tx_c0d[18] i_Top/rlrl/tx_c0d[17] i_Top/rlrl/tx_c0d[16] i_Top/rlrl/tx_c0d[15] i_Top/rlrl/tx_c0d[14] i_Top/rlrl/tx_c0d[13] i_Top/rlrl/tx_c0d[12] i_Top/rlrl/tx_c0d[11] i_Top/rlrl/tx_c0d[10] i_Top/rlrl/tx_c0d[9] i_Top/rlrl/tx_c0d[8] i_Top/rlrl/tx_c0d[7] i_Top/rlrl/tx_c0d[6] i_Top/rlrl/tx_c0d[5] i_Top/rlrl/tx_c0d[4] i_Top/rlrl/tx_c0d[3] i_Top/rlrl/tx_c0d[2] i_Top/rlrl/tx_c0d[1] i_Top/rlrl/tx_c0d[0] i_Top/rlrl/slv_addr[10] i_Top/rlrl/slv_addr[9] i_Top/rlrl/slv_addr[8] i_Top/rlrl/slv_addr[7] i_Top/rlrl/slv_addr[6] i_Top/rlrl/slv_addr[5] i_Top/rlrl/slv_addr[4] i_Top/rlrl/slv_addr[3] i_Top/rlrl/slv_addr[2] i_Top/rlrl/slv_addr[1] i_Top/rlrl/slv_addr[0] i_Top/rlrl/rx_pr i_Top/rlrl/rx_pd[1] i_Top/rlrl/rx_pd[0] i_Top/rlrl/rx_c1a i_Top/rlrl/rx_c0a i_Top/rlrl/rst i_Top/rlrl/clk i_Top/rlrl/cfg_dat[15] i_Top/rlrl/cfg_dat[14] i_Top/rlrl/cfg_dat[13] i_Top/rlrl/cfg_dat[12] i_Top/rlrl/cfg_dat[11] i_Top/rlrl/cfg_dat[10] i_Top/rlrl/cfg_dat[9] i_Top/rlrl/cfg_dat[8] i_Top/rlrl/cfg_dat[7] i_Top/rlrl/cfg_dat[6] i_Top/rlrl/cfg_dat[5] i_Top/rlrl/cfg_dat[4] i_Top/rlrl/cfg_dat[3] i_Top/rlrl/cfg_dat[2] i_Top/rlrl/cfg_dat[1] i_Top/rlrl/cfg_dat[0] i_Top/rlrl/cfg_adr[10] i_Top/rlrl/cfg_adr[9] i_Top/rlrl/cfg_adr[8] i_Top/rlrl/cfg_adr[7] i_Top/rlrl/cfg_adr[6] i_Top/rlrl/cfg_adr[5] i_Top/rlrl/cfg_adr[4] i_Top/rlrl/cfg_adr[3] i_Top/rlrl/cfg_adr[2] i_Top/rlrl/cfg_adr[1] i_Top/rlrl/cfg_adr[0] i_Top/rlrll/tx_pa i_Top/rlrll/tx_c1d[31] i_Top/rlrll/tx_c1d[30] i_Top/rlrll/tx_c1d[29] i_Top/rlrll/tx_c1d[28] i_Top/rlrll/tx_c1d[27] i_Top/rlrll/tx_c1d[26] i_Top/rlrll/tx_c1d[25] i_Top/rlrll/tx_c1d[24] i_Top/rlrll/tx_c1d[23] i_Top/rlrll/tx_c1d[22] i_Top/rlrll/tx_c1d[21] i_Top/rlrll/tx_c1d[20] i_Top/rlrll/tx_c1d[19] i_Top/rlrll/tx_c1d[18] i_Top/rlrll/tx_c1d[17] i_Top/rlrll/tx_c1d[16] i_Top/rlrll/tx_c1d[15] i_Top/rlrll/tx_c1d[14] i_Top/rlrll/tx_c1d[13] i_Top/rlrll/tx_c1d[12] i_Top/rlrll/tx_c1d[11] i_Top/rlrll/tx_c1d[10] i_Top/rlrll/tx_c1d[9] i_Top/rlrll/tx_c1d[8] i_Top/rlrll/tx_c1d[7] i_Top/rlrll/tx_c1d[6] i_Top/rlrll/tx_c1d[5] i_Top/rlrll/tx_c1d[4] i_Top/rlrll/tx_c1d[3] i_Top/rlrll/tx_c1d[2] i_Top/rlrll/tx_c1d[1] i_Top/rlrll/tx_c1d[0] i_Top/rlrll/tx_c0d[31] i_Top/rlrll/tx_c0d[30] i_Top/rlrll/tx_c0d[29] i_Top/rlrll/tx_c0d[28] i_Top/rlrll/tx_c0d[27] i_Top/rlrll/tx_c0d[26] i_Top/rlrll/tx_c0d[25] i_Top/rlrll/tx_c0d[24] i_Top/rlrll/tx_c0d[23] i_Top/rlrll/tx_c0d[22] i_Top/rlrll/tx_c0d[21] i_Top/rlrll/tx_c0d[20] i_Top/rlrll/tx_c0d[19] i_Top/rlrll/tx_c0d[18] i_Top/rlrll/tx_c0d[17] i_Top/rlrll/tx_c0d[16] i_Top/rlrll/tx_c0d[15] i_Top/rlrll/tx_c0d[14] i_Top/rlrll/tx_c0d[13] i_Top/rlrll/tx_c0d[12] i_Top/rlrll/tx_c0d[11] i_Top/rlrll/tx_c0d[10] i_Top/rlrll/tx_c0d[9] i_Top/rlrll/tx_c0d[8] i_Top/rlrll/tx_c0d[7] i_Top/rlrll/tx_c0d[6] i_Top/rlrll/tx_c0d[5] i_Top/rlrll/tx_c0d[4] i_Top/rlrll/tx_c0d[3] i_Top/rlrll/tx_c0d[2] i_Top/rlrll/tx_c0d[1] i_Top/rlrll/tx_c0d[0] i_Top/rlrll/slv_addr[10] i_Top/rlrll/slv_addr[9] i_Top/rlrll/slv_addr[8] i_Top/rlrll/slv_addr[7] i_Top/rlrll/slv_addr[6] i_Top/rlrll/slv_addr[5] i_Top/rlrll/slv_addr[4] i_Top/rlrll/slv_addr[3] i_Top/rlrll/slv_addr[2] i_Top/rlrll/slv_addr[1] i_Top/rlrll/slv_addr[0] i_Top/rlrll/rx_pr i_Top/rlrll/rx_pd[1] i_Top/rlrll/rx_pd[0] i_Top/rlrll/rx_c1a i_Top/rlrll/rx_c0a i_Top/rlrll/rst i_Top/rlrll/clk i_Top/rlrll/cfg_dat[15] i_Top/rlrll/cfg_dat[14] i_Top/rlrll/cfg_dat[13] i_Top/rlrll/cfg_dat[12] i_Top/rlrll/cfg_dat[11] i_Top/rlrll/cfg_dat[10] i_Top/rlrll/cfg_dat[9] i_Top/rlrll/cfg_dat[8] i_Top/rlrll/cfg_dat[7] i_Top/rlrll/cfg_dat[6] i_Top/rlrll/cfg_dat[5] i_Top/rlrll/cfg_dat[4] i_Top/rlrll/cfg_dat[3] i_Top/rlrll/cfg_dat[2] i_Top/rlrll/cfg_dat[1] i_Top/rlrll/cfg_dat[0] i_Top/rlrll/cfg_adr[10] i_Top/rlrll/cfg_adr[9] i_Top/rlrll/cfg_adr[8] i_Top/rlrll/cfg_adr[7] i_Top/rlrll/cfg_adr[6] i_Top/rlrll/cfg_adr[5] i_Top/rlrll/cfg_adr[4] i_Top/rlrll/cfg_adr[3] i_Top/rlrll/cfg_adr[2] i_Top/rlrll/cfg_adr[1] i_Top/rlrll/cfg_adr[0] i_Top/rlrlr/tx_pa i_Top/rlrlr/tx_c1d[31] i_Top/rlrlr/tx_c1d[30] i_Top/rlrlr/tx_c1d[29] i_Top/rlrlr/tx_c1d[28] i_Top/rlrlr/tx_c1d[27] i_Top/rlrlr/tx_c1d[26] i_Top/rlrlr/tx_c1d[25] i_Top/rlrlr/tx_c1d[24] i_Top/rlrlr/tx_c1d[23] i_Top/rlrlr/tx_c1d[22] i_Top/rlrlr/tx_c1d[21] i_Top/rlrlr/tx_c1d[20] i_Top/rlrlr/tx_c1d[19] i_Top/rlrlr/tx_c1d[18] i_Top/rlrlr/tx_c1d[17] i_Top/rlrlr/tx_c1d[16] i_Top/rlrlr/tx_c1d[15] i_Top/rlrlr/tx_c1d[14] i_Top/rlrlr/tx_c1d[13] i_Top/rlrlr/tx_c1d[12] i_Top/rlrlr/tx_c1d[11] i_Top/rlrlr/tx_c1d[10] i_Top/rlrlr/tx_c1d[9] i_Top/rlrlr/tx_c1d[8] i_Top/rlrlr/tx_c1d[7] i_Top/rlrlr/tx_c1d[6] i_Top/rlrlr/tx_c1d[5] i_Top/rlrlr/tx_c1d[4] i_Top/rlrlr/tx_c1d[3] i_Top/rlrlr/tx_c1d[2] i_Top/rlrlr/tx_c1d[1] i_Top/rlrlr/tx_c1d[0] i_Top/rlrlr/tx_c0d[31] i_Top/rlrlr/tx_c0d[30] i_Top/rlrlr/tx_c0d[29] i_Top/rlrlr/tx_c0d[28] i_Top/rlrlr/tx_c0d[27] i_Top/rlrlr/tx_c0d[26] i_Top/rlrlr/tx_c0d[25] i_Top/rlrlr/tx_c0d[24] i_Top/rlrlr/tx_c0d[23] i_Top/rlrlr/tx_c0d[22] i_Top/rlrlr/tx_c0d[21] i_Top/rlrlr/tx_c0d[20] i_Top/rlrlr/tx_c0d[19] i_Top/rlrlr/tx_c0d[18] i_Top/rlrlr/tx_c0d[17] i_Top/rlrlr/tx_c0d[16] i_Top/rlrlr/tx_c0d[15] i_Top/rlrlr/tx_c0d[14] i_Top/rlrlr/tx_c0d[13] i_Top/rlrlr/tx_c0d[12] i_Top/rlrlr/tx_c0d[11] i_Top/rlrlr/tx_c0d[10] i_Top/rlrlr/tx_c0d[9] i_Top/rlrlr/tx_c0d[8] i_Top/rlrlr/tx_c0d[7] i_Top/rlrlr/tx_c0d[6] i_Top/rlrlr/tx_c0d[5] i_Top/rlrlr/tx_c0d[4] i_Top/rlrlr/tx_c0d[3] i_Top/rlrlr/tx_c0d[2] i_Top/rlrlr/tx_c0d[1] i_Top/rlrlr/tx_c0d[0] i_Top/rlrlr/slv_addr[10] i_Top/rlrlr/slv_addr[9] i_Top/rlrlr/slv_addr[8] i_Top/rlrlr/slv_addr[7] i_Top/rlrlr/slv_addr[6] i_Top/rlrlr/slv_addr[5] i_Top/rlrlr/slv_addr[4]}]
append_to_collection __coll_11 [get_pins {i_Top/rlrlr/slv_addr[3] i_Top/rlrlr/slv_addr[2] i_Top/rlrlr/slv_addr[1] i_Top/rlrlr/slv_addr[0] i_Top/rlrlr/rx_pr i_Top/rlrlr/rx_pd[1] i_Top/rlrlr/rx_pd[0] i_Top/rlrlr/rx_c1a i_Top/rlrlr/rx_c0a i_Top/rlrlr/rst i_Top/rlrlr/clk i_Top/rlrlr/cfg_dat[15] i_Top/rlrlr/cfg_dat[14] i_Top/rlrlr/cfg_dat[13] i_Top/rlrlr/cfg_dat[12] i_Top/rlrlr/cfg_dat[11] i_Top/rlrlr/cfg_dat[10] i_Top/rlrlr/cfg_dat[9] i_Top/rlrlr/cfg_dat[8] i_Top/rlrlr/cfg_dat[7] i_Top/rlrlr/cfg_dat[6] i_Top/rlrlr/cfg_dat[5] i_Top/rlrlr/cfg_dat[4] i_Top/rlrlr/cfg_dat[3] i_Top/rlrlr/cfg_dat[2] i_Top/rlrlr/cfg_dat[1] i_Top/rlrlr/cfg_dat[0] i_Top/rlrlr/cfg_adr[10] i_Top/rlrlr/cfg_adr[9] i_Top/rlrlr/cfg_adr[8] i_Top/rlrlr/cfg_adr[7] i_Top/rlrlr/cfg_adr[6] i_Top/rlrlr/cfg_adr[5] i_Top/rlrlr/cfg_adr[4] i_Top/rlrlr/cfg_adr[3] i_Top/rlrlr/cfg_adr[2] i_Top/rlrlr/cfg_adr[1] i_Top/rlrlr/cfg_adr[0] i_Top/rlrr/tx_pa i_Top/rlrr/tx_c1d[31] i_Top/rlrr/tx_c1d[30] i_Top/rlrr/tx_c1d[29] i_Top/rlrr/tx_c1d[28] i_Top/rlrr/tx_c1d[27] i_Top/rlrr/tx_c1d[26] i_Top/rlrr/tx_c1d[25] i_Top/rlrr/tx_c1d[24] i_Top/rlrr/tx_c1d[23] i_Top/rlrr/tx_c1d[22] i_Top/rlrr/tx_c1d[21] i_Top/rlrr/tx_c1d[20] i_Top/rlrr/tx_c1d[19] i_Top/rlrr/tx_c1d[18] i_Top/rlrr/tx_c1d[17] i_Top/rlrr/tx_c1d[16] i_Top/rlrr/tx_c1d[15] i_Top/rlrr/tx_c1d[14] i_Top/rlrr/tx_c1d[13] i_Top/rlrr/tx_c1d[12] i_Top/rlrr/tx_c1d[11] i_Top/rlrr/tx_c1d[10] i_Top/rlrr/tx_c1d[9] i_Top/rlrr/tx_c1d[8] i_Top/rlrr/tx_c1d[7] i_Top/rlrr/tx_c1d[6] i_Top/rlrr/tx_c1d[5] i_Top/rlrr/tx_c1d[4] i_Top/rlrr/tx_c1d[3] i_Top/rlrr/tx_c1d[2] i_Top/rlrr/tx_c1d[1] i_Top/rlrr/tx_c1d[0] i_Top/rlrr/tx_c0d[31] i_Top/rlrr/tx_c0d[30] i_Top/rlrr/tx_c0d[29] i_Top/rlrr/tx_c0d[28] i_Top/rlrr/tx_c0d[27] i_Top/rlrr/tx_c0d[26] i_Top/rlrr/tx_c0d[25] i_Top/rlrr/tx_c0d[24] i_Top/rlrr/tx_c0d[23] i_Top/rlrr/tx_c0d[22] i_Top/rlrr/tx_c0d[21] i_Top/rlrr/tx_c0d[20] i_Top/rlrr/tx_c0d[19] i_Top/rlrr/tx_c0d[18] i_Top/rlrr/tx_c0d[17] i_Top/rlrr/tx_c0d[16] i_Top/rlrr/tx_c0d[15] i_Top/rlrr/tx_c0d[14] i_Top/rlrr/tx_c0d[13] i_Top/rlrr/tx_c0d[12] i_Top/rlrr/tx_c0d[11] i_Top/rlrr/tx_c0d[10] i_Top/rlrr/tx_c0d[9] i_Top/rlrr/tx_c0d[8] i_Top/rlrr/tx_c0d[7] i_Top/rlrr/tx_c0d[6] i_Top/rlrr/tx_c0d[5] i_Top/rlrr/tx_c0d[4] i_Top/rlrr/tx_c0d[3] i_Top/rlrr/tx_c0d[2] i_Top/rlrr/tx_c0d[1] i_Top/rlrr/tx_c0d[0] i_Top/rlrr/slv_addr[10] i_Top/rlrr/slv_addr[9] i_Top/rlrr/slv_addr[8] i_Top/rlrr/slv_addr[7] i_Top/rlrr/slv_addr[6] i_Top/rlrr/slv_addr[5] i_Top/rlrr/slv_addr[4] i_Top/rlrr/slv_addr[3] i_Top/rlrr/slv_addr[2] i_Top/rlrr/slv_addr[1] i_Top/rlrr/slv_addr[0] i_Top/rlrr/rx_pr i_Top/rlrr/rx_pd[1] i_Top/rlrr/rx_pd[0] i_Top/rlrr/rx_c1a i_Top/rlrr/rx_c0a i_Top/rlrr/rst i_Top/rlrr/clk i_Top/rlrr/cfg_dat[15] i_Top/rlrr/cfg_dat[14] i_Top/rlrr/cfg_dat[13] i_Top/rlrr/cfg_dat[12] i_Top/rlrr/cfg_dat[11] i_Top/rlrr/cfg_dat[10] i_Top/rlrr/cfg_dat[9] i_Top/rlrr/cfg_dat[8] i_Top/rlrr/cfg_dat[7] i_Top/rlrr/cfg_dat[6] i_Top/rlrr/cfg_dat[5] i_Top/rlrr/cfg_dat[4] i_Top/rlrr/cfg_dat[3] i_Top/rlrr/cfg_dat[2] i_Top/rlrr/cfg_dat[1] i_Top/rlrr/cfg_dat[0] i_Top/rlrr/cfg_adr[10] i_Top/rlrr/cfg_adr[9] i_Top/rlrr/cfg_adr[8] i_Top/rlrr/cfg_adr[7] i_Top/rlrr/cfg_adr[6] i_Top/rlrr/cfg_adr[5] i_Top/rlrr/cfg_adr[4] i_Top/rlrr/cfg_adr[3] i_Top/rlrr/cfg_adr[2] i_Top/rlrr/cfg_adr[1] i_Top/rlrr/cfg_adr[0] i_Top/rlrrl/tx_pa i_Top/rlrrl/tx_c1d[31] i_Top/rlrrl/tx_c1d[30] i_Top/rlrrl/tx_c1d[29] i_Top/rlrrl/tx_c1d[28] i_Top/rlrrl/tx_c1d[27] i_Top/rlrrl/tx_c1d[26] i_Top/rlrrl/tx_c1d[25] i_Top/rlrrl/tx_c1d[24] i_Top/rlrrl/tx_c1d[23] i_Top/rlrrl/tx_c1d[22] i_Top/rlrrl/tx_c1d[21] i_Top/rlrrl/tx_c1d[20] i_Top/rlrrl/tx_c1d[19] i_Top/rlrrl/tx_c1d[18] i_Top/rlrrl/tx_c1d[17] i_Top/rlrrl/tx_c1d[16] i_Top/rlrrl/tx_c1d[15] i_Top/rlrrl/tx_c1d[14] i_Top/rlrrl/tx_c1d[13] i_Top/rlrrl/tx_c1d[12] i_Top/rlrrl/tx_c1d[11] i_Top/rlrrl/tx_c1d[10] i_Top/rlrrl/tx_c1d[9] i_Top/rlrrl/tx_c1d[8] i_Top/rlrrl/tx_c1d[7] i_Top/rlrrl/tx_c1d[6] i_Top/rlrrl/tx_c1d[5] i_Top/rlrrl/tx_c1d[4] i_Top/rlrrl/tx_c1d[3] i_Top/rlrrl/tx_c1d[2] i_Top/rlrrl/tx_c1d[1] i_Top/rlrrl/tx_c1d[0] i_Top/rlrrl/tx_c0d[31] i_Top/rlrrl/tx_c0d[30] i_Top/rlrrl/tx_c0d[29] i_Top/rlrrl/tx_c0d[28] i_Top/rlrrl/tx_c0d[27] i_Top/rlrrl/tx_c0d[26] i_Top/rlrrl/tx_c0d[25] i_Top/rlrrl/tx_c0d[24] i_Top/rlrrl/tx_c0d[23] i_Top/rlrrl/tx_c0d[22] i_Top/rlrrl/tx_c0d[21] i_Top/rlrrl/tx_c0d[20] i_Top/rlrrl/tx_c0d[19] i_Top/rlrrl/tx_c0d[18] i_Top/rlrrl/tx_c0d[17] i_Top/rlrrl/tx_c0d[16] i_Top/rlrrl/tx_c0d[15] i_Top/rlrrl/tx_c0d[14] i_Top/rlrrl/tx_c0d[13] i_Top/rlrrl/tx_c0d[12] i_Top/rlrrl/tx_c0d[11] i_Top/rlrrl/tx_c0d[10] i_Top/rlrrl/tx_c0d[9] i_Top/rlrrl/tx_c0d[8] i_Top/rlrrl/tx_c0d[7] i_Top/rlrrl/tx_c0d[6] i_Top/rlrrl/tx_c0d[5] i_Top/rlrrl/tx_c0d[4] i_Top/rlrrl/tx_c0d[3] i_Top/rlrrl/tx_c0d[2] i_Top/rlrrl/tx_c0d[1] i_Top/rlrrl/tx_c0d[0] i_Top/rlrrl/slv_addr[10] i_Top/rlrrl/slv_addr[9] i_Top/rlrrl/slv_addr[8] i_Top/rlrrl/slv_addr[7] i_Top/rlrrl/slv_addr[6] i_Top/rlrrl/slv_addr[5] i_Top/rlrrl/slv_addr[4] i_Top/rlrrl/slv_addr[3] i_Top/rlrrl/slv_addr[2] i_Top/rlrrl/slv_addr[1] i_Top/rlrrl/slv_addr[0] i_Top/rlrrl/rx_pr i_Top/rlrrl/rx_pd[1] i_Top/rlrrl/rx_pd[0] i_Top/rlrrl/rx_c1a i_Top/rlrrl/rx_c0a i_Top/rlrrl/rst i_Top/rlrrl/clk i_Top/rlrrl/cfg_dat[15] i_Top/rlrrl/cfg_dat[14] i_Top/rlrrl/cfg_dat[13] i_Top/rlrrl/cfg_dat[12] i_Top/rlrrl/cfg_dat[11] i_Top/rlrrl/cfg_dat[10] i_Top/rlrrl/cfg_dat[9] i_Top/rlrrl/cfg_dat[8] i_Top/rlrrl/cfg_dat[7] i_Top/rlrrl/cfg_dat[6] i_Top/rlrrl/cfg_dat[5] i_Top/rlrrl/cfg_dat[4] i_Top/rlrrl/cfg_dat[3] i_Top/rlrrl/cfg_dat[2] i_Top/rlrrl/cfg_dat[1] i_Top/rlrrl/cfg_dat[0] i_Top/rlrrl/cfg_adr[10] i_Top/rlrrl/cfg_adr[9] i_Top/rlrrl/cfg_adr[8] i_Top/rlrrl/cfg_adr[7] i_Top/rlrrl/cfg_adr[6] i_Top/rlrrl/cfg_adr[5] i_Top/rlrrl/cfg_adr[4] i_Top/rlrrl/cfg_adr[3] i_Top/rlrrl/cfg_adr[2] i_Top/rlrrl/cfg_adr[1] i_Top/rlrrl/cfg_adr[0] i_Top/rlrrr/tx_pa i_Top/rlrrr/tx_c1d[31] i_Top/rlrrr/tx_c1d[30] i_Top/rlrrr/tx_c1d[29] i_Top/rlrrr/tx_c1d[28] i_Top/rlrrr/tx_c1d[27] i_Top/rlrrr/tx_c1d[26] i_Top/rlrrr/tx_c1d[25] i_Top/rlrrr/tx_c1d[24] i_Top/rlrrr/tx_c1d[23] i_Top/rlrrr/tx_c1d[22] i_Top/rlrrr/tx_c1d[21] i_Top/rlrrr/tx_c1d[20] i_Top/rlrrr/tx_c1d[19] i_Top/rlrrr/tx_c1d[18] i_Top/rlrrr/tx_c1d[17] i_Top/rlrrr/tx_c1d[16] i_Top/rlrrr/tx_c1d[15] i_Top/rlrrr/tx_c1d[14] i_Top/rlrrr/tx_c1d[13] i_Top/rlrrr/tx_c1d[12] i_Top/rlrrr/tx_c1d[11] i_Top/rlrrr/tx_c1d[10] i_Top/rlrrr/tx_c1d[9] i_Top/rlrrr/tx_c1d[8] i_Top/rlrrr/tx_c1d[7] i_Top/rlrrr/tx_c1d[6] i_Top/rlrrr/tx_c1d[5] i_Top/rlrrr/tx_c1d[4] i_Top/rlrrr/tx_c1d[3] i_Top/rlrrr/tx_c1d[2] i_Top/rlrrr/tx_c1d[1] i_Top/rlrrr/tx_c1d[0] i_Top/rlrrr/tx_c0d[31] i_Top/rlrrr/tx_c0d[30] i_Top/rlrrr/tx_c0d[29] i_Top/rlrrr/tx_c0d[28] i_Top/rlrrr/tx_c0d[27] i_Top/rlrrr/tx_c0d[26] i_Top/rlrrr/tx_c0d[25] i_Top/rlrrr/tx_c0d[24] i_Top/rlrrr/tx_c0d[23] i_Top/rlrrr/tx_c0d[22] i_Top/rlrrr/tx_c0d[21] i_Top/rlrrr/tx_c0d[20] i_Top/rlrrr/tx_c0d[19] i_Top/rlrrr/tx_c0d[18] i_Top/rlrrr/tx_c0d[17] i_Top/rlrrr/tx_c0d[16] i_Top/rlrrr/tx_c0d[15] i_Top/rlrrr/tx_c0d[14] i_Top/rlrrr/tx_c0d[13] i_Top/rlrrr/tx_c0d[12] i_Top/rlrrr/tx_c0d[11] i_Top/rlrrr/tx_c0d[10] i_Top/rlrrr/tx_c0d[9] i_Top/rlrrr/tx_c0d[8] i_Top/rlrrr/tx_c0d[7] i_Top/rlrrr/tx_c0d[6] i_Top/rlrrr/tx_c0d[5] i_Top/rlrrr/tx_c0d[4] i_Top/rlrrr/tx_c0d[3] i_Top/rlrrr/tx_c0d[2] i_Top/rlrrr/tx_c0d[1] i_Top/rlrrr/tx_c0d[0] i_Top/rlrrr/slv_addr[10] i_Top/rlrrr/slv_addr[9] i_Top/rlrrr/slv_addr[8] i_Top/rlrrr/slv_addr[7] i_Top/rlrrr/slv_addr[6] i_Top/rlrrr/slv_addr[5] i_Top/rlrrr/slv_addr[4] i_Top/rlrrr/slv_addr[3] i_Top/rlrrr/slv_addr[2] i_Top/rlrrr/slv_addr[1] i_Top/rlrrr/slv_addr[0] i_Top/rlrrr/rx_pr i_Top/rlrrr/rx_pd[1]}]
append_to_collection __coll_11 [get_pins {i_Top/rlrrr/rx_pd[0] i_Top/rlrrr/rx_c1a i_Top/rlrrr/rx_c0a i_Top/rlrrr/rst i_Top/rlrrr/clk i_Top/rlrrr/cfg_dat[15] i_Top/rlrrr/cfg_dat[14] i_Top/rlrrr/cfg_dat[13] i_Top/rlrrr/cfg_dat[12] i_Top/rlrrr/cfg_dat[11] i_Top/rlrrr/cfg_dat[10] i_Top/rlrrr/cfg_dat[9] i_Top/rlrrr/cfg_dat[8] i_Top/rlrrr/cfg_dat[7] i_Top/rlrrr/cfg_dat[6] i_Top/rlrrr/cfg_dat[5] i_Top/rlrrr/cfg_dat[4] i_Top/rlrrr/cfg_dat[3] i_Top/rlrrr/cfg_dat[2] i_Top/rlrrr/cfg_dat[1] i_Top/rlrrr/cfg_dat[0] i_Top/rlrrr/cfg_adr[10] i_Top/rlrrr/cfg_adr[9] i_Top/rlrrr/cfg_adr[8] i_Top/rlrrr/cfg_adr[7] i_Top/rlrrr/cfg_adr[6] i_Top/rlrrr/cfg_adr[5] i_Top/rlrrr/cfg_adr[4] i_Top/rlrrr/cfg_adr[3] i_Top/rlrrr/cfg_adr[2] i_Top/rlrrr/cfg_adr[1] i_Top/rlrrr/cfg_adr[0] i_Top/rr/tx_pa i_Top/rr/tx_c1d[31] i_Top/rr/tx_c1d[30] i_Top/rr/tx_c1d[29] i_Top/rr/tx_c1d[28] i_Top/rr/tx_c1d[27] i_Top/rr/tx_c1d[26] i_Top/rr/tx_c1d[25] i_Top/rr/tx_c1d[24] i_Top/rr/tx_c1d[23] i_Top/rr/tx_c1d[22] i_Top/rr/tx_c1d[21] i_Top/rr/tx_c1d[20] i_Top/rr/tx_c1d[19] i_Top/rr/tx_c1d[18] i_Top/rr/tx_c1d[17] i_Top/rr/tx_c1d[16] i_Top/rr/tx_c1d[15] i_Top/rr/tx_c1d[14] i_Top/rr/tx_c1d[13] i_Top/rr/tx_c1d[12] i_Top/rr/tx_c1d[11] i_Top/rr/tx_c1d[10] i_Top/rr/tx_c1d[9] i_Top/rr/tx_c1d[8] i_Top/rr/tx_c1d[7] i_Top/rr/tx_c1d[6] i_Top/rr/tx_c1d[5] i_Top/rr/tx_c1d[4] i_Top/rr/tx_c1d[3] i_Top/rr/tx_c1d[2] i_Top/rr/tx_c1d[1] i_Top/rr/tx_c1d[0] i_Top/rr/tx_c0d[31] i_Top/rr/tx_c0d[30] i_Top/rr/tx_c0d[29] i_Top/rr/tx_c0d[28] i_Top/rr/tx_c0d[27] i_Top/rr/tx_c0d[26] i_Top/rr/tx_c0d[25] i_Top/rr/tx_c0d[24] i_Top/rr/tx_c0d[23] i_Top/rr/tx_c0d[22] i_Top/rr/tx_c0d[21] i_Top/rr/tx_c0d[20] i_Top/rr/tx_c0d[19] i_Top/rr/tx_c0d[18] i_Top/rr/tx_c0d[17] i_Top/rr/tx_c0d[16] i_Top/rr/tx_c0d[15] i_Top/rr/tx_c0d[14] i_Top/rr/tx_c0d[13] i_Top/rr/tx_c0d[12] i_Top/rr/tx_c0d[11] i_Top/rr/tx_c0d[10] i_Top/rr/tx_c0d[9] i_Top/rr/tx_c0d[8] i_Top/rr/tx_c0d[7] i_Top/rr/tx_c0d[6] i_Top/rr/tx_c0d[5] i_Top/rr/tx_c0d[4] i_Top/rr/tx_c0d[3] i_Top/rr/tx_c0d[2] i_Top/rr/tx_c0d[1] i_Top/rr/tx_c0d[0] i_Top/rr/slv_addr[10] i_Top/rr/slv_addr[9] i_Top/rr/slv_addr[8] i_Top/rr/slv_addr[7] i_Top/rr/slv_addr[6] i_Top/rr/slv_addr[5] i_Top/rr/slv_addr[4] i_Top/rr/slv_addr[3] i_Top/rr/slv_addr[2] i_Top/rr/slv_addr[1] i_Top/rr/slv_addr[0] i_Top/rr/rx_pr i_Top/rr/rx_pd[1] i_Top/rr/rx_pd[0] i_Top/rr/rx_c1a i_Top/rr/rx_c0a i_Top/rr/rst i_Top/rr/clk i_Top/rr/cfg_dat[15] i_Top/rr/cfg_dat[14] i_Top/rr/cfg_dat[13] i_Top/rr/cfg_dat[12] i_Top/rr/cfg_dat[11] i_Top/rr/cfg_dat[10] i_Top/rr/cfg_dat[9] i_Top/rr/cfg_dat[8] i_Top/rr/cfg_dat[7] i_Top/rr/cfg_dat[6] i_Top/rr/cfg_dat[5] i_Top/rr/cfg_dat[4] i_Top/rr/cfg_dat[3] i_Top/rr/cfg_dat[2] i_Top/rr/cfg_dat[1] i_Top/rr/cfg_dat[0] i_Top/rr/cfg_adr[10] i_Top/rr/cfg_adr[9] i_Top/rr/cfg_adr[8] i_Top/rr/cfg_adr[7] i_Top/rr/cfg_adr[6] i_Top/rr/cfg_adr[5] i_Top/rr/cfg_adr[4] i_Top/rr/cfg_adr[3] i_Top/rr/cfg_adr[2] i_Top/rr/cfg_adr[1] i_Top/rr/cfg_adr[0] i_Top/rrl/tx_pa i_Top/rrl/tx_c1d[31] i_Top/rrl/tx_c1d[30] i_Top/rrl/tx_c1d[29] i_Top/rrl/tx_c1d[28] i_Top/rrl/tx_c1d[27] i_Top/rrl/tx_c1d[26] i_Top/rrl/tx_c1d[25] i_Top/rrl/tx_c1d[24] i_Top/rrl/tx_c1d[23] i_Top/rrl/tx_c1d[22] i_Top/rrl/tx_c1d[21] i_Top/rrl/tx_c1d[20] i_Top/rrl/tx_c1d[19] i_Top/rrl/tx_c1d[18] i_Top/rrl/tx_c1d[17] i_Top/rrl/tx_c1d[16] i_Top/rrl/tx_c1d[15] i_Top/rrl/tx_c1d[14] i_Top/rrl/tx_c1d[13] i_Top/rrl/tx_c1d[12] i_Top/rrl/tx_c1d[11] i_Top/rrl/tx_c1d[10] i_Top/rrl/tx_c1d[9] i_Top/rrl/tx_c1d[8] i_Top/rrl/tx_c1d[7] i_Top/rrl/tx_c1d[6] i_Top/rrl/tx_c1d[5] i_Top/rrl/tx_c1d[4] i_Top/rrl/tx_c1d[3] i_Top/rrl/tx_c1d[2] i_Top/rrl/tx_c1d[1] i_Top/rrl/tx_c1d[0] i_Top/rrl/tx_c0d[31] i_Top/rrl/tx_c0d[30] i_Top/rrl/tx_c0d[29] i_Top/rrl/tx_c0d[28] i_Top/rrl/tx_c0d[27] i_Top/rrl/tx_c0d[26] i_Top/rrl/tx_c0d[25] i_Top/rrl/tx_c0d[24] i_Top/rrl/tx_c0d[23] i_Top/rrl/tx_c0d[22] i_Top/rrl/tx_c0d[21] i_Top/rrl/tx_c0d[20] i_Top/rrl/tx_c0d[19] i_Top/rrl/tx_c0d[18] i_Top/rrl/tx_c0d[17] i_Top/rrl/tx_c0d[16] i_Top/rrl/tx_c0d[15] i_Top/rrl/tx_c0d[14] i_Top/rrl/tx_c0d[13] i_Top/rrl/tx_c0d[12] i_Top/rrl/tx_c0d[11] i_Top/rrl/tx_c0d[10] i_Top/rrl/tx_c0d[9] i_Top/rrl/tx_c0d[8] i_Top/rrl/tx_c0d[7] i_Top/rrl/tx_c0d[6] i_Top/rrl/tx_c0d[5] i_Top/rrl/tx_c0d[4] i_Top/rrl/tx_c0d[3] i_Top/rrl/tx_c0d[2] i_Top/rrl/tx_c0d[1] i_Top/rrl/tx_c0d[0] i_Top/rrl/slv_addr[10] i_Top/rrl/slv_addr[9] i_Top/rrl/slv_addr[8] i_Top/rrl/slv_addr[7] i_Top/rrl/slv_addr[6] i_Top/rrl/slv_addr[5] i_Top/rrl/slv_addr[4] i_Top/rrl/slv_addr[3] i_Top/rrl/slv_addr[2] i_Top/rrl/slv_addr[1] i_Top/rrl/slv_addr[0] i_Top/rrl/rx_pr i_Top/rrl/rx_pd[1] i_Top/rrl/rx_pd[0] i_Top/rrl/rx_c1a i_Top/rrl/rx_c0a i_Top/rrl/rst i_Top/rrl/clk i_Top/rrl/cfg_dat[15] i_Top/rrl/cfg_dat[14] i_Top/rrl/cfg_dat[13] i_Top/rrl/cfg_dat[12] i_Top/rrl/cfg_dat[11] i_Top/rrl/cfg_dat[10] i_Top/rrl/cfg_dat[9] i_Top/rrl/cfg_dat[8] i_Top/rrl/cfg_dat[7] i_Top/rrl/cfg_dat[6] i_Top/rrl/cfg_dat[5] i_Top/rrl/cfg_dat[4] i_Top/rrl/cfg_dat[3] i_Top/rrl/cfg_dat[2] i_Top/rrl/cfg_dat[1] i_Top/rrl/cfg_dat[0] i_Top/rrl/cfg_adr[10] i_Top/rrl/cfg_adr[9] i_Top/rrl/cfg_adr[8] i_Top/rrl/cfg_adr[7] i_Top/rrl/cfg_adr[6] i_Top/rrl/cfg_adr[5] i_Top/rrl/cfg_adr[4] i_Top/rrl/cfg_adr[3] i_Top/rrl/cfg_adr[2] i_Top/rrl/cfg_adr[1] i_Top/rrl/cfg_adr[0] i_Top/rrll/tx_pa i_Top/rrll/tx_c1d[31] i_Top/rrll/tx_c1d[30] i_Top/rrll/tx_c1d[29] i_Top/rrll/tx_c1d[28] i_Top/rrll/tx_c1d[27] i_Top/rrll/tx_c1d[26] i_Top/rrll/tx_c1d[25] i_Top/rrll/tx_c1d[24] i_Top/rrll/tx_c1d[23] i_Top/rrll/tx_c1d[22] i_Top/rrll/tx_c1d[21] i_Top/rrll/tx_c1d[20] i_Top/rrll/tx_c1d[19] i_Top/rrll/tx_c1d[18] i_Top/rrll/tx_c1d[17] i_Top/rrll/tx_c1d[16] i_Top/rrll/tx_c1d[15] i_Top/rrll/tx_c1d[14] i_Top/rrll/tx_c1d[13] i_Top/rrll/tx_c1d[12] i_Top/rrll/tx_c1d[11] i_Top/rrll/tx_c1d[10] i_Top/rrll/tx_c1d[9] i_Top/rrll/tx_c1d[8] i_Top/rrll/tx_c1d[7] i_Top/rrll/tx_c1d[6] i_Top/rrll/tx_c1d[5] i_Top/rrll/tx_c1d[4] i_Top/rrll/tx_c1d[3] i_Top/rrll/tx_c1d[2] i_Top/rrll/tx_c1d[1] i_Top/rrll/tx_c1d[0] i_Top/rrll/tx_c0d[31] i_Top/rrll/tx_c0d[30] i_Top/rrll/tx_c0d[29] i_Top/rrll/tx_c0d[28] i_Top/rrll/tx_c0d[27] i_Top/rrll/tx_c0d[26] i_Top/rrll/tx_c0d[25] i_Top/rrll/tx_c0d[24] i_Top/rrll/tx_c0d[23] i_Top/rrll/tx_c0d[22] i_Top/rrll/tx_c0d[21] i_Top/rrll/tx_c0d[20] i_Top/rrll/tx_c0d[19] i_Top/rrll/tx_c0d[18] i_Top/rrll/tx_c0d[17] i_Top/rrll/tx_c0d[16] i_Top/rrll/tx_c0d[15] i_Top/rrll/tx_c0d[14] i_Top/rrll/tx_c0d[13] i_Top/rrll/tx_c0d[12] i_Top/rrll/tx_c0d[11] i_Top/rrll/tx_c0d[10] i_Top/rrll/tx_c0d[9] i_Top/rrll/tx_c0d[8] i_Top/rrll/tx_c0d[7] i_Top/rrll/tx_c0d[6] i_Top/rrll/tx_c0d[5] i_Top/rrll/tx_c0d[4] i_Top/rrll/tx_c0d[3] i_Top/rrll/tx_c0d[2] i_Top/rrll/tx_c0d[1] i_Top/rrll/tx_c0d[0] i_Top/rrll/slv_addr[10] i_Top/rrll/slv_addr[9] i_Top/rrll/slv_addr[8] i_Top/rrll/slv_addr[7] i_Top/rrll/slv_addr[6] i_Top/rrll/slv_addr[5] i_Top/rrll/slv_addr[4] i_Top/rrll/slv_addr[3] i_Top/rrll/slv_addr[2] i_Top/rrll/slv_addr[1] i_Top/rrll/slv_addr[0] i_Top/rrll/rx_pr i_Top/rrll/rx_pd[1] i_Top/rrll/rx_pd[0] i_Top/rrll/rx_c1a i_Top/rrll/rx_c0a i_Top/rrll/rst i_Top/rrll/clk i_Top/rrll/cfg_dat[15] i_Top/rrll/cfg_dat[14] i_Top/rrll/cfg_dat[13] i_Top/rrll/cfg_dat[12] i_Top/rrll/cfg_dat[11] i_Top/rrll/cfg_dat[10] i_Top/rrll/cfg_dat[9] i_Top/rrll/cfg_dat[8] i_Top/rrll/cfg_dat[7] i_Top/rrll/cfg_dat[6] i_Top/rrll/cfg_dat[5] i_Top/rrll/cfg_dat[4] i_Top/rrll/cfg_dat[3] i_Top/rrll/cfg_dat[2] i_Top/rrll/cfg_dat[1] i_Top/rrll/cfg_dat[0] i_Top/rrll/cfg_adr[10] i_Top/rrll/cfg_adr[9] i_Top/rrll/cfg_adr[8] i_Top/rrll/cfg_adr[7] i_Top/rrll/cfg_adr[6] i_Top/rrll/cfg_adr[5] i_Top/rrll/cfg_adr[4] i_Top/rrll/cfg_adr[3] i_Top/rrll/cfg_adr[2]}]
append_to_collection __coll_11 [get_pins {i_Top/rrll/cfg_adr[1] i_Top/rrll/cfg_adr[0] i_Top/rrlll/tx_pa i_Top/rrlll/tx_c1d[31] i_Top/rrlll/tx_c1d[30] i_Top/rrlll/tx_c1d[29] i_Top/rrlll/tx_c1d[28] i_Top/rrlll/tx_c1d[27] i_Top/rrlll/tx_c1d[26] i_Top/rrlll/tx_c1d[25] i_Top/rrlll/tx_c1d[24] i_Top/rrlll/tx_c1d[23] i_Top/rrlll/tx_c1d[22] i_Top/rrlll/tx_c1d[21] i_Top/rrlll/tx_c1d[20] i_Top/rrlll/tx_c1d[19] i_Top/rrlll/tx_c1d[18] i_Top/rrlll/tx_c1d[17] i_Top/rrlll/tx_c1d[16] i_Top/rrlll/tx_c1d[15] i_Top/rrlll/tx_c1d[14] i_Top/rrlll/tx_c1d[13] i_Top/rrlll/tx_c1d[12] i_Top/rrlll/tx_c1d[11] i_Top/rrlll/tx_c1d[10] i_Top/rrlll/tx_c1d[9] i_Top/rrlll/tx_c1d[8] i_Top/rrlll/tx_c1d[7] i_Top/rrlll/tx_c1d[6] i_Top/rrlll/tx_c1d[5] i_Top/rrlll/tx_c1d[4] i_Top/rrlll/tx_c1d[3] i_Top/rrlll/tx_c1d[2] i_Top/rrlll/tx_c1d[1] i_Top/rrlll/tx_c1d[0] i_Top/rrlll/tx_c0d[31] i_Top/rrlll/tx_c0d[30] i_Top/rrlll/tx_c0d[29] i_Top/rrlll/tx_c0d[28] i_Top/rrlll/tx_c0d[27] i_Top/rrlll/tx_c0d[26] i_Top/rrlll/tx_c0d[25] i_Top/rrlll/tx_c0d[24] i_Top/rrlll/tx_c0d[23] i_Top/rrlll/tx_c0d[22] i_Top/rrlll/tx_c0d[21] i_Top/rrlll/tx_c0d[20] i_Top/rrlll/tx_c0d[19] i_Top/rrlll/tx_c0d[18] i_Top/rrlll/tx_c0d[17] i_Top/rrlll/tx_c0d[16] i_Top/rrlll/tx_c0d[15] i_Top/rrlll/tx_c0d[14] i_Top/rrlll/tx_c0d[13] i_Top/rrlll/tx_c0d[12] i_Top/rrlll/tx_c0d[11] i_Top/rrlll/tx_c0d[10] i_Top/rrlll/tx_c0d[9] i_Top/rrlll/tx_c0d[8] i_Top/rrlll/tx_c0d[7] i_Top/rrlll/tx_c0d[6] i_Top/rrlll/tx_c0d[5] i_Top/rrlll/tx_c0d[4] i_Top/rrlll/tx_c0d[3] i_Top/rrlll/tx_c0d[2] i_Top/rrlll/tx_c0d[1] i_Top/rrlll/tx_c0d[0] i_Top/rrlll/slv_addr[10] i_Top/rrlll/slv_addr[9] i_Top/rrlll/slv_addr[8] i_Top/rrlll/slv_addr[7] i_Top/rrlll/slv_addr[6] i_Top/rrlll/slv_addr[5] i_Top/rrlll/slv_addr[4] i_Top/rrlll/slv_addr[3] i_Top/rrlll/slv_addr[2] i_Top/rrlll/slv_addr[1] i_Top/rrlll/slv_addr[0] i_Top/rrlll/rx_pr i_Top/rrlll/rx_pd[1] i_Top/rrlll/rx_pd[0] i_Top/rrlll/rx_c1a i_Top/rrlll/rx_c0a i_Top/rrlll/rst i_Top/rrlll/clk i_Top/rrlll/cfg_dat[15] i_Top/rrlll/cfg_dat[14] i_Top/rrlll/cfg_dat[13] i_Top/rrlll/cfg_dat[12] i_Top/rrlll/cfg_dat[11] i_Top/rrlll/cfg_dat[10] i_Top/rrlll/cfg_dat[9] i_Top/rrlll/cfg_dat[8] i_Top/rrlll/cfg_dat[7] i_Top/rrlll/cfg_dat[6] i_Top/rrlll/cfg_dat[5] i_Top/rrlll/cfg_dat[4] i_Top/rrlll/cfg_dat[3] i_Top/rrlll/cfg_dat[2] i_Top/rrlll/cfg_dat[1] i_Top/rrlll/cfg_dat[0] i_Top/rrlll/cfg_adr[10] i_Top/rrlll/cfg_adr[9] i_Top/rrlll/cfg_adr[8] i_Top/rrlll/cfg_adr[7] i_Top/rrlll/cfg_adr[6] i_Top/rrlll/cfg_adr[5] i_Top/rrlll/cfg_adr[4] i_Top/rrlll/cfg_adr[3] i_Top/rrlll/cfg_adr[2] i_Top/rrlll/cfg_adr[1] i_Top/rrlll/cfg_adr[0] i_Top/rrllr/tx_pa i_Top/rrllr/tx_c1d[31] i_Top/rrllr/tx_c1d[30] i_Top/rrllr/tx_c1d[29] i_Top/rrllr/tx_c1d[28] i_Top/rrllr/tx_c1d[27] i_Top/rrllr/tx_c1d[26] i_Top/rrllr/tx_c1d[25] i_Top/rrllr/tx_c1d[24] i_Top/rrllr/tx_c1d[23] i_Top/rrllr/tx_c1d[22] i_Top/rrllr/tx_c1d[21] i_Top/rrllr/tx_c1d[20] i_Top/rrllr/tx_c1d[19] i_Top/rrllr/tx_c1d[18] i_Top/rrllr/tx_c1d[17] i_Top/rrllr/tx_c1d[16] i_Top/rrllr/tx_c1d[15] i_Top/rrllr/tx_c1d[14] i_Top/rrllr/tx_c1d[13] i_Top/rrllr/tx_c1d[12] i_Top/rrllr/tx_c1d[11] i_Top/rrllr/tx_c1d[10] i_Top/rrllr/tx_c1d[9] i_Top/rrllr/tx_c1d[8] i_Top/rrllr/tx_c1d[7] i_Top/rrllr/tx_c1d[6] i_Top/rrllr/tx_c1d[5] i_Top/rrllr/tx_c1d[4] i_Top/rrllr/tx_c1d[3] i_Top/rrllr/tx_c1d[2] i_Top/rrllr/tx_c1d[1] i_Top/rrllr/tx_c1d[0] i_Top/rrllr/tx_c0d[31] i_Top/rrllr/tx_c0d[30] i_Top/rrllr/tx_c0d[29] i_Top/rrllr/tx_c0d[28] i_Top/rrllr/tx_c0d[27] i_Top/rrllr/tx_c0d[26] i_Top/rrllr/tx_c0d[25] i_Top/rrllr/tx_c0d[24] i_Top/rrllr/tx_c0d[23] i_Top/rrllr/tx_c0d[22] i_Top/rrllr/tx_c0d[21] i_Top/rrllr/tx_c0d[20] i_Top/rrllr/tx_c0d[19] i_Top/rrllr/tx_c0d[18] i_Top/rrllr/tx_c0d[17] i_Top/rrllr/tx_c0d[16] i_Top/rrllr/tx_c0d[15] i_Top/rrllr/tx_c0d[14] i_Top/rrllr/tx_c0d[13] i_Top/rrllr/tx_c0d[12] i_Top/rrllr/tx_c0d[11] i_Top/rrllr/tx_c0d[10] i_Top/rrllr/tx_c0d[9] i_Top/rrllr/tx_c0d[8] i_Top/rrllr/tx_c0d[7] i_Top/rrllr/tx_c0d[6] i_Top/rrllr/tx_c0d[5] i_Top/rrllr/tx_c0d[4] i_Top/rrllr/tx_c0d[3] i_Top/rrllr/tx_c0d[2] i_Top/rrllr/tx_c0d[1] i_Top/rrllr/tx_c0d[0] i_Top/rrllr/slv_addr[10] i_Top/rrllr/slv_addr[9] i_Top/rrllr/slv_addr[8] i_Top/rrllr/slv_addr[7] i_Top/rrllr/slv_addr[6] i_Top/rrllr/slv_addr[5] i_Top/rrllr/slv_addr[4] i_Top/rrllr/slv_addr[3] i_Top/rrllr/slv_addr[2] i_Top/rrllr/slv_addr[1] i_Top/rrllr/slv_addr[0] i_Top/rrllr/rx_pr i_Top/rrllr/rx_pd[1] i_Top/rrllr/rx_pd[0] i_Top/rrllr/rx_c1a i_Top/rrllr/rx_c0a i_Top/rrllr/rst i_Top/rrllr/clk i_Top/rrllr/cfg_dat[15] i_Top/rrllr/cfg_dat[14] i_Top/rrllr/cfg_dat[13] i_Top/rrllr/cfg_dat[12] i_Top/rrllr/cfg_dat[11] i_Top/rrllr/cfg_dat[10] i_Top/rrllr/cfg_dat[9] i_Top/rrllr/cfg_dat[8] i_Top/rrllr/cfg_dat[7] i_Top/rrllr/cfg_dat[6] i_Top/rrllr/cfg_dat[5] i_Top/rrllr/cfg_dat[4] i_Top/rrllr/cfg_dat[3] i_Top/rrllr/cfg_dat[2] i_Top/rrllr/cfg_dat[1] i_Top/rrllr/cfg_dat[0] i_Top/rrllr/cfg_adr[10] i_Top/rrllr/cfg_adr[9] i_Top/rrllr/cfg_adr[8] i_Top/rrllr/cfg_adr[7] i_Top/rrllr/cfg_adr[6] i_Top/rrllr/cfg_adr[5] i_Top/rrllr/cfg_adr[4] i_Top/rrllr/cfg_adr[3] i_Top/rrllr/cfg_adr[2] i_Top/rrllr/cfg_adr[1] i_Top/rrllr/cfg_adr[0] i_Top/rrlr/tx_pa i_Top/rrlr/tx_c1d[31] i_Top/rrlr/tx_c1d[30] i_Top/rrlr/tx_c1d[29] i_Top/rrlr/tx_c1d[28] i_Top/rrlr/tx_c1d[27] i_Top/rrlr/tx_c1d[26] i_Top/rrlr/tx_c1d[25] i_Top/rrlr/tx_c1d[24] i_Top/rrlr/tx_c1d[23] i_Top/rrlr/tx_c1d[22] i_Top/rrlr/tx_c1d[21] i_Top/rrlr/tx_c1d[20] i_Top/rrlr/tx_c1d[19] i_Top/rrlr/tx_c1d[18] i_Top/rrlr/tx_c1d[17] i_Top/rrlr/tx_c1d[16] i_Top/rrlr/tx_c1d[15] i_Top/rrlr/tx_c1d[14] i_Top/rrlr/tx_c1d[13] i_Top/rrlr/tx_c1d[12] i_Top/rrlr/tx_c1d[11] i_Top/rrlr/tx_c1d[10] i_Top/rrlr/tx_c1d[9] i_Top/rrlr/tx_c1d[8] i_Top/rrlr/tx_c1d[7] i_Top/rrlr/tx_c1d[6] i_Top/rrlr/tx_c1d[5] i_Top/rrlr/tx_c1d[4] i_Top/rrlr/tx_c1d[3] i_Top/rrlr/tx_c1d[2] i_Top/rrlr/tx_c1d[1] i_Top/rrlr/tx_c1d[0] i_Top/rrlr/tx_c0d[31] i_Top/rrlr/tx_c0d[30] i_Top/rrlr/tx_c0d[29] i_Top/rrlr/tx_c0d[28] i_Top/rrlr/tx_c0d[27] i_Top/rrlr/tx_c0d[26] i_Top/rrlr/tx_c0d[25] i_Top/rrlr/tx_c0d[24] i_Top/rrlr/tx_c0d[23] i_Top/rrlr/tx_c0d[22] i_Top/rrlr/tx_c0d[21] i_Top/rrlr/tx_c0d[20] i_Top/rrlr/tx_c0d[19] i_Top/rrlr/tx_c0d[18] i_Top/rrlr/tx_c0d[17] i_Top/rrlr/tx_c0d[16] i_Top/rrlr/tx_c0d[15] i_Top/rrlr/tx_c0d[14] i_Top/rrlr/tx_c0d[13] i_Top/rrlr/tx_c0d[12] i_Top/rrlr/tx_c0d[11] i_Top/rrlr/tx_c0d[10] i_Top/rrlr/tx_c0d[9] i_Top/rrlr/tx_c0d[8] i_Top/rrlr/tx_c0d[7] i_Top/rrlr/tx_c0d[6] i_Top/rrlr/tx_c0d[5] i_Top/rrlr/tx_c0d[4] i_Top/rrlr/tx_c0d[3] i_Top/rrlr/tx_c0d[2] i_Top/rrlr/tx_c0d[1] i_Top/rrlr/tx_c0d[0] i_Top/rrlr/slv_addr[10] i_Top/rrlr/slv_addr[9] i_Top/rrlr/slv_addr[8] i_Top/rrlr/slv_addr[7] i_Top/rrlr/slv_addr[6] i_Top/rrlr/slv_addr[5] i_Top/rrlr/slv_addr[4] i_Top/rrlr/slv_addr[3] i_Top/rrlr/slv_addr[2] i_Top/rrlr/slv_addr[1] i_Top/rrlr/slv_addr[0] i_Top/rrlr/rx_pr i_Top/rrlr/rx_pd[1] i_Top/rrlr/rx_pd[0] i_Top/rrlr/rx_c1a i_Top/rrlr/rx_c0a i_Top/rrlr/rst i_Top/rrlr/clk i_Top/rrlr/cfg_dat[15] i_Top/rrlr/cfg_dat[14] i_Top/rrlr/cfg_dat[13] i_Top/rrlr/cfg_dat[12] i_Top/rrlr/cfg_dat[11] i_Top/rrlr/cfg_dat[10] i_Top/rrlr/cfg_dat[9] i_Top/rrlr/cfg_dat[8] i_Top/rrlr/cfg_dat[7] i_Top/rrlr/cfg_dat[6] i_Top/rrlr/cfg_dat[5] i_Top/rrlr/cfg_dat[4] i_Top/rrlr/cfg_dat[3] i_Top/rrlr/cfg_dat[2] i_Top/rrlr/cfg_dat[1] i_Top/rrlr/cfg_dat[0] i_Top/rrlr/cfg_adr[10] i_Top/rrlr/cfg_adr[9] i_Top/rrlr/cfg_adr[8] i_Top/rrlr/cfg_adr[7] i_Top/rrlr/cfg_adr[6] i_Top/rrlr/cfg_adr[5] i_Top/rrlr/cfg_adr[4] i_Top/rrlr/cfg_adr[3] i_Top/rrlr/cfg_adr[2] i_Top/rrlr/cfg_adr[1] i_Top/rrlr/cfg_adr[0] i_Top/rrlrl/tx_pa i_Top/rrlrl/tx_c1d[31] i_Top/rrlrl/tx_c1d[30] i_Top/rrlrl/tx_c1d[29]}]
append_to_collection __coll_11 [get_pins {i_Top/rrlrl/tx_c1d[28] i_Top/rrlrl/tx_c1d[27] i_Top/rrlrl/tx_c1d[26] i_Top/rrlrl/tx_c1d[25] i_Top/rrlrl/tx_c1d[24] i_Top/rrlrl/tx_c1d[23] i_Top/rrlrl/tx_c1d[22] i_Top/rrlrl/tx_c1d[21] i_Top/rrlrl/tx_c1d[20] i_Top/rrlrl/tx_c1d[19] i_Top/rrlrl/tx_c1d[18] i_Top/rrlrl/tx_c1d[17] i_Top/rrlrl/tx_c1d[16] i_Top/rrlrl/tx_c1d[15] i_Top/rrlrl/tx_c1d[14] i_Top/rrlrl/tx_c1d[13] i_Top/rrlrl/tx_c1d[12] i_Top/rrlrl/tx_c1d[11] i_Top/rrlrl/tx_c1d[10] i_Top/rrlrl/tx_c1d[9] i_Top/rrlrl/tx_c1d[8] i_Top/rrlrl/tx_c1d[7] i_Top/rrlrl/tx_c1d[6] i_Top/rrlrl/tx_c1d[5] i_Top/rrlrl/tx_c1d[4] i_Top/rrlrl/tx_c1d[3] i_Top/rrlrl/tx_c1d[2] i_Top/rrlrl/tx_c1d[1] i_Top/rrlrl/tx_c1d[0] i_Top/rrlrl/tx_c0d[31] i_Top/rrlrl/tx_c0d[30] i_Top/rrlrl/tx_c0d[29] i_Top/rrlrl/tx_c0d[28] i_Top/rrlrl/tx_c0d[27] i_Top/rrlrl/tx_c0d[26] i_Top/rrlrl/tx_c0d[25] i_Top/rrlrl/tx_c0d[24] i_Top/rrlrl/tx_c0d[23] i_Top/rrlrl/tx_c0d[22] i_Top/rrlrl/tx_c0d[21] i_Top/rrlrl/tx_c0d[20] i_Top/rrlrl/tx_c0d[19] i_Top/rrlrl/tx_c0d[18] i_Top/rrlrl/tx_c0d[17] i_Top/rrlrl/tx_c0d[16] i_Top/rrlrl/tx_c0d[15] i_Top/rrlrl/tx_c0d[14] i_Top/rrlrl/tx_c0d[13] i_Top/rrlrl/tx_c0d[12] i_Top/rrlrl/tx_c0d[11] i_Top/rrlrl/tx_c0d[10] i_Top/rrlrl/tx_c0d[9] i_Top/rrlrl/tx_c0d[8] i_Top/rrlrl/tx_c0d[7] i_Top/rrlrl/tx_c0d[6] i_Top/rrlrl/tx_c0d[5] i_Top/rrlrl/tx_c0d[4] i_Top/rrlrl/tx_c0d[3] i_Top/rrlrl/tx_c0d[2] i_Top/rrlrl/tx_c0d[1] i_Top/rrlrl/tx_c0d[0] i_Top/rrlrl/slv_addr[10] i_Top/rrlrl/slv_addr[9] i_Top/rrlrl/slv_addr[8] i_Top/rrlrl/slv_addr[7] i_Top/rrlrl/slv_addr[6] i_Top/rrlrl/slv_addr[5] i_Top/rrlrl/slv_addr[4] i_Top/rrlrl/slv_addr[3] i_Top/rrlrl/slv_addr[2] i_Top/rrlrl/slv_addr[1] i_Top/rrlrl/slv_addr[0] i_Top/rrlrl/rx_pr i_Top/rrlrl/rx_pd[1] i_Top/rrlrl/rx_pd[0] i_Top/rrlrl/rx_c1a i_Top/rrlrl/rx_c0a i_Top/rrlrl/rst i_Top/rrlrl/clk i_Top/rrlrl/cfg_dat[15] i_Top/rrlrl/cfg_dat[14] i_Top/rrlrl/cfg_dat[13] i_Top/rrlrl/cfg_dat[12] i_Top/rrlrl/cfg_dat[11] i_Top/rrlrl/cfg_dat[10] i_Top/rrlrl/cfg_dat[9] i_Top/rrlrl/cfg_dat[8] i_Top/rrlrl/cfg_dat[7] i_Top/rrlrl/cfg_dat[6] i_Top/rrlrl/cfg_dat[5] i_Top/rrlrl/cfg_dat[4] i_Top/rrlrl/cfg_dat[3] i_Top/rrlrl/cfg_dat[2] i_Top/rrlrl/cfg_dat[1] i_Top/rrlrl/cfg_dat[0] i_Top/rrlrl/cfg_adr[10] i_Top/rrlrl/cfg_adr[9] i_Top/rrlrl/cfg_adr[8] i_Top/rrlrl/cfg_adr[7] i_Top/rrlrl/cfg_adr[6] i_Top/rrlrl/cfg_adr[5] i_Top/rrlrl/cfg_adr[4] i_Top/rrlrl/cfg_adr[3] i_Top/rrlrl/cfg_adr[2] i_Top/rrlrl/cfg_adr[1] i_Top/rrlrl/cfg_adr[0] i_Top/rrlrr/tx_pa i_Top/rrlrr/tx_c1d[31] i_Top/rrlrr/tx_c1d[30] i_Top/rrlrr/tx_c1d[29] i_Top/rrlrr/tx_c1d[28] i_Top/rrlrr/tx_c1d[27] i_Top/rrlrr/tx_c1d[26] i_Top/rrlrr/tx_c1d[25] i_Top/rrlrr/tx_c1d[24] i_Top/rrlrr/tx_c1d[23] i_Top/rrlrr/tx_c1d[22] i_Top/rrlrr/tx_c1d[21] i_Top/rrlrr/tx_c1d[20] i_Top/rrlrr/tx_c1d[19] i_Top/rrlrr/tx_c1d[18] i_Top/rrlrr/tx_c1d[17] i_Top/rrlrr/tx_c1d[16] i_Top/rrlrr/tx_c1d[15] i_Top/rrlrr/tx_c1d[14] i_Top/rrlrr/tx_c1d[13] i_Top/rrlrr/tx_c1d[12] i_Top/rrlrr/tx_c1d[11] i_Top/rrlrr/tx_c1d[10] i_Top/rrlrr/tx_c1d[9] i_Top/rrlrr/tx_c1d[8] i_Top/rrlrr/tx_c1d[7] i_Top/rrlrr/tx_c1d[6] i_Top/rrlrr/tx_c1d[5] i_Top/rrlrr/tx_c1d[4] i_Top/rrlrr/tx_c1d[3] i_Top/rrlrr/tx_c1d[2] i_Top/rrlrr/tx_c1d[1] i_Top/rrlrr/tx_c1d[0] i_Top/rrlrr/tx_c0d[31] i_Top/rrlrr/tx_c0d[30] i_Top/rrlrr/tx_c0d[29] i_Top/rrlrr/tx_c0d[28] i_Top/rrlrr/tx_c0d[27] i_Top/rrlrr/tx_c0d[26] i_Top/rrlrr/tx_c0d[25] i_Top/rrlrr/tx_c0d[24] i_Top/rrlrr/tx_c0d[23] i_Top/rrlrr/tx_c0d[22] i_Top/rrlrr/tx_c0d[21] i_Top/rrlrr/tx_c0d[20] i_Top/rrlrr/tx_c0d[19] i_Top/rrlrr/tx_c0d[18] i_Top/rrlrr/tx_c0d[17] i_Top/rrlrr/tx_c0d[16] i_Top/rrlrr/tx_c0d[15] i_Top/rrlrr/tx_c0d[14] i_Top/rrlrr/tx_c0d[13] i_Top/rrlrr/tx_c0d[12] i_Top/rrlrr/tx_c0d[11] i_Top/rrlrr/tx_c0d[10] i_Top/rrlrr/tx_c0d[9] i_Top/rrlrr/tx_c0d[8] i_Top/rrlrr/tx_c0d[7] i_Top/rrlrr/tx_c0d[6] i_Top/rrlrr/tx_c0d[5] i_Top/rrlrr/tx_c0d[4] i_Top/rrlrr/tx_c0d[3] i_Top/rrlrr/tx_c0d[2] i_Top/rrlrr/tx_c0d[1] i_Top/rrlrr/tx_c0d[0] i_Top/rrlrr/slv_addr[10] i_Top/rrlrr/slv_addr[9] i_Top/rrlrr/slv_addr[8] i_Top/rrlrr/slv_addr[7] i_Top/rrlrr/slv_addr[6] i_Top/rrlrr/slv_addr[5] i_Top/rrlrr/slv_addr[4] i_Top/rrlrr/slv_addr[3] i_Top/rrlrr/slv_addr[2] i_Top/rrlrr/slv_addr[1] i_Top/rrlrr/slv_addr[0] i_Top/rrlrr/rx_pr i_Top/rrlrr/rx_pd[1] i_Top/rrlrr/rx_pd[0] i_Top/rrlrr/rx_c1a i_Top/rrlrr/rx_c0a i_Top/rrlrr/rst i_Top/rrlrr/clk i_Top/rrlrr/cfg_dat[15] i_Top/rrlrr/cfg_dat[14] i_Top/rrlrr/cfg_dat[13] i_Top/rrlrr/cfg_dat[12] i_Top/rrlrr/cfg_dat[11] i_Top/rrlrr/cfg_dat[10] i_Top/rrlrr/cfg_dat[9] i_Top/rrlrr/cfg_dat[8] i_Top/rrlrr/cfg_dat[7] i_Top/rrlrr/cfg_dat[6] i_Top/rrlrr/cfg_dat[5] i_Top/rrlrr/cfg_dat[4] i_Top/rrlrr/cfg_dat[3] i_Top/rrlrr/cfg_dat[2] i_Top/rrlrr/cfg_dat[1] i_Top/rrlrr/cfg_dat[0] i_Top/rrlrr/cfg_adr[10] i_Top/rrlrr/cfg_adr[9] i_Top/rrlrr/cfg_adr[8] i_Top/rrlrr/cfg_adr[7] i_Top/rrlrr/cfg_adr[6] i_Top/rrlrr/cfg_adr[5] i_Top/rrlrr/cfg_adr[4] i_Top/rrlrr/cfg_adr[3] i_Top/rrlrr/cfg_adr[2] i_Top/rrlrr/cfg_adr[1] i_Top/rrlrr/cfg_adr[0] i_Top/rrr/tx_pa i_Top/rrr/tx_c1d[31] i_Top/rrr/tx_c1d[30] i_Top/rrr/tx_c1d[29] i_Top/rrr/tx_c1d[28] i_Top/rrr/tx_c1d[27] i_Top/rrr/tx_c1d[26] i_Top/rrr/tx_c1d[25] i_Top/rrr/tx_c1d[24] i_Top/rrr/tx_c1d[23] i_Top/rrr/tx_c1d[22] i_Top/rrr/tx_c1d[21] i_Top/rrr/tx_c1d[20] i_Top/rrr/tx_c1d[19] i_Top/rrr/tx_c1d[18] i_Top/rrr/tx_c1d[17] i_Top/rrr/tx_c1d[16] i_Top/rrr/tx_c1d[15] i_Top/rrr/tx_c1d[14] i_Top/rrr/tx_c1d[13] i_Top/rrr/tx_c1d[12] i_Top/rrr/tx_c1d[11] i_Top/rrr/tx_c1d[10] i_Top/rrr/tx_c1d[9] i_Top/rrr/tx_c1d[8] i_Top/rrr/tx_c1d[7] i_Top/rrr/tx_c1d[6] i_Top/rrr/tx_c1d[5] i_Top/rrr/tx_c1d[4] i_Top/rrr/tx_c1d[3] i_Top/rrr/tx_c1d[2] i_Top/rrr/tx_c1d[1] i_Top/rrr/tx_c1d[0] i_Top/rrr/tx_c0d[31] i_Top/rrr/tx_c0d[30] i_Top/rrr/tx_c0d[29] i_Top/rrr/tx_c0d[28] i_Top/rrr/tx_c0d[27] i_Top/rrr/tx_c0d[26] i_Top/rrr/tx_c0d[25] i_Top/rrr/tx_c0d[24] i_Top/rrr/tx_c0d[23] i_Top/rrr/tx_c0d[22] i_Top/rrr/tx_c0d[21] i_Top/rrr/tx_c0d[20] i_Top/rrr/tx_c0d[19] i_Top/rrr/tx_c0d[18] i_Top/rrr/tx_c0d[17] i_Top/rrr/tx_c0d[16] i_Top/rrr/tx_c0d[15] i_Top/rrr/tx_c0d[14] i_Top/rrr/tx_c0d[13] i_Top/rrr/tx_c0d[12] i_Top/rrr/tx_c0d[11] i_Top/rrr/tx_c0d[10] i_Top/rrr/tx_c0d[9] i_Top/rrr/tx_c0d[8] i_Top/rrr/tx_c0d[7] i_Top/rrr/tx_c0d[6] i_Top/rrr/tx_c0d[5] i_Top/rrr/tx_c0d[4] i_Top/rrr/tx_c0d[3] i_Top/rrr/tx_c0d[2] i_Top/rrr/tx_c0d[1] i_Top/rrr/tx_c0d[0] i_Top/rrr/slv_addr[10] i_Top/rrr/slv_addr[9] i_Top/rrr/slv_addr[8] i_Top/rrr/slv_addr[7] i_Top/rrr/slv_addr[6] i_Top/rrr/slv_addr[5] i_Top/rrr/slv_addr[4] i_Top/rrr/slv_addr[3] i_Top/rrr/slv_addr[2] i_Top/rrr/slv_addr[1] i_Top/rrr/slv_addr[0] i_Top/rrr/rx_pr i_Top/rrr/rx_pd[1] i_Top/rrr/rx_pd[0] i_Top/rrr/rx_c1a i_Top/rrr/rx_c0a i_Top/rrr/rst i_Top/rrr/clk i_Top/rrr/cfg_dat[15] i_Top/rrr/cfg_dat[14] i_Top/rrr/cfg_dat[13] i_Top/rrr/cfg_dat[12] i_Top/rrr/cfg_dat[11] i_Top/rrr/cfg_dat[10] i_Top/rrr/cfg_dat[9] i_Top/rrr/cfg_dat[8] i_Top/rrr/cfg_dat[7] i_Top/rrr/cfg_dat[6] i_Top/rrr/cfg_dat[5] i_Top/rrr/cfg_dat[4] i_Top/rrr/cfg_dat[3] i_Top/rrr/cfg_dat[2] i_Top/rrr/cfg_dat[1] i_Top/rrr/cfg_dat[0] i_Top/rrr/cfg_adr[10] i_Top/rrr/cfg_adr[9] i_Top/rrr/cfg_adr[8] i_Top/rrr/cfg_adr[7] i_Top/rrr/cfg_adr[6] i_Top/rrr/cfg_adr[5] i_Top/rrr/cfg_adr[4] i_Top/rrr/cfg_adr[3] i_Top/rrr/cfg_adr[2] i_Top/rrr/cfg_adr[1] i_Top/rrr/cfg_adr[0] i_Top/rrrl/tx_pa i_Top/rrrl/tx_c1d[31] i_Top/rrrl/tx_c1d[30] i_Top/rrrl/tx_c1d[29] i_Top/rrrl/tx_c1d[28] i_Top/rrrl/tx_c1d[27] i_Top/rrrl/tx_c1d[26] i_Top/rrrl/tx_c1d[25] i_Top/rrrl/tx_c1d[24] i_Top/rrrl/tx_c1d[23] i_Top/rrrl/tx_c1d[22] i_Top/rrrl/tx_c1d[21] i_Top/rrrl/tx_c1d[20] i_Top/rrrl/tx_c1d[19] i_Top/rrrl/tx_c1d[18]}]
append_to_collection __coll_11 [get_pins {i_Top/rrrl/tx_c1d[17] i_Top/rrrl/tx_c1d[16] i_Top/rrrl/tx_c1d[15] i_Top/rrrl/tx_c1d[14] i_Top/rrrl/tx_c1d[13] i_Top/rrrl/tx_c1d[12] i_Top/rrrl/tx_c1d[11] i_Top/rrrl/tx_c1d[10] i_Top/rrrl/tx_c1d[9] i_Top/rrrl/tx_c1d[8] i_Top/rrrl/tx_c1d[7] i_Top/rrrl/tx_c1d[6] i_Top/rrrl/tx_c1d[5] i_Top/rrrl/tx_c1d[4] i_Top/rrrl/tx_c1d[3] i_Top/rrrl/tx_c1d[2] i_Top/rrrl/tx_c1d[1] i_Top/rrrl/tx_c1d[0] i_Top/rrrl/tx_c0d[31] i_Top/rrrl/tx_c0d[30] i_Top/rrrl/tx_c0d[29] i_Top/rrrl/tx_c0d[28] i_Top/rrrl/tx_c0d[27] i_Top/rrrl/tx_c0d[26] i_Top/rrrl/tx_c0d[25] i_Top/rrrl/tx_c0d[24] i_Top/rrrl/tx_c0d[23] i_Top/rrrl/tx_c0d[22] i_Top/rrrl/tx_c0d[21] i_Top/rrrl/tx_c0d[20] i_Top/rrrl/tx_c0d[19] i_Top/rrrl/tx_c0d[18] i_Top/rrrl/tx_c0d[17] i_Top/rrrl/tx_c0d[16] i_Top/rrrl/tx_c0d[15] i_Top/rrrl/tx_c0d[14] i_Top/rrrl/tx_c0d[13] i_Top/rrrl/tx_c0d[12] i_Top/rrrl/tx_c0d[11] i_Top/rrrl/tx_c0d[10] i_Top/rrrl/tx_c0d[9] i_Top/rrrl/tx_c0d[8] i_Top/rrrl/tx_c0d[7] i_Top/rrrl/tx_c0d[6] i_Top/rrrl/tx_c0d[5] i_Top/rrrl/tx_c0d[4] i_Top/rrrl/tx_c0d[3] i_Top/rrrl/tx_c0d[2] i_Top/rrrl/tx_c0d[1] i_Top/rrrl/tx_c0d[0] i_Top/rrrl/slv_addr[10] i_Top/rrrl/slv_addr[9] i_Top/rrrl/slv_addr[8] i_Top/rrrl/slv_addr[7] i_Top/rrrl/slv_addr[6] i_Top/rrrl/slv_addr[5] i_Top/rrrl/slv_addr[4] i_Top/rrrl/slv_addr[3] i_Top/rrrl/slv_addr[2] i_Top/rrrl/slv_addr[1] i_Top/rrrl/slv_addr[0] i_Top/rrrl/rx_pr i_Top/rrrl/rx_pd[1] i_Top/rrrl/rx_pd[0] i_Top/rrrl/rx_c1a i_Top/rrrl/rx_c0a i_Top/rrrl/rst i_Top/rrrl/clk i_Top/rrrl/cfg_dat[15] i_Top/rrrl/cfg_dat[14] i_Top/rrrl/cfg_dat[13] i_Top/rrrl/cfg_dat[12] i_Top/rrrl/cfg_dat[11] i_Top/rrrl/cfg_dat[10] i_Top/rrrl/cfg_dat[9] i_Top/rrrl/cfg_dat[8] i_Top/rrrl/cfg_dat[7] i_Top/rrrl/cfg_dat[6] i_Top/rrrl/cfg_dat[5] i_Top/rrrl/cfg_dat[4] i_Top/rrrl/cfg_dat[3] i_Top/rrrl/cfg_dat[2] i_Top/rrrl/cfg_dat[1] i_Top/rrrl/cfg_dat[0] i_Top/rrrl/cfg_adr[10] i_Top/rrrl/cfg_adr[9] i_Top/rrrl/cfg_adr[8] i_Top/rrrl/cfg_adr[7] i_Top/rrrl/cfg_adr[6] i_Top/rrrl/cfg_adr[5] i_Top/rrrl/cfg_adr[4] i_Top/rrrl/cfg_adr[3] i_Top/rrrl/cfg_adr[2] i_Top/rrrl/cfg_adr[1] i_Top/rrrl/cfg_adr[0] i_Top/rrrll/tx_pa i_Top/rrrll/tx_c1d[31] i_Top/rrrll/tx_c1d[30] i_Top/rrrll/tx_c1d[29] i_Top/rrrll/tx_c1d[28] i_Top/rrrll/tx_c1d[27] i_Top/rrrll/tx_c1d[26] i_Top/rrrll/tx_c1d[25] i_Top/rrrll/tx_c1d[24] i_Top/rrrll/tx_c1d[23] i_Top/rrrll/tx_c1d[22] i_Top/rrrll/tx_c1d[21] i_Top/rrrll/tx_c1d[20] i_Top/rrrll/tx_c1d[19] i_Top/rrrll/tx_c1d[18] i_Top/rrrll/tx_c1d[17] i_Top/rrrll/tx_c1d[16] i_Top/rrrll/tx_c1d[15] i_Top/rrrll/tx_c1d[14] i_Top/rrrll/tx_c1d[13] i_Top/rrrll/tx_c1d[12] i_Top/rrrll/tx_c1d[11] i_Top/rrrll/tx_c1d[10] i_Top/rrrll/tx_c1d[9] i_Top/rrrll/tx_c1d[8] i_Top/rrrll/tx_c1d[7] i_Top/rrrll/tx_c1d[6] i_Top/rrrll/tx_c1d[5] i_Top/rrrll/tx_c1d[4] i_Top/rrrll/tx_c1d[3] i_Top/rrrll/tx_c1d[2] i_Top/rrrll/tx_c1d[1] i_Top/rrrll/tx_c1d[0] i_Top/rrrll/tx_c0d[31] i_Top/rrrll/tx_c0d[30] i_Top/rrrll/tx_c0d[29] i_Top/rrrll/tx_c0d[28] i_Top/rrrll/tx_c0d[27] i_Top/rrrll/tx_c0d[26] i_Top/rrrll/tx_c0d[25] i_Top/rrrll/tx_c0d[24] i_Top/rrrll/tx_c0d[23] i_Top/rrrll/tx_c0d[22] i_Top/rrrll/tx_c0d[21] i_Top/rrrll/tx_c0d[20] i_Top/rrrll/tx_c0d[19] i_Top/rrrll/tx_c0d[18] i_Top/rrrll/tx_c0d[17] i_Top/rrrll/tx_c0d[16] i_Top/rrrll/tx_c0d[15] i_Top/rrrll/tx_c0d[14] i_Top/rrrll/tx_c0d[13] i_Top/rrrll/tx_c0d[12] i_Top/rrrll/tx_c0d[11] i_Top/rrrll/tx_c0d[10] i_Top/rrrll/tx_c0d[9] i_Top/rrrll/tx_c0d[8] i_Top/rrrll/tx_c0d[7] i_Top/rrrll/tx_c0d[6] i_Top/rrrll/tx_c0d[5] i_Top/rrrll/tx_c0d[4] i_Top/rrrll/tx_c0d[3] i_Top/rrrll/tx_c0d[2] i_Top/rrrll/tx_c0d[1] i_Top/rrrll/tx_c0d[0] i_Top/rrrll/slv_addr[10] i_Top/rrrll/slv_addr[9] i_Top/rrrll/slv_addr[8] i_Top/rrrll/slv_addr[7] i_Top/rrrll/slv_addr[6] i_Top/rrrll/slv_addr[5] i_Top/rrrll/slv_addr[4] i_Top/rrrll/slv_addr[3] i_Top/rrrll/slv_addr[2] i_Top/rrrll/slv_addr[1] i_Top/rrrll/slv_addr[0] i_Top/rrrll/rx_pr i_Top/rrrll/rx_pd[1] i_Top/rrrll/rx_pd[0] i_Top/rrrll/rx_c1a i_Top/rrrll/rx_c0a i_Top/rrrll/rst i_Top/rrrll/clk i_Top/rrrll/cfg_dat[15] i_Top/rrrll/cfg_dat[14] i_Top/rrrll/cfg_dat[13] i_Top/rrrll/cfg_dat[12] i_Top/rrrll/cfg_dat[11] i_Top/rrrll/cfg_dat[10] i_Top/rrrll/cfg_dat[9] i_Top/rrrll/cfg_dat[8] i_Top/rrrll/cfg_dat[7] i_Top/rrrll/cfg_dat[6] i_Top/rrrll/cfg_dat[5] i_Top/rrrll/cfg_dat[4] i_Top/rrrll/cfg_dat[3] i_Top/rrrll/cfg_dat[2] i_Top/rrrll/cfg_dat[1] i_Top/rrrll/cfg_dat[0] i_Top/rrrll/cfg_adr[10] i_Top/rrrll/cfg_adr[9] i_Top/rrrll/cfg_adr[8] i_Top/rrrll/cfg_adr[7] i_Top/rrrll/cfg_adr[6] i_Top/rrrll/cfg_adr[5] i_Top/rrrll/cfg_adr[4] i_Top/rrrll/cfg_adr[3] i_Top/rrrll/cfg_adr[2] i_Top/rrrll/cfg_adr[1] i_Top/rrrll/cfg_adr[0] i_Top/rrrlr/tx_pa i_Top/rrrlr/tx_c1d[31] i_Top/rrrlr/tx_c1d[30] i_Top/rrrlr/tx_c1d[29] i_Top/rrrlr/tx_c1d[28] i_Top/rrrlr/tx_c1d[27] i_Top/rrrlr/tx_c1d[26] i_Top/rrrlr/tx_c1d[25] i_Top/rrrlr/tx_c1d[24] i_Top/rrrlr/tx_c1d[23] i_Top/rrrlr/tx_c1d[22] i_Top/rrrlr/tx_c1d[21] i_Top/rrrlr/tx_c1d[20] i_Top/rrrlr/tx_c1d[19] i_Top/rrrlr/tx_c1d[18] i_Top/rrrlr/tx_c1d[17] i_Top/rrrlr/tx_c1d[16] i_Top/rrrlr/tx_c1d[15] i_Top/rrrlr/tx_c1d[14] i_Top/rrrlr/tx_c1d[13] i_Top/rrrlr/tx_c1d[12] i_Top/rrrlr/tx_c1d[11] i_Top/rrrlr/tx_c1d[10] i_Top/rrrlr/tx_c1d[9] i_Top/rrrlr/tx_c1d[8] i_Top/rrrlr/tx_c1d[7] i_Top/rrrlr/tx_c1d[6] i_Top/rrrlr/tx_c1d[5] i_Top/rrrlr/tx_c1d[4] i_Top/rrrlr/tx_c1d[3] i_Top/rrrlr/tx_c1d[2] i_Top/rrrlr/tx_c1d[1] i_Top/rrrlr/tx_c1d[0] i_Top/rrrlr/tx_c0d[31] i_Top/rrrlr/tx_c0d[30] i_Top/rrrlr/tx_c0d[29] i_Top/rrrlr/tx_c0d[28] i_Top/rrrlr/tx_c0d[27] i_Top/rrrlr/tx_c0d[26] i_Top/rrrlr/tx_c0d[25] i_Top/rrrlr/tx_c0d[24] i_Top/rrrlr/tx_c0d[23] i_Top/rrrlr/tx_c0d[22] i_Top/rrrlr/tx_c0d[21] i_Top/rrrlr/tx_c0d[20] i_Top/rrrlr/tx_c0d[19] i_Top/rrrlr/tx_c0d[18] i_Top/rrrlr/tx_c0d[17] i_Top/rrrlr/tx_c0d[16] i_Top/rrrlr/tx_c0d[15] i_Top/rrrlr/tx_c0d[14] i_Top/rrrlr/tx_c0d[13] i_Top/rrrlr/tx_c0d[12] i_Top/rrrlr/tx_c0d[11] i_Top/rrrlr/tx_c0d[10] i_Top/rrrlr/tx_c0d[9] i_Top/rrrlr/tx_c0d[8] i_Top/rrrlr/tx_c0d[7] i_Top/rrrlr/tx_c0d[6] i_Top/rrrlr/tx_c0d[5] i_Top/rrrlr/tx_c0d[4] i_Top/rrrlr/tx_c0d[3] i_Top/rrrlr/tx_c0d[2] i_Top/rrrlr/tx_c0d[1] i_Top/rrrlr/tx_c0d[0] i_Top/rrrlr/slv_addr[10] i_Top/rrrlr/slv_addr[9] i_Top/rrrlr/slv_addr[8] i_Top/rrrlr/slv_addr[7] i_Top/rrrlr/slv_addr[6] i_Top/rrrlr/slv_addr[5] i_Top/rrrlr/slv_addr[4] i_Top/rrrlr/slv_addr[3] i_Top/rrrlr/slv_addr[2] i_Top/rrrlr/slv_addr[1] i_Top/rrrlr/slv_addr[0] i_Top/rrrlr/rx_pr i_Top/rrrlr/rx_pd[1] i_Top/rrrlr/rx_pd[0] i_Top/rrrlr/rx_c1a i_Top/rrrlr/rx_c0a i_Top/rrrlr/rst i_Top/rrrlr/clk i_Top/rrrlr/cfg_dat[15] i_Top/rrrlr/cfg_dat[14] i_Top/rrrlr/cfg_dat[13] i_Top/rrrlr/cfg_dat[12] i_Top/rrrlr/cfg_dat[11] i_Top/rrrlr/cfg_dat[10] i_Top/rrrlr/cfg_dat[9] i_Top/rrrlr/cfg_dat[8] i_Top/rrrlr/cfg_dat[7] i_Top/rrrlr/cfg_dat[6] i_Top/rrrlr/cfg_dat[5] i_Top/rrrlr/cfg_dat[4] i_Top/rrrlr/cfg_dat[3] i_Top/rrrlr/cfg_dat[2] i_Top/rrrlr/cfg_dat[1] i_Top/rrrlr/cfg_dat[0] i_Top/rrrlr/cfg_adr[10] i_Top/rrrlr/cfg_adr[9] i_Top/rrrlr/cfg_adr[8] i_Top/rrrlr/cfg_adr[7] i_Top/rrrlr/cfg_adr[6] i_Top/rrrlr/cfg_adr[5] i_Top/rrrlr/cfg_adr[4] i_Top/rrrlr/cfg_adr[3] i_Top/rrrlr/cfg_adr[2] i_Top/rrrlr/cfg_adr[1] i_Top/rrrlr/cfg_adr[0] i_Top/rrrr/tx_pa i_Top/rrrr/tx_c1d[31] i_Top/rrrr/tx_c1d[30] i_Top/rrrr/tx_c1d[29] i_Top/rrrr/tx_c1d[28] i_Top/rrrr/tx_c1d[27] i_Top/rrrr/tx_c1d[26] i_Top/rrrr/tx_c1d[25] i_Top/rrrr/tx_c1d[24] i_Top/rrrr/tx_c1d[23] i_Top/rrrr/tx_c1d[22] i_Top/rrrr/tx_c1d[21] i_Top/rrrr/tx_c1d[20] i_Top/rrrr/tx_c1d[19] i_Top/rrrr/tx_c1d[18] i_Top/rrrr/tx_c1d[17] i_Top/rrrr/tx_c1d[16] i_Top/rrrr/tx_c1d[15] i_Top/rrrr/tx_c1d[14] i_Top/rrrr/tx_c1d[13] i_Top/rrrr/tx_c1d[12]}]
append_to_collection __coll_11 [get_pins {i_Top/rrrr/tx_c1d[11] i_Top/rrrr/tx_c1d[10] i_Top/rrrr/tx_c1d[9] i_Top/rrrr/tx_c1d[8] i_Top/rrrr/tx_c1d[7] i_Top/rrrr/tx_c1d[6] i_Top/rrrr/tx_c1d[5] i_Top/rrrr/tx_c1d[4] i_Top/rrrr/tx_c1d[3] i_Top/rrrr/tx_c1d[2] i_Top/rrrr/tx_c1d[1] i_Top/rrrr/tx_c1d[0] i_Top/rrrr/tx_c0d[31] i_Top/rrrr/tx_c0d[30] i_Top/rrrr/tx_c0d[29] i_Top/rrrr/tx_c0d[28] i_Top/rrrr/tx_c0d[27] i_Top/rrrr/tx_c0d[26] i_Top/rrrr/tx_c0d[25] i_Top/rrrr/tx_c0d[24] i_Top/rrrr/tx_c0d[23] i_Top/rrrr/tx_c0d[22] i_Top/rrrr/tx_c0d[21] i_Top/rrrr/tx_c0d[20] i_Top/rrrr/tx_c0d[19] i_Top/rrrr/tx_c0d[18] i_Top/rrrr/tx_c0d[17] i_Top/rrrr/tx_c0d[16] i_Top/rrrr/tx_c0d[15] i_Top/rrrr/tx_c0d[14] i_Top/rrrr/tx_c0d[13] i_Top/rrrr/tx_c0d[12] i_Top/rrrr/tx_c0d[11] i_Top/rrrr/tx_c0d[10] i_Top/rrrr/tx_c0d[9] i_Top/rrrr/tx_c0d[8] i_Top/rrrr/tx_c0d[7] i_Top/rrrr/tx_c0d[6] i_Top/rrrr/tx_c0d[5] i_Top/rrrr/tx_c0d[4] i_Top/rrrr/tx_c0d[3] i_Top/rrrr/tx_c0d[2] i_Top/rrrr/tx_c0d[1] i_Top/rrrr/tx_c0d[0] i_Top/rrrr/slv_addr[10] i_Top/rrrr/slv_addr[9] i_Top/rrrr/slv_addr[8] i_Top/rrrr/slv_addr[7] i_Top/rrrr/slv_addr[6] i_Top/rrrr/slv_addr[5] i_Top/rrrr/slv_addr[4] i_Top/rrrr/slv_addr[3] i_Top/rrrr/slv_addr[2] i_Top/rrrr/slv_addr[1] i_Top/rrrr/slv_addr[0] i_Top/rrrr/rx_pr i_Top/rrrr/rx_pd[1] i_Top/rrrr/rx_pd[0] i_Top/rrrr/rx_c1a i_Top/rrrr/rx_c0a i_Top/rrrr/rst i_Top/rrrr/clk i_Top/rrrr/cfg_dat[15] i_Top/rrrr/cfg_dat[14] i_Top/rrrr/cfg_dat[13] i_Top/rrrr/cfg_dat[12] i_Top/rrrr/cfg_dat[11] i_Top/rrrr/cfg_dat[10] i_Top/rrrr/cfg_dat[9] i_Top/rrrr/cfg_dat[8] i_Top/rrrr/cfg_dat[7] i_Top/rrrr/cfg_dat[6] i_Top/rrrr/cfg_dat[5] i_Top/rrrr/cfg_dat[4] i_Top/rrrr/cfg_dat[3] i_Top/rrrr/cfg_dat[2] i_Top/rrrr/cfg_dat[1] i_Top/rrrr/cfg_dat[0] i_Top/rrrr/cfg_adr[10] i_Top/rrrr/cfg_adr[9] i_Top/rrrr/cfg_adr[8] i_Top/rrrr/cfg_adr[7] i_Top/rrrr/cfg_adr[6] i_Top/rrrr/cfg_adr[5] i_Top/rrrr/cfg_adr[4] i_Top/rrrr/cfg_adr[3] i_Top/rrrr/cfg_adr[2] i_Top/rrrr/cfg_adr[1] i_Top/rrrr/cfg_adr[0] i_Top/rrrrl/tx_pa i_Top/rrrrl/tx_c1d[31] i_Top/rrrrl/tx_c1d[30] i_Top/rrrrl/tx_c1d[29] i_Top/rrrrl/tx_c1d[28] i_Top/rrrrl/tx_c1d[27] i_Top/rrrrl/tx_c1d[26] i_Top/rrrrl/tx_c1d[25] i_Top/rrrrl/tx_c1d[24] i_Top/rrrrl/tx_c1d[23] i_Top/rrrrl/tx_c1d[22] i_Top/rrrrl/tx_c1d[21] i_Top/rrrrl/tx_c1d[20] i_Top/rrrrl/tx_c1d[19] i_Top/rrrrl/tx_c1d[18] i_Top/rrrrl/tx_c1d[17] i_Top/rrrrl/tx_c1d[16] i_Top/rrrrl/tx_c1d[15] i_Top/rrrrl/tx_c1d[14] i_Top/rrrrl/tx_c1d[13] i_Top/rrrrl/tx_c1d[12] i_Top/rrrrl/tx_c1d[11] i_Top/rrrrl/tx_c1d[10] i_Top/rrrrl/tx_c1d[9] i_Top/rrrrl/tx_c1d[8] i_Top/rrrrl/tx_c1d[7] i_Top/rrrrl/tx_c1d[6] i_Top/rrrrl/tx_c1d[5] i_Top/rrrrl/tx_c1d[4] i_Top/rrrrl/tx_c1d[3] i_Top/rrrrl/tx_c1d[2] i_Top/rrrrl/tx_c1d[1] i_Top/rrrrl/tx_c1d[0] i_Top/rrrrl/tx_c0d[31] i_Top/rrrrl/tx_c0d[30] i_Top/rrrrl/tx_c0d[29] i_Top/rrrrl/tx_c0d[28] i_Top/rrrrl/tx_c0d[27] i_Top/rrrrl/tx_c0d[26] i_Top/rrrrl/tx_c0d[25] i_Top/rrrrl/tx_c0d[24] i_Top/rrrrl/tx_c0d[23] i_Top/rrrrl/tx_c0d[22] i_Top/rrrrl/tx_c0d[21] i_Top/rrrrl/tx_c0d[20] i_Top/rrrrl/tx_c0d[19] i_Top/rrrrl/tx_c0d[18] i_Top/rrrrl/tx_c0d[17] i_Top/rrrrl/tx_c0d[16] i_Top/rrrrl/tx_c0d[15] i_Top/rrrrl/tx_c0d[14] i_Top/rrrrl/tx_c0d[13] i_Top/rrrrl/tx_c0d[12] i_Top/rrrrl/tx_c0d[11] i_Top/rrrrl/tx_c0d[10] i_Top/rrrrl/tx_c0d[9] i_Top/rrrrl/tx_c0d[8] i_Top/rrrrl/tx_c0d[7] i_Top/rrrrl/tx_c0d[6] i_Top/rrrrl/tx_c0d[5] i_Top/rrrrl/tx_c0d[4] i_Top/rrrrl/tx_c0d[3] i_Top/rrrrl/tx_c0d[2] i_Top/rrrrl/tx_c0d[1] i_Top/rrrrl/tx_c0d[0] i_Top/rrrrl/slv_addr[10] i_Top/rrrrl/slv_addr[9] i_Top/rrrrl/slv_addr[8] i_Top/rrrrl/slv_addr[7] i_Top/rrrrl/slv_addr[6] i_Top/rrrrl/slv_addr[5] i_Top/rrrrl/slv_addr[4] i_Top/rrrrl/slv_addr[3] i_Top/rrrrl/slv_addr[2] i_Top/rrrrl/slv_addr[1] i_Top/rrrrl/slv_addr[0] i_Top/rrrrl/rx_pr i_Top/rrrrl/rx_pd[1] i_Top/rrrrl/rx_pd[0] i_Top/rrrrl/rx_c1a i_Top/rrrrl/rx_c0a i_Top/rrrrl/rst i_Top/rrrrl/clk i_Top/rrrrl/cfg_dat[15] i_Top/rrrrl/cfg_dat[14] i_Top/rrrrl/cfg_dat[13] i_Top/rrrrl/cfg_dat[12] i_Top/rrrrl/cfg_dat[11] i_Top/rrrrl/cfg_dat[10] i_Top/rrrrl/cfg_dat[9] i_Top/rrrrl/cfg_dat[8] i_Top/rrrrl/cfg_dat[7] i_Top/rrrrl/cfg_dat[6] i_Top/rrrrl/cfg_dat[5] i_Top/rrrrl/cfg_dat[4] i_Top/rrrrl/cfg_dat[3] i_Top/rrrrl/cfg_dat[2] i_Top/rrrrl/cfg_dat[1] i_Top/rrrrl/cfg_dat[0] i_Top/rrrrl/cfg_adr[10] i_Top/rrrrl/cfg_adr[9] i_Top/rrrrl/cfg_adr[8] i_Top/rrrrl/cfg_adr[7] i_Top/rrrrl/cfg_adr[6] i_Top/rrrrl/cfg_adr[5] i_Top/rrrrl/cfg_adr[4] i_Top/rrrrl/cfg_adr[3] i_Top/rrrrl/cfg_adr[2] i_Top/rrrrl/cfg_adr[1] i_Top/rrrrl/cfg_adr[0] i_Top/rrrrr/tx_pa i_Top/rrrrr/tx_c1d[31] i_Top/rrrrr/tx_c1d[30] i_Top/rrrrr/tx_c1d[29] i_Top/rrrrr/tx_c1d[28] i_Top/rrrrr/tx_c1d[27] i_Top/rrrrr/tx_c1d[26] i_Top/rrrrr/tx_c1d[25] i_Top/rrrrr/tx_c1d[24] i_Top/rrrrr/tx_c1d[23] i_Top/rrrrr/tx_c1d[22] i_Top/rrrrr/tx_c1d[21] i_Top/rrrrr/tx_c1d[20] i_Top/rrrrr/tx_c1d[19] i_Top/rrrrr/tx_c1d[18] i_Top/rrrrr/tx_c1d[17] i_Top/rrrrr/tx_c1d[16] i_Top/rrrrr/tx_c1d[15] i_Top/rrrrr/tx_c1d[14] i_Top/rrrrr/tx_c1d[13] i_Top/rrrrr/tx_c1d[12] i_Top/rrrrr/tx_c1d[11] i_Top/rrrrr/tx_c1d[10] i_Top/rrrrr/tx_c1d[9] i_Top/rrrrr/tx_c1d[8] i_Top/rrrrr/tx_c1d[7] i_Top/rrrrr/tx_c1d[6] i_Top/rrrrr/tx_c1d[5] i_Top/rrrrr/tx_c1d[4] i_Top/rrrrr/tx_c1d[3] i_Top/rrrrr/tx_c1d[2] i_Top/rrrrr/tx_c1d[1] i_Top/rrrrr/tx_c1d[0] i_Top/rrrrr/tx_c0d[31] i_Top/rrrrr/tx_c0d[30] i_Top/rrrrr/tx_c0d[29] i_Top/rrrrr/tx_c0d[28] i_Top/rrrrr/tx_c0d[27] i_Top/rrrrr/tx_c0d[26] i_Top/rrrrr/tx_c0d[25] i_Top/rrrrr/tx_c0d[24] i_Top/rrrrr/tx_c0d[23] i_Top/rrrrr/tx_c0d[22] i_Top/rrrrr/tx_c0d[21] i_Top/rrrrr/tx_c0d[20] i_Top/rrrrr/tx_c0d[19] i_Top/rrrrr/tx_c0d[18] i_Top/rrrrr/tx_c0d[17] i_Top/rrrrr/tx_c0d[16] i_Top/rrrrr/tx_c0d[15] i_Top/rrrrr/tx_c0d[14] i_Top/rrrrr/tx_c0d[13] i_Top/rrrrr/tx_c0d[12] i_Top/rrrrr/tx_c0d[11] i_Top/rrrrr/tx_c0d[10] i_Top/rrrrr/tx_c0d[9] i_Top/rrrrr/tx_c0d[8] i_Top/rrrrr/tx_c0d[7] i_Top/rrrrr/tx_c0d[6] i_Top/rrrrr/tx_c0d[5] i_Top/rrrrr/tx_c0d[4] i_Top/rrrrr/tx_c0d[3] i_Top/rrrrr/tx_c0d[2] i_Top/rrrrr/tx_c0d[1] i_Top/rrrrr/tx_c0d[0] i_Top/rrrrr/slv_addr[10] i_Top/rrrrr/slv_addr[9] i_Top/rrrrr/slv_addr[8] i_Top/rrrrr/slv_addr[7] i_Top/rrrrr/slv_addr[6] i_Top/rrrrr/slv_addr[5] i_Top/rrrrr/slv_addr[4] i_Top/rrrrr/slv_addr[3] i_Top/rrrrr/slv_addr[2] i_Top/rrrrr/slv_addr[1] i_Top/rrrrr/slv_addr[0] i_Top/rrrrr/rx_pr i_Top/rrrrr/rx_pd[1] i_Top/rrrrr/rx_pd[0] i_Top/rrrrr/rx_c1a i_Top/rrrrr/rx_c0a i_Top/rrrrr/rst i_Top/rrrrr/clk i_Top/rrrrr/cfg_dat[15] i_Top/rrrrr/cfg_dat[14] i_Top/rrrrr/cfg_dat[13] i_Top/rrrrr/cfg_dat[12] i_Top/rrrrr/cfg_dat[11] i_Top/rrrrr/cfg_dat[10] i_Top/rrrrr/cfg_dat[9] i_Top/rrrrr/cfg_dat[8] i_Top/rrrrr/cfg_dat[7] i_Top/rrrrr/cfg_dat[6] i_Top/rrrrr/cfg_dat[5] i_Top/rrrrr/cfg_dat[4] i_Top/rrrrr/cfg_dat[3] i_Top/rrrrr/cfg_dat[2] i_Top/rrrrr/cfg_dat[1] i_Top/rrrrr/cfg_dat[0] i_Top/rrrrr/cfg_adr[10] i_Top/rrrrr/cfg_adr[9] i_Top/rrrrr/cfg_adr[8] i_Top/rrrrr/cfg_adr[7] i_Top/rrrrr/cfg_adr[6] i_Top/rrrrr/cfg_adr[5] i_Top/rrrrr/cfg_adr[4] i_Top/rrrrr/cfg_adr[3] i_Top/rrrrr/cfg_adr[2] i_Top/rrrrr/cfg_adr[1] i_Top/rrrrr/cfg_adr[0]}]
group_path -name All2Macro -to $__coll_11  
set_clock_latency -source -early -min -rise  -1.59392 [get_ports {wb_clk_i}] -clock ideal_clock 
set_clock_latency -source -early -min -fall  -1.56861 [get_ports {wb_clk_i}] -clock ideal_clock 
set_clock_latency -source -early -max -rise  -1.59392 [get_ports {wb_clk_i}] -clock ideal_clock 
set_clock_latency -source -early -max -fall  -1.56861 [get_ports {wb_clk_i}] -clock ideal_clock 
set_clock_latency -source -late -min -rise  -1.59392 [get_ports {wb_clk_i}] -clock ideal_clock 
set_clock_latency -source -late -min -fall  -1.56861 [get_ports {wb_clk_i}] -clock ideal_clock 
set_clock_latency -source -late -max -rise  -1.59392 [get_ports {wb_clk_i}] -clock ideal_clock 
set_clock_latency -source -late -max -fall  -1.56861 [get_ports {wb_clk_i}] -clock ideal_clock 
