Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U10		12	14		#r99
f1_0_stencil$d_reg__U11		13	14		#r100
f1_0_stencil$d_reg__U12		14	13		#r101
f1_0_stencil$d_reg__U13		16	13		#r102
f1_0_stencil$d_reg__U2		12	9		#r103
f1_0_stencil$d_reg__U3		11	9		#r104
f1_0_stencil$d_reg__U4		10	10		#r105
f1_0_stencil$d_reg__U5		9	10		#r106
f1_0_stencil$d_reg__U6		11	12		#r107
f1_0_stencil$d_reg__U7		11	13		#r108
f1_0_stencil$d_reg__U8		11	14		#r109
f1_0_stencil$d_reg__U9		10	14		#r110
f1_0_stencil$ub_f1_0_stencil_BANK_0_garnet		11	11		#m24
f1_temp_stencil$d_reg__U16		14	16		#r93
f1_temp_stencil$d_reg__U17		13	16		#r94
f1_temp_stencil$d_reg__U18		15	15		#r95
f1_temp_stencil$d_reg__U19		15	16		#r96
f1_temp_stencil$d_reg__U20		15	13		#r97
f1_temp_stencil$d_reg__U21		15	12		#r98
f1_temp_stencil$ub_f1_temp_stencil_BANK_0_garnet		15	14		#m57
f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet		11	14		#m56
f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet		11	10		#m38
f2_temp_stencil$d_reg__U28		12	10		#r81
f2_temp_stencil$d_reg__U29		13	10		#r82
f2_temp_stencil$d_reg__U30		14	9		#r83
f2_temp_stencil$d_reg__U31		13	8		#r84
f2_temp_stencil$d_reg__U32		11	8		#r85
f2_temp_stencil$d_reg__U33		9	8		#r86
f2_temp_stencil$d_reg__U34		9	7		#r87
f2_temp_stencil$d_reg__U35		10	7		#r88
f2_temp_stencil$d_reg__U36		13	7		#r89
f2_temp_stencil$d_reg__U37		15	7		#r90
f2_temp_stencil$d_reg__U38		16	8		#r91
f2_temp_stencil$d_reg__U39		16	9		#r92
f2_temp_stencil$ub_f2_temp_stencil_BANK_0_garnet		11	9		#m39
h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet		7	8		#m72
h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet		11	13		#m54
hw_input_global_wrapper_stencil$d_reg__U46		3	6		#r75
hw_input_global_wrapper_stencil$d_reg__U47		3	7		#r76
hw_input_global_wrapper_stencil$d_reg__U48		4	7		#r77
hw_input_global_wrapper_stencil$d_reg__U49		5	8		#r78
hw_input_global_wrapper_stencil$d_reg__U50		3	9		#r79
hw_input_global_wrapper_stencil$d_reg__U51		4	10		#r80
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		3	8		#m10
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I74
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_unnormalized_stencil$inner_compute$i140331243254928_i140331239981328		5	10		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331239941584_i140331225184272		4	8		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244495440_i140331256106000		4	6		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244497104_i140331240506384		4	5		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244498128_i140331240506384		4	7		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244519568_i140331225184272		5	8		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244520656_i140331256106000		5	7		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244520848_i140331225184272		4	11		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244521040_i140331240506384		4	10		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244521936_i140331225184272		2	9		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244522384_i140331225184272		4	9		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140331244523408_i140331225184272		5	9		#p17
op_hcompute_f0_up_stencil$inner_compute$i140331249146064_i140331240506384		8	8		#p73
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i140331240665872_i140331239981328		17	12		#p7
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226562960_i140331256106000		12	10		#p25
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226565712_i140331240506384		12	11		#p26
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226566480_i140331225184272		10	11		#p28
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226566608_i140331240506384		9	11		#p27
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226587728_i140331225184272		13	13		#p33
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226587792_i140331225184272		12	13		#p32
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226587856_i140331256106000		9	12		#p29
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226588240_i140331225184272		17	13		#p35
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226588560_i140331225184272		10	12		#p30
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226588688_i140331225184272		10	13		#p31
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140331226588880_i140331240506384		16	13		#p34
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i140331225641040_i140331239981328		17	11		#p5
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180453520_i140331225184272		14	11		#p68
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180521552_i140331240506384		16	11		#p67
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180522192_i140331225184272		16	12		#p66
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180523344_i140331225184272		16	14		#p65
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180581264_i140331225184272		14	16		#p63
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180581968_i140331225184272		16	16		#p64
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180582288_i140331256106000		14	17		#p62
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180583056_i140331225184272		14	15		#p61
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180583440_i140331256106000		12	16		#p58
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180584720_i140331240506384		12	15		#p59
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140331180584848_i140331240506384		13	15		#p60
op_hcompute_f1_up_stencil_1$inner_compute$i140331178443216_i140331240506384		12	14		#p55
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i140331176726352_i140331239981328		16	9		#p6
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175900304_i140331256106000		13	9		#p40
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175900496_i140331240506384		12	9		#p41
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175901328_i140331225184272		10	9		#p43
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175901456_i140331240506384		12	8		#p42
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175902096_i140331256106000		9	9		#p44
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175902160_i140331225184272		16	7		#p48
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175902544_i140331225184272		12	7		#p47
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175902864_i140331225184272		10	10		#p45
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175902992_i140331225184272		10	8		#p46
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175903184_i140331240506384		16	8		#p49
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140331175927888_i140331225184272		16	10		#p50
op_hcompute_h0_0_stencil$inner_compute$i140331173763152_i140331234494864		6	8		#p71
op_hcompute_h1_0_stencil$inner_compute$i140331172698704_i140331234494864		12	12		#p53
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	2		#m3
op_hcompute_l0_0_stencil$inner_compute$i140331169726288_i140331224218064		5	11		#p23
op_hcompute_l0_0_stencil$inner_compute$i140331169754384_i140331239981328		6	11		#p22
op_hcompute_l0_up_stencil$inner_compute$i140331169122768_i140331224218064		9	8		#p70
op_hcompute_l0_up_stencil$inner_compute$i140331169139792_i140331239981328		9	7		#p69
op_hcompute_l1_0_stencil$inner_compute$i140331168000528_i140331239981328		18	13		#p36
op_hcompute_l1_0_stencil$inner_compute$i140331168015760_i140331224218064		18	12		#p37
op_hcompute_l1_up_stencil$inner_compute$i140331166936208_i140331239981328		14	14		#p51
op_hcompute_l1_up_stencil$inner_compute$i140331167316752_i140331224218064		14	13		#p52
reset		2	0		#i0
