<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>spi_master_ip</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 26 09:34:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7db8eb5e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
        <spirit:displayName>Verilog Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 26 09:34:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:74b147a0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>SPI_Master_With_Single_CS</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 26 09:34:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:74b147a0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:74b147a0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>spi_master_ip</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 26 09:34:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:74b147a0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>SPI_Master_With_Single_CS</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 26 09:34:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f411548f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>spi_master_ip</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 26 09:34:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f411548f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rstn_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_count_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:ceil(spirit:log(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.MAX_BYTES_PER_CS&apos;)) + 1))) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_byte_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_DV_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_ready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RX_count_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:ceil(spirit:log(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.MAX_BYTES_PER_CS&apos;)) + 1))) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RX_DV_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RX_byte_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_clk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_MISO_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_MOSI_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_CS_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>SPI_MODE</spirit:name>
        <spirit:displayName>Spi Mode</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SPI_MODE">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CLKS_PER_HALF_BIT</spirit:name>
        <spirit:displayName>Clks Per Half Bit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLKS_PER_HALF_BIT">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_BYTES_PER_CS</spirit:name>
        <spirit:displayName>Max Bytes Per Cs</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_BYTES_PER_CS">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CS_INACTIVE_CLKS</spirit:name>
        <spirit:displayName>Cs Inactive Clks</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CS_INACTIVE_CLKS">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>spi_master_ip.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>spi_master_ip_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>spi_master_ip_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>spi_master_ip_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>spi_master_ip_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>spi_master_ip.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>spi_master_ip.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SPI_Master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_Master_With_Single_CS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/spi_master_ip.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SPI_Master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_Master_With_Single_CS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/spi_master_ip.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SPI Master with only 1 CS support</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>SPI_MODE</spirit:name>
      <spirit:displayName>Spi Mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SPI_MODE" spirit:minimum="0" spirit:maximum="3" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLKS_PER_HALF_BIT</spirit:name>
      <spirit:displayName>Clks Per Half Bit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLKS_PER_HALF_BIT">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_BYTES_PER_CS</spirit:name>
      <spirit:displayName>Max Bytes Per Cs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_BYTES_PER_CS">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CS_INACTIVE_CLKS</spirit:name>
      <spirit:displayName>Cs Inactive Clks</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CS_INACTIVE_CLKS">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">spi_master_ip</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>SPI_Master</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@184061bf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6db2a86c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2076b9a6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@278f177d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49ec61fd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fe091c2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12a30150_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dfbf322_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46646367_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@234e84e5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6709845_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@461727a5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69f784de_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e007ad6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@608f2dcf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@790f2800_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a3a456f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fe5c6f9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a59722b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa762cc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63fd4cbc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ff902f5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cff3f12_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e1a5101_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8442a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45ca8b9a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bf2b5fd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bfc39f6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35c1e74e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@485e0257_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44c80c98_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6630e4f2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@461e122b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ddec205_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d8b94c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@405b4681_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43572834_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ff2b8e0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51396c94_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4268ac3c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bf7e04f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c3ab750_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CLKS_PER_HALF_BIT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.MAX_BYTES_PER_CS" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="118666f0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a31ef2d9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="329fdf0d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6333be3c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
