<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de dma.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2040/hardware_regs/include/hardware/regs/dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : DMA</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : DMA with separate read and write masters</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_DMA_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_DMA_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : DMA_CH0_READ_ADDR</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : DMA Channel 0 Read Address pointer</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad308fac25f30da4019a4494999e52a59">   22</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0cdfc449c04d3a8925a0dbbecfad1cc">   23</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a58ae534fb37dd0e4d8d915ad587b21">   24</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b5349e04c59097cd4712a45681009e3">   25</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7df40904f24fadc4548a4648b032dd4">   26</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9badfbd0f51be367284f302833d35c90">   27</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// Register    : DMA_CH0_WRITE_ADDR</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// Description : DMA Channel 0 Write Address pointer</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3cb2c120a2063a11f5335a11048309e">   34</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08db8f8e0c2b4c6f3b273b756e5f6a2e">   35</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbee17b87df8195c1f0c44ffd07ce1bd">   36</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9fc6da2e855417cd03bb7f48b11457a">   37</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1440ab14408fbb4efcbc80f7f454259e">   38</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68ef1127a96f4ecc55fc9b41fa487676">   39</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// Register    : DMA_CH0_TRANS_COUNT</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// Description : DMA Channel 0 Transfer Count</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc44d1f5e9d6721452e9272116d7840e">   62</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab658c26cc509eb46af123ecfc2cd5d5d">   63</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4bb3f94c990bb04c4ddfeb6717cd850">   64</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4e9f8c4c374802171cd86c95d9432a2">   65</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae726a911ef5aaf273e000bc09b7227c3">   66</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af33c1706ac6c228c1c091d6659d64033">   67</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// Register    : DMA_CH0_CTRL_TRIG</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// Description : DMA Channel 0 Control and Status</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8898cfa8a9ec183313db52e46fccf12f">   71</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adb4f35deef867b430e37e2c5a12d851c">   72</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4208987ffe25ff59412cfdee01ac3307">   73</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad936039766e427f5602290555408e4e7">   79</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af75cb82b70ae8e877489b537a94a3819">   80</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeff1c17a6f3d4613c54b86315301741a">   81</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6a344894ac47a4d7bd372b6bb3c0404">   82</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a685a3e3cb94221c5952e0eec8b253ae3">   83</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ca381b42d8a0ba3c9057ad5b9aa9210">   91</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a386f2ee2e7fb683423385242c048f0ae">   92</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a508568d4a8163238bba2b2bc10d11556">   93</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf9f5638bf5ac720ec65f502ed480e3a">   94</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae9a45b30aac2980d071a2b13b4413427">   95</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86ba524fd6b17550fcfd1b969f0bfdbc">  103</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3ddbe090c121992731556e8d08edefb">  104</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd5b092b066011cce8d2180a3e8bf4bd">  105</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af08eec6df9841530cbe386cc25b58c90">  106</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a794b6bc9c7e0edee5a7d30a245552ee3">  107</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">//</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb7b7cb320dfa3054056e3b0b677638d">  117</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a523d68e7c7b52300e196134e56a6c12a">  118</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a818b06842ad176aaa31c57c8b74c8ef8">  119</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a596e4cf29d97faf0fe23f2a3d692d193">  120</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d42cd1916e37425e1dfd0f596bb9674">  121</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">//</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67a1c768b6cc876a063804ed71d6d9e6">  131</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9898663f9b2defa0da9dc3c5b25a6621">  132</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3faa18e9ed1355cfe4d71e98c560800">  133</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51adb3c4247f26a4b7e275309acafbba">  134</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04b6795556af766caa755381b148ed82">  135</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08d01adae2274e855e7ad9e24502d2c9">  142</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a427fbd04c7e6ea344ea167af7aaf081d">  143</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab482fe4bdbd2669bb01438589073c0d4">  144</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67c77e5b65d602e1fa9f6c8af9d13326">  145</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adb2f0f006dba6ef7bf141450129aa890">  146</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0ac09aeed6f1752165f3b51f8836901">  156</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8255bba2c0f09223d3195386b831e29e">  157</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa063a0b513f1a4e8b310be499210608d">  158</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69c44d632503d111686cf4ee9f2b8659">  159</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a294c38d6256a8c71a3e74a84990a4a40">  160</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c58188526c2ae36f555dbbf27981090">  173</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb819cea5a2319ad8a86cc54c08b8c5d">  174</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02b7132629d838cc3b28c95a04847be4">  175</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6adcac9ca0a6eccbd469d1854c5adb9b">  176</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac00a4fa001e3991a346488c6c20baae2">  177</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d7620c0cc9fa7e134ea08e8b5c480a3">  178</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba4815ab321432a16a50b3271dae5e2f">  179</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d7bbeea99b07042a4839314f9879bbb">  180</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19ce24c72bac65dc7586c51614621948">  181</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22b008e2f4220c7807cc3d31a5cc0ed1">  182</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa32fa871e540594c4cd40904f7712eb8">  188</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ba8901126a998de7971214b37dda28f">  189</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a2d0d3070550a253984628de5e7406c">  190</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89b7240f57abde3ac1c476fd3f65e369">  191</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad39e91c76c7c57b5f47b94fe596b6595">  192</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa70560de5cc0bf8f97c730e78b246f7">  198</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae99912d9f2e555088bd6bc4f7aebe17f">  199</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92ae7e34507a7f673bb425b2190f6b8c">  200</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a248fa7c1cab01f12c9ba17b7fb579592">  201</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76fe6c32f34e003d0ece3babff4ec517">  202</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">//</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c4c77fab5d2786d6dd3bd776f2f896">  214</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accad8f7951bc5b05e0c512601c66b240">  215</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad865ddb14aaa871e892e151281d03b3e">  216</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd923e0ff023ee7c090533cac524f30c">  217</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef325960618a8276195415e01b04ead6">  218</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a145d8f6e5016e26eded673a54849b8b7">  219</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">//</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ab69ec27492c0ddc2480794584dcfaa">  227</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10fc0d7dc63479e418fa92a02fd9061d">  228</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c017b214ab26f588b36898e118be6a2">  229</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2f0318e9f29245387612332d083513e">  230</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3738ef2e9f66f4479a6111e36b57ab2">  231</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">//</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2293e9525d47fb16e64b5139127aa2e">  239</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19eee72d7b0345943e424cd8d1f227e0">  240</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ab7c81a1dd8ac5342856782e5561b27">  241</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af360bcd2cba45073f096190ee8a50209">  242</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a342f86431453c813e70a50b599b17848">  243</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01b5b284b893097803ed2411ae2547a4">  252</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4fe8105129e9c35ffd2ec9c74daf311">  253</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4273f9404f9ad62a0916f516e5784133">  254</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a721e85b929b6a1edef4ea6ca1607aff2">  255</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ead3c20937c571a90ff0aa1c02132ea">  256</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a024c521a47ec9ce6f45b16fd150290aa">  257</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ce78be1e1f077aaa99e12a544428df2">  258</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a349ee7d12f0ebd808a2fd155dc3d7511">  259</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">//</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3fe8ce65fbf70ca107c3b25f9b7dc76">  272</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71804e14eceddd980578e49aeb308cd9">  273</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a590e9b45a65695d72ac87041ffe097dd">  274</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3ef84ffff1cb96617446b6bda4896d2">  275</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3297dd0e70e313979a79c2035f427899">  276</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a937a6544984c04d15bb41c2f47d3623b">  285</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d86911ca6921b1e2d74fc4a450a4266">  286</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07d8293e4c4e1c1babcfb29b66534505">  287</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30d08790a7f9de6fb12be8e4a60fce2e">  288</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f8cd0d005589511b004b47af2fea76d">  289</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">// Register    : DMA_CH0_AL1_CTRL</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">// Description : Alias for channel 0 CTRL register</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6c9a7f38125942c77c78e7df02ec0a1">  293</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e2cccdd5e97458cbed6c72c8c4682b6">  294</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c81641e1eeea8f8d0a2feae8c5c49a8">  295</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae16b5cfbfcda6f8c98e73d41fc1addf3">  296</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a202ad75ceeae9cd35777d5ecebd21a38">  297</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bc808e607be3924cafbed9b4a1c4e23">  298</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">// Register    : DMA_CH0_AL1_READ_ADDR</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">// Description : Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3a1d0203adbcba1c08452ade2853045">  302</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed0cb2d7ef23480f8e5634a2b1d52ad4">  303</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac66e4e7f5fc4adea093d25a3b16edcec">  304</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a337a61ef2ade3037c89018c3b26dd3f1">  305</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e8c52d94aa50321a0511ff8645cca22">  306</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5274c37b65d16aec2f21320e427ac0ce">  307</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">// Register    : DMA_CH0_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">// Description : Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a074808aa2464a7030d420d3c87a1820d">  311</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeeca77158964fcad76e3fe1ef0481b5f">  312</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e2dfedf279bc1377eb5396f9122b209">  313</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ea0ac4a34422d73af123b95f5a2d536">  314</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d9b14dad86511f4760613a0bedf7bf7">  315</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07c8eb974b319ff23748bd8d1a09b985">  316</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">// Register    : DMA_CH0_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">// Description : Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b5739497d2a12c1e3639d44da2e6487">  322</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5895afea8020004c32bf69ff7890a770">  323</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c4d9954a7df1a0ab5cb4d1619786c64">  324</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab589423025fe740a86c858b2b85489a7">  325</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8cbce190df9f77a219558c2526431dd5">  326</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84742c6e37aae90d124e8501ccc85c64">  327</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// Register    : DMA_CH0_AL2_CTRL</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Description : Alias for channel 0 CTRL register</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c40a93ff51558bd39c01c0eb3d9cced">  331</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fa7e98685355dbd55b744ca4796397c">  332</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07af3e8b08d17b41faa546be8fe1a9bb">  333</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abec4a6537b1c16f97e4326a33e853dd5">  334</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7cf762d0324f2436e4914d233af94038">  335</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a057e42f6ceef9e528484e6d5398035c7">  336</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// Register    : DMA_CH0_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">// Description : Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642cf4e7991afc06e9697afb60ff4083">  340</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a58d4bcd991d4e052b9d174f505c82e59">  341</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6617063fb2f484587ae1ebb94ea6ecd7">  342</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf43ae84a1005b2fb7bd1e7382772c15">  343</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa00aa32ea26300f999e544eda6c7fafc">  344</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a20bdec07af3a84a4b507e60a0eaa09fa">  345</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">// Register    : DMA_CH0_AL2_READ_ADDR</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">// Description : Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e9fc106d5e90affd15b9be62d8f2098">  349</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b8c0abaaac0ef85ce45f43b51a39f30">  350</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6abba5ee798501e6651ea687d379cddb">  351</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59fb32ce541ac8b92ac4a42c8bcb1541">  352</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19bea7f191302c46e4aff601b800e042">  353</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a656757ab3b5184e2f580266d83e0a3e0">  354</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">// Register    : DMA_CH0_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">// Description : Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a382f9ea751d81ab7e483aa89cf0257e5">  360</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15faaf4f0885c2101af9100cfdfc5127">  361</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fed693afed42d781be5aa0c9aaa70a5">  362</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abef1701922a7ff05d1326d23c8dfbe8a">  363</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1079d0cc27f616c7416bc3915925e46b">  364</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acffd8f4cf0abb1ade593edfa2fcb9e2b">  365</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">// Register    : DMA_CH0_AL3_CTRL</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">// Description : Alias for channel 0 CTRL register</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae42813e69b6d05412ea4e74a1ddda529">  369</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac26bdb7ad7982f3b3c36b683533998bd">  370</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41cf140d57484acc7eef8b2b5e64870a">  371</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae72fb23bdac3d4505a4e4418fc987d1a">  372</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1fbbaa597564b36ab8fd232b9c5a8a0">  373</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63f819061f5463c38051870caf5c11a8">  374</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">// Register    : DMA_CH0_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">// Description : Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae966cf7788292c278bd125b0126df05d">  378</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa00add3841b570622ddb9449a586a9e7">  379</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8eac8dba6dabdfeb7a8367c8b89835d">  380</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28ee18446822e4b767dd0347df389e5c">  381</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4437ffbe16b9bb2464778c8f65e1931">  382</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4e7fc6d53e47966bd9a7b9f878c8760">  383</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">// Register    : DMA_CH0_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">// Description : Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f187742dc596c61d5a4dadfd71ffd64">  387</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7ea069f3d835be5a03eebc374d04ff4">  388</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1502e09423ae5b3d2e4e33c8423bd46">  389</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a564040700a22ae5f25f747eb70190a32">  390</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae8a2ac2e7af2e4e4fc1aacad6289300">  391</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a952b6d4b361ef5f2dcdc6000410282da">  392</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">// Register    : DMA_CH0_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">// Description : Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae820da4f12e0be77434326ba716fd40d">  398</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f60f398b6e4058cebe1724776ff1cea">  399</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e0bed02101c78b1d5c61017eaf91cca">  400</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2416bbfbbab89c1f6959d4df4d544d2">  401</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afda5563f4174cc399f21a176f1cd8ebf">  402</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d75b86905376bdf13d4cbd4d010a293">  403</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">// Register    : DMA_CH1_READ_ADDR</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">// Description : DMA Channel 1 Read Address pointer</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35fd231dfb9ae32b1514f7efa49529b0">  410</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0124f169d185400800cb084dc651ea97">  411</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78e18d856ff9e3cbb6d0b6a12a8ccc2b">  412</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adabab260871d5af922659f0246b269d6">  413</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4e355db60707fc17b85436cc5d81ec4">  414</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86b901a743e051b96d9c0362eecdfe98">  415</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// Register    : DMA_CH1_WRITE_ADDR</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Description : DMA Channel 1 Write Address pointer</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67a5b8bbcc7336643f952f90ae753870">  422</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61c27c56ee9bb39a18779c65385379e5">  423</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a57f736ed4943b19a0122973c65ebff">  424</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8265baa2ed525cc846afb883e6c5dcf">  425</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6803256f70d54c2d36efca2b33ecd73">  426</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae394e44e6a9337f5599ff10cf7a2dce5">  427</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">// Register    : DMA_CH1_TRANS_COUNT</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">// Description : DMA Channel 1 Transfer Count</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">//</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">//</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a0e331a9e54964217be8ffbda778f18">  450</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e4990d17700d17513a33f99e5b7ba2c">  451</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3834f8ce6bcd79226aa2ba69f320328">  452</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a666ef236dbc2ef5348a0115a59247d19">  453</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeed7af9da82abe2bde2b92a3422fa9cc">  454</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab283091402738f54c3a426014d58ed4a">  455</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">// Register    : DMA_CH1_CTRL_TRIG</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">// Description : DMA Channel 1 Control and Status</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab69c33269420c8d7f6790f69718d0d9c">  459</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae84d0eb1315ca0dabc6cc1c099697e7f">  460</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6ac28f4f400fec9337e9aecbf586ce5">  461</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23416220ef49a0de77e19a72cee5aff8">  467</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad70259a55e95be8ebd492e17d55c7bc8">  468</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af719ebf990cb8824adf9ce39398a85b0">  469</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23d5b9d1d0c57368f6d3638f169ceb5b">  470</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a607cb3731640b000f9e1c43af4764ef3">  471</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0447633294360e837eae30e1aa4d350">  479</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4670a878ddfa633f9e1421bbdb7fbc80">  480</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c4a427cfe8f8bb149b19072edeef1ac">  481</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff677371ebfde9b1d116c35ee1534481">  482</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7621640d800ad0f853b6e977cdc62cac">  483</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a162b4c4aa76ff0af880a60a75ae0a59b">  491</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47063715a2cb27788596d9c15ddad6d6">  492</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0da2af40c18ed1bfc84972e592c48f05">  493</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a577525fa186dab2b7f289f424ba2d10e">  494</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb83bffd04f2fae4ef100de39ef5e86a">  495</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">//</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43742f37137a6353241d953d4f20e0a0">  505</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35d514af53d709bb8a1e653dd65f6957">  506</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a783e372f6caa53fb74e26eaac871f50d">  507</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51de8e666fbcd9fda14a5b99595d6db7">  508</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8d9d21d641b83ddbe3e5b8aa2e6e44c">  509</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">//</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5001da42a1b442e370405c333b8b7a02">  519</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae18276e4d7a5e792151524c66e347183">  520</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6799fa2192e248fb73114dc48316c008">  521</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1480f7ef46c950e4ee94dbb17005442f">  522</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a136361d92c18358bcf19b8ad0bf23010">  523</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60588f2b1df43ea5ef34e9eed06a588e">  530</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fe75f4d2df890eec00addce88c925f4">  531</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0aa4730078468027a8f844924132b0fc">  532</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04d8d110bc9316f935fcf22bacbf7dc2">  533</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a186e42c5eb4ac9571bf1eae4e3aa0ded">  534</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">//</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2bed36cbc066637545489ee58a68fbe">  544</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0a022f6e878b2b273c83bb803017062a">  545</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35613da3bce0ffa6673b02c60767d3d2">  546</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ac51a83bac70fc9fcbda5bc66428076">  547</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0589b0de301129999165d0ced25e1659">  548</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78e57e6387aa9c42657c5735409e0192">  561</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab988b50c52cff0fe559a93975a88c1c5">  562</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84af0d17e7ddd11a3420e5e18fbfc736">  563</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a762fc519c6e84fd17c1bb6cbe5fbdfbe">  564</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2d3eb54da2698ead8e361e93492ff09">  565</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d22a5d1304fddadf5c040b483fecba0">  566</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e37f0fe54d87763fa47a68c35fce5b1">  567</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7263a4a5cedaae518a82583df480bcb">  568</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a682b22feecec7c3885f5f7ad3d265306">  569</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d0f1ca4c365fbd1aa69dbcd858438bd">  570</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9454417c4e9191c84b3898126692b3e7">  576</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b316dadba06838bc47a1f6fd0e73806">  577</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9d5aa3a606e1cc26d3cce24b55820cd">  578</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ff4743f739952f5e24138d277c1fb99">  579</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06cbb6644ded7a01416d15b2dae860dd">  580</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82287bf265e16ad45dde9da440144a89">  586</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e70efd6a982217f50c5b3846c4eb839">  587</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c9719822cf4da3836dce8ed4e1c37f5">  588</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e1b448a2acb400a83a1e6a7d7f82f08">  589</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7494f0d55b22085894da68bf339da7f">  590</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">//</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cb624082cea1d0c07c4d4ab609766cd">  602</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b9e55937787fa892c8878d794515ea3">  603</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2033d8c42e3e0f43a3f7abc918b8499">  604</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a674d123c8eac006063c92f7cba21cd05">  605</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9886425432871165d58889af87f9baf">  606</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24c5179977c4ffca939dfd7c37727790">  607</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">//</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea0bd3c15ae0f31f390fb86b2ab72df5">  615</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a314bcc8eadd2eb11d03b2ac45cbcc9bd">  616</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53a67ce4e7bed87f96d12667248ec121">  617</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac49516f7b773a5fefa6dc88d1db92e2a">  618</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9dbda769c35b71d12c68f23f6c02fd9c">  619</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">//</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b3e5603df4bc2fdcd03c411ea97482c">  627</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b7b4e147ecad92d4bca6097764e06cc">  628</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9a0ccecd6fa7e2e7b94b9755fd60d07">  629</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa51407770a5982f03545265d9ab3affe">  630</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a563b77986df0a68760f597feb1a34c3a">  631</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2825e4ef5e6f1ab411cca2613c842d48">  640</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a203b41af7dd95cbf5daf28227a056131">  641</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1fb38793fa3da0ad00166222eb5771c">  642</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a20ff41991bb714813a1c1e697ffed876">  643</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a80efb7ed5b33a9203cd53614eec4a0">  644</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d97468961b3bbf187f2bc7e6b19de10">  645</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a75f3febe911252a2d2298c97b082b0b7">  646</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ce7f7580973017c0b3e6e564305b773">  647</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">//</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b03c29362126e7fe55368f080d2d90a">  660</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af56b27eaf5d5e7d8105704fb3ae72a09">  661</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89698221f88e6f9d0ad554393f32537d">  662</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8a467f0ad1933b3452351d259df78fb">  663</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f710ad346eb95e947dc34e0713e7391">  664</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3509875435e40c7a61c12d46eb60e4b">  673</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a775ae78a379b770e215cff8fd551ab85">  674</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8c7fd1f1a70f66ee88cd4483db9b4d4">  675</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ae8dca07a4c8ecb635a72f3a4eb1028">  676</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a106ac74f6a1dbdbd2b55e27f069b0d53">  677</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">// Register    : DMA_CH1_AL1_CTRL</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">// Description : Alias for channel 1 CTRL register</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbf11c1cba7aa5d9504cb2930fe3d6c8">  681</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a13ce645dc6f2594ba13b7e1d361264">  682</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a301bd85756caf38efc6618c43ef11c09">  683</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6d3edd3db7b22a07dc09978a736a101">  684</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac769e0765a24391daa46c9ffa74f27fb">  685</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08ccbfb980590ef597f1ec9dd1cc8332">  686</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">// Register    : DMA_CH1_AL1_READ_ADDR</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">// Description : Alias for channel 1 READ_ADDR register</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e8a515073adcfa9b14395fc595e7d8b">  690</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abab56bc62f91ce6d3f9dca7d8f57bf69">  691</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b7c60fa051a6394e1ac7465546c057a">  692</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0aa601a8a58ffe04d5caea5ccf6631f2">  693</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acffb1542d146fe807d485566805924fe">  694</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b9fe4d21fca2f59171aa9374cbbfc49">  695</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">// Register    : DMA_CH1_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">// Description : Alias for channel 1 WRITE_ADDR register</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4923879f7b7334b000d3c4b631630120">  699</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a5f5a8df05727aa7c40f2553da87547">  700</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae87ae1ad4bc54898601cf894b02ea7b">  701</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3566579dc3b664265137189c026cbf79">  702</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a802c3399537c5f3c318c08d04bb3d9a3">  703</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1c7c82eb9e9f72a79c650b8c42e9015">  704</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">// Register    : DMA_CH1_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">// Description : Alias for channel 1 TRANS_COUNT register</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fd4a1cecbebdc3dac8c8a467ec5ace6">  710</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3892e414fe45550d8d66d1385060882b">  711</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ac2121d124bd97ebb4d2f3fe34b21d0">  712</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86cf56cd30f5b226622f186deac34775">  713</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6979977839d4b0630aef4f2a3d2df25d">  714</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52a95e8d328e8cec64d0ebaef2c635b5">  715</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">// Register    : DMA_CH1_AL2_CTRL</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">// Description : Alias for channel 1 CTRL register</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2851f3a6159129cd51df5072fc7b93f">  719</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_OFFSET _u(0x00000060)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b889d625e5608d823ffd0a013964d7d">  720</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a313d47d8f16e148aa25ee1f5949df281">  721</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af99bf8d4c60c591866c194182a17b05d">  722</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22c0817e6d23e8b432663df33c984d58">  723</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa50b3b93a765f08116e7c825f6fdac25">  724</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">// Register    : DMA_CH1_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">// Description : Alias for channel 1 TRANS_COUNT register</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ab30016886e699e120beca5c497cb76">  728</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_OFFSET _u(0x00000064)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9526f601fdf3fffe26f034072c53abfe">  729</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31bfa40e157c05116c400bf6391e1148">  730</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3163ef56ef28b3c4b9e67abe9e2e3ad1">  731</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5270f13a8cb035807476a97fe66e4c3b">  732</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a94b90c2e651df4ea0a8fb20c4585fb">  733</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">// Register    : DMA_CH1_AL2_READ_ADDR</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">// Description : Alias for channel 1 READ_ADDR register</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0acb4395172ce129b59f44483ffeaf45">  737</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_OFFSET _u(0x00000068)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57be975b7736b68cb7dad633dd6ee8c2">  738</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a063077dd6730eedb4f1aee3748e063f9">  739</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad385f9abd9c26ce96124021793cb310">  740</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ef5803708aa5fa17b1f393976d60684">  741</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf58a086ce98fc94280b43645cc4ddea">  742</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">// Register    : DMA_CH1_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">// Description : Alias for channel 1 WRITE_ADDR register</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cb532b0d7be13a4ede82cae22f3d3b3">  748</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000006c)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9734efdfbecbd783870ddaabb734a62">  749</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44ebb4f3c4edcb7da10af215e4c09b3f">  750</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae91d6819195ddc99877bd4cd6a1cbb39">  751</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec4d6afd5bef16b220b69d6337432874">  752</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a792e75e9df10542708ef0f8d2716e4e5">  753</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">// Register    : DMA_CH1_AL3_CTRL</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">// Description : Alias for channel 1 CTRL register</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a352ed7ccea7a7f06da0d0a1fafed0683">  757</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_OFFSET _u(0x00000070)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c53bfa2e88ae9dd614bd9c4522f2ac8">  758</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6265aef574dcafdcb11ac4a59b27ba2">  759</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4740114a0d54201f1a3c2512cc762dd">  760</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff4ba490499247f3878f24900dee3519">  761</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b7cb95028e621725e220416e1e4006d">  762</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">// Register    : DMA_CH1_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">// Description : Alias for channel 1 WRITE_ADDR register</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d741fa4c4b9a4fe288acb0c1f8c5b5c">  766</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_OFFSET _u(0x00000074)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb9cb81bc9c6cd5f86b4e7acd49f9610">  767</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a640f0b2a21adbdabf615bc4869e3a7ae">  768</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa853c65e8fb7d3739938ae242eb6782b">  769</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab300bc5b4a109c8ff96d98cf70d2ce88">  770</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6387e499e587a4069b29028fc8ead7a">  771</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">// Register    : DMA_CH1_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">// Description : Alias for channel 1 TRANS_COUNT register</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8fa9be0a6da2f8731e9eda9e9366943">  775</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_OFFSET _u(0x00000078)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0056d08bdce27e3674a2619d8c065ad8">  776</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82be5af1a12290621ca9ac5eb21a3936">  777</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7193cfe53c8c90a8ef6ab107ebb19046">  778</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a66075ea8db401694aab6acf8015891c9">  779</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd7f22660a74efba590f51a9e9ae85cc">  780</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">// Register    : DMA_CH1_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">// Description : Alias for channel 1 READ_ADDR register</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49242b160cbdcd630e3e8620f655459c">  786</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000007c)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3dc9eac1b9c1a26fc408e7cb0d79f185">  787</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5db1b9372a40bfde7fb5cd205463ca62">  788</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abae4419ea3d2dc4548eb81dd5758ce8b">  789</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56fda5b29dc774bab67f707c191a85a1">  790</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1fcfb4ab6b6312d442b69ab1d18e7b85">  791</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">// Register    : DMA_CH2_READ_ADDR</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">// Description : DMA Channel 2 Read Address pointer</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a599b72193869d8b99fecdb2f8e63e284">  798</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_OFFSET _u(0x00000080)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbdea351ad6b6116a893fbf41c6b3692">  799</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbdeeeca1b8c416975929db8eb135f92">  800</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d5eca97575caaf46a2e41ba0a88a35c">  801</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4c7f6cd3e64038c3a4109cf620e762f">  802</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af517b4bbb54da54dca86197a71b31e69">  803</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">// Register    : DMA_CH2_WRITE_ADDR</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">// Description : DMA Channel 2 Write Address pointer</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f3bb0f42f8769fd92cb724cdf234d83">  810</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_OFFSET _u(0x00000084)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91bb30118fd3313f8e7516292dc9d637">  811</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4d0d9bf50257c582715df2c443f8b4a">  812</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba0b675bff6bc3385c6187481e44dd5b">  813</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a09b2ba04b73083b5a2c160d1580fb0b6">  814</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0fd8f776eb23790f0322ea5875cb738">  815</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">// Register    : DMA_CH2_TRANS_COUNT</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">// Description : DMA Channel 2 Transfer Count</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">//</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">//</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">//</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7054957dd1a800bb4d207e70e01ed877">  838</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_OFFSET _u(0x00000088)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0e1174b53734f481d4ed185d778a15a">  839</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec9d10daaf92e1b4c357a20fc12074e7">  840</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a004ab962209b570a852c446e13362b66">  841</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc92e92ecf5d4d27590efe2b7dc0716f">  842</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2b9c22fd8223badd05434e09ccb3237">  843</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">// Register    : DMA_CH2_CTRL_TRIG</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">// Description : DMA Channel 2 Control and Status</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fddb9ebe0af1af8c3aa3c17a369a63a">  847</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_OFFSET _u(0x0000008c)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6494af0adc61ec5707a95380d1aa5fd9">  848</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfdb827236cbaa5e5186c4378fff0f05">  849</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff645841b1dae68c5ad440a95402f1d3">  855</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78bf123b7597c55a3cce19b25c5f4158">  856</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b5b2ecfad0e5abb8effa01ce3185123">  857</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05a5be01cd89862fc249c1a021abfb65">  858</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a134af9f56157e8f1aedf7251fc8be8a7">  859</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbd141b2536793c4d720436e87523456">  867</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8f9ae9c0949de8ce8a478ff8b5ec87c">  868</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abea72ede2e5185c14656c9ac5b319739">  869</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4812b8eead9a92740fdd8db02eb1e48c">  870</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab97496aeb0472dce2ea31f309a8b3e53">  871</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abdf10b53df3b5825575f968adbcffe68">  879</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab28613ae0c8fcd28a2245feae09a92c0">  880</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18adfc144a4cf04d686e9f2eef334d9a">  881</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6e28b8ae768dd479de7866a86de659f">  882</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae76392fe3f2938d88f96b0a1103a320a">  883</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">//</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4752964d69609f629db8dd9ddba7c80">  893</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a07f33914490d0159de7db55be6cd32">  894</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68144381efc9485203eb635ef9ba275a">  895</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf6422e401aa41864f42d082515ebaca">  896</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24afd1513b4bc341338e5339dbac12c3">  897</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">//</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a461e97608cdb81e5bb0bed6259c0f57d">  907</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39aa31348dfce50a235155d8e3e138a5">  908</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad1eddf5bf4c8ef0e0101fb12903d78a">  909</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accd2cb5f7f93765f5ee7f9460e1b775b">  910</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec52bfbf9930c52dbefa5a146123bdb">  911</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a0f052dd11196b6070944c1537f5d0f">  918</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2c849eeb6752e6668bb39f3a2ecab43">  919</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9b94ea725637ac3c0b844710a2ad2ad">  920</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a780936cb0d1201a90b02b4de7217ec79">  921</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94fd7487e5d41ed18456cbce8a1f1613">  922</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">//</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c3b53843f46c50dbb98b943df23739">  932</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39a2ec87790624a735fbeddf1ecaddbd">  933</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a275a790c615b8a79e29c4a6f1416e4bc">  934</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2cb526695dff77289eb24f5d4b0ef22">  935</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d9bd30ca86d8a3f1c50d2a57709ee29">  936</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2dc0385e423c67bbea238df7952eb847">  949</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8785990cbbbedda5c32dbce5f39a70b4">  950</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7a6a2d924e8baf8eed3742e2d95e59c">  951</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9907486ce3b71e6f55e5a5a9a438cc95">  952</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a732a65c36b0c183316f5a999ae93aa37">  953</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb476c5c014ea1f57502c9a83e2fd174">  954</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a00eac798b2f604b3a03bc10f1ff7faf3">  955</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af76f32de693f2eee701ebfd47b9fc291">  956</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a339414dd0af0fddc2b12ff3f9db1d435">  957</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae57de6add1a1254d95deacbf03e59624">  958</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa797edaa2bd79c20e672fe03364eb4cb">  964</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d871575204956a5d51bb3815fb7be81">  965</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9427da88d43b52478f5247680624d035">  966</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e12cf566d5b0bcef65ce27f8ad92c29">  967</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72324cf63ae8ee648a0b674abe774318">  968</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6274fb375aa5c2ad32a9d2b748a1ffe">  974</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb6988546d0c771c64a8e5c81465d335">  975</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a003cbda68d2858ac667959fd5b876ba3">  976</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a167558d26a236fffce8595b255a378a0">  977</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae772f73754b4e305f64bb4b5602c04f3">  978</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">//</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd6c3f4b44288c9c95a708aa2b0e7e15">  990</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c3c0f0ecfd8d873cd51338a366ee3d6">  991</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc7bb4800f3141fbcbf13c014f0b0d4b">  992</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae94600c7a0a6fb8cecf84b90091a53a7">  993</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a121fb5d99ab1e93ee6c4fe470b5168b5">  994</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27d1a1e2f0793e26c17ffb1bf5ab3339">  995</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">//</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8c74341cf842a4318170cdb81821eaf"> 1003</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e16072c43a0bbfa8fbc9003baaa7efe"> 1004</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a985a2a45f5eaa43ea8870fe908232e94"> 1005</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7c6b2c21132577ffe9d8cfbccef56e8"> 1006</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52e1658717202af3846acc5eecd99630"> 1007</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">//</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecd0089cebcf0b4af4341a4412b0c921"> 1015</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53d11463d3c198e8c00eeb0f1aa9fe62"> 1016</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ecc49e7084e7cc32724360c56e49348"> 1017</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28192374b87eb746db1ecf90305e21df"> 1018</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1df27a8a8116388077fc884ed8274c27"> 1019</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee6ac83fc720357ac7ab4f6687b6713c"> 1028</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22ce8e0fc9127dbe7700ec119721ae41"> 1029</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80f4db144ef87632336cbc32d21eb2a1"> 1030</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abfef709e4b0d10ab7ce664111a1fb30e"> 1031</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace0c038681982801b14300eac25f4177"> 1032</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ccd60ab66576ffb79692b42419dae2b"> 1033</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28280a4183f885570524a81aac27eaa2"> 1034</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33651289014ae35c0b6dc819da6d5661"> 1035</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">//</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9e1d43d0a7d6da5d832fcc7e0b93930"> 1048</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a980bef69bb12a4275568b6cdcf691f02"> 1049</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3bae4373a7a472b183cb8216424dfef"> 1050</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5af502940279e8f976e696d0c36ed2fe"> 1051</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a838e081b2cfe92a10986e6b0e00850f6"> 1052</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abbd82765b8c3ea358f177e430afba09e"> 1061</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3097ccd011f5e32ad24e0d238a7042cd"> 1062</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a025c5ff22148607a64282d289bfc5635"> 1063</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95e98b6111a066bb420ff891ffa33e8d"> 1064</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae426b110e28a0da7808217e4d8a48fbb"> 1065</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">// Register    : DMA_CH2_AL1_CTRL</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">// Description : Alias for channel 2 CTRL register</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0481ccde8c9fe246ed62f4e4b821735"> 1069</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_OFFSET _u(0x00000090)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf19da4e666cf14c1b135d2f76be1c0c"> 1070</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0b9dc7ca4b5f4eafb9172afc7b46197"> 1071</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1249cb1070bb4662b3f27843aacf55a"> 1072</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6e9cb912762b4a630a93b8a4d77c093"> 1073</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1737ab26d8584e97a8e131a70882122"> 1074</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">// Register    : DMA_CH2_AL1_READ_ADDR</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">// Description : Alias for channel 2 READ_ADDR register</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a42a2c071906c371a66b1c695835ad01a"> 1078</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_OFFSET _u(0x00000094)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee70482dbadc4769c4b5fb5ad6a8e8c5"> 1079</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a787045576ea2ccf28d6de3501777af69"> 1080</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78f6ef1116601977fd30d79819167336"> 1081</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a287a21d6a3c22bebf9317f6dfb370b4e"> 1082</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a743618d1433ffe75f3e5bafad3a1ea01"> 1083</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">// Register    : DMA_CH2_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">// Description : Alias for channel 2 WRITE_ADDR register</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53d8fb45f82937cee6d9016a40dee461"> 1087</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_OFFSET _u(0x00000098)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ff33a75d61940ebda3cecaf77955f18"> 1088</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a453fa41abf965a2b6197ed0b64224a8a"> 1089</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a46436b7535be4b6a78a10314965594"> 1090</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a337cbbc045501eaf3133826813bec49b"> 1091</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ead89abe8b8e1f9793c84c50626ccf8"> 1092</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">// Register    : DMA_CH2_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">// Description : Alias for channel 2 TRANS_COUNT register</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab499b1d5bdde1873805fa1f3ee57c415"> 1098</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000009c)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8aed3c128f536ab7fe1a72af2bd9462"> 1099</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada792ddcdf00faa918e71418ed8f790a"> 1100</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b5746f763042952072c83a8ac160451"> 1101</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd924fa5019cbc025a02d39ce8cfd702"> 1102</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa87b0ffdf6a0903a1177031bbe03a88b"> 1103</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment">// Register    : DMA_CH2_AL2_CTRL</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment">// Description : Alias for channel 2 CTRL register</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa903e54758faf2f2b5cd44c52bf3e33"> 1107</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_OFFSET _u(0x000000a0)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab324315d17b0a72f98288014f475e84e"> 1108</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37bd34acd1cf0d153dea48b13d20d728"> 1109</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae9d20e1d565eaac444945d91577cf89d"> 1110</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90340cb3ce188ec6b0b83d3fbd6f6282"> 1111</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa548060963fe089c27500d4a4192bad9"> 1112</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">// Register    : DMA_CH2_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">// Description : Alias for channel 2 TRANS_COUNT register</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59aa1e99e8c70ac5cae4ea1a1480a37c"> 1116</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_OFFSET _u(0x000000a4)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade6033d5ce68907e92513b767a9adfbe"> 1117</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a002855163320c8d160436d6e748c80a4"> 1118</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a318b03ded5a3fa34693fa760ce2361f0"> 1119</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c468b6c8a21dd25b48d9996ca83920b"> 1120</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56c99e9c6372fceac387d0695db6f34b"> 1121</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">// Register    : DMA_CH2_AL2_READ_ADDR</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">// Description : Alias for channel 2 READ_ADDR register</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae38a35b18312a4ffe3fa2dea4539a39d"> 1125</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_OFFSET _u(0x000000a8)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a626a95bf7c2310c947a62b4140df6e6d"> 1126</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1adec679b5754367ef6d96f3bc0f148f"> 1127</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6438b0f215d7c1887cf26d23cafb422a"> 1128</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9f82a688735f2f3224fe76e8dc95c17"> 1129</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c0a73856c31122dbab694c5ab10fb8c"> 1130</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">// Register    : DMA_CH2_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">// Description : Alias for channel 2 WRITE_ADDR register</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2a42523cb0ce9433f2653e4cf63760b"> 1136</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000000ac)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2552e7fbafe9784c307957722a9c6a62"> 1137</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5d658b054147e2b60ee08363afbc98c"> 1138</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc41a08c53294ec84cd5db81e0063b52"> 1139</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c2c2137e053fd5c3e675a8ab757041b"> 1140</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad82b6eeb8d1ae860aad3be6c4250a981"> 1141</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">// Register    : DMA_CH2_AL3_CTRL</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">// Description : Alias for channel 2 CTRL register</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29a2ebc450361ed9d42a70b58a2c8b5b"> 1145</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_OFFSET _u(0x000000b0)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3079045afc64262ce347a2363c0c0773"> 1146</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adae82723c79d20c230387b835f2f192c"> 1147</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac43bf62e8a67863f5bb957b0db912b7f"> 1148</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bc7c5fc7aa8d4c81b3c19021027f58e"> 1149</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a792c728c4d74bb6f827bad65774472d4"> 1150</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">// Register    : DMA_CH2_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">// Description : Alias for channel 2 WRITE_ADDR register</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad23eafdebd6084257dee5b43f78fc7b9"> 1154</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_OFFSET _u(0x000000b4)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69ae57f258bd88f05c86bec3200e1ccb"> 1155</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afee4c513f28ae91714811035749a1eea"> 1156</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a633f1a172ccfcf93d0f51e5262dccd50"> 1157</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e761664afcf32ed4717f34fd7bcc40e"> 1158</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411873b6a5cb13519d52f3dd15c198ae"> 1159</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">// Register    : DMA_CH2_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">// Description : Alias for channel 2 TRANS_COUNT register</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5cc6543fad712b6eb895e98ecf2bdecc"> 1163</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_OFFSET _u(0x000000b8)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0609de140097c3d4562e16f4a94dd050"> 1164</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1913737cc42e63c2c3bb65b50ed4169e"> 1165</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3949a9903c530a880507df9a49994e03"> 1166</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1c196c9f35570f8738500638a598936"> 1167</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd176d79e272c2d2db180d81a409a04b"> 1168</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">// Register    : DMA_CH2_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">// Description : Alias for channel 2 READ_ADDR register</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4181422f74dc7d8f9917f95da1ee8d5f"> 1174</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_OFFSET _u(0x000000bc)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad051df0b46f6f58807bbc3373dad0ca9"> 1175</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07e2ba01116c202bebbe0b1476d5ea6f"> 1176</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8950d4494773edbc873fafefe98f96ab"> 1177</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37e264f578fb010397c3f93b09058cd4"> 1178</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57b394121657e7980e3f4900b916e9d3"> 1179</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">// Register    : DMA_CH3_READ_ADDR</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">// Description : DMA Channel 3 Read Address pointer</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a940a3f773de8d5eb9590560ddc8e1691"> 1186</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_OFFSET _u(0x000000c0)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ef3152437f8ed5c8ec5d891f7d7a16f"> 1187</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8aa2d4e7badff20d0cb02641849acccc"> 1188</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c98967c56036c44de1b874443e4b79a"> 1189</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46f9074842f948eca29a2a8ceccc115f"> 1190</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e90237f708d3591bc6b1dfb77ca4fc3"> 1191</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">// Register    : DMA_CH3_WRITE_ADDR</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">// Description : DMA Channel 3 Write Address pointer</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9940d49744ba60824c920108d1e13fb"> 1198</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_OFFSET _u(0x000000c4)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affe6fddda9c10218086c172aeffb00f0"> 1199</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0feb7803f6732801a8600fb1cef1b87"> 1200</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a468aaf540c75a07bcc156ab62bd6381a"> 1201</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ad49d203f4f5c98c3cf66e65870e51a"> 1202</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59a732079745ade4a02fca1676bcf0ee"> 1203</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">// Register    : DMA_CH3_TRANS_COUNT</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">// Description : DMA Channel 3 Transfer Count</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">//</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">//</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">//</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c178fbf8653fd8f2de3c188e636e94d"> 1226</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_OFFSET _u(0x000000c8)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afab7948c59d4c13cf644dee66de5ee15"> 1227</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad06f7efc06b6e7a0bf5d6542bbffbe88"> 1228</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1fe29d374327a69920c19fbb5b062ce7"> 1229</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a95b8eea73b48353f9936ccd5b1f559"> 1230</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4eb479f35f1c260713a3753a7049cd06"> 1231</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">// Register    : DMA_CH3_CTRL_TRIG</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">// Description : DMA Channel 3 Control and Status</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeaacdf67d0d166e86079e67d966ca20f"> 1235</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_OFFSET _u(0x000000cc)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afebaaac915fea767d4910ddee3b4e5be"> 1236</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73a78a4f40d1815982750e5daf005f5a"> 1237</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a883df3e74e81cdc579d684dd437710db"> 1243</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76d4114a05052f6f44e8b0a5fdf062ba"> 1244</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a918c3dd0aab3026a96faa4e469144db6"> 1245</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbed92ac56f2895a4b569c98c30d9885"> 1246</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4270e01b7a1a6bcd5859cfbf003bf3e"> 1247</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4a403d1fe98bbe040ce9c81b675d369"> 1255</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3313332d90490a69a136ae3e49ff0ec5"> 1256</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a238472aaea15ac70c41de6433652065f"> 1257</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24fc7f6be0569c2f5af4601c8c455cae"> 1258</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc7c42d14c6bca58dc42ea1bcb62764a"> 1259</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b374941700552ed8ae07153748457b6"> 1267</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2501b3d9301d8736e9be07cbbb8d3a05"> 1268</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72d4c414ef920291f56ad64d5a2d26bc"> 1269</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5ceeb6175984df68cf8e77a5fe6016c"> 1270</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57fe60ce840de7abf1bc9e44c8bfc226"> 1271</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">//</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7940f63c5bbdd03f43bcfe0c0ae0985"> 1281</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d7dc14b949bfeaec750e20c83dd2342"> 1282</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84f279767217959b4c1c221dafc7da59"> 1283</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad51c909b51f41296b031c7e220bd3a14"> 1284</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96c7bbed6068f86f2b04df94fd272e84"> 1285</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">//</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e41c865b4d28e4942d7fc6e991cd613"> 1295</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae29bfa224ddaaa3986d9235a2cf2006f"> 1296</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5aeec505bb3f84e902969789c3be75a"> 1297</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27023cb0135691cf45dbdfee6493fb17"> 1298</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af23a435669f0d28fa669c5a0cdc96cc5"> 1299</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a947f3e9180493a55672d79c4ea79d7b9"> 1306</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa41cf1e04b600ad6d122f7a9d3c35151"> 1307</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea6d9b18fc495fd92ddfa1f34f2b2144"> 1308</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae396ff95545a68abb0208dcd3c2d7b5"> 1309</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#add4dec4913304d36576debd738ff44dd"> 1310</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment">//</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc47ff726653814cc9f039c5042efb6a"> 1320</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1edb24091ce8d3e6879ae01f37821aa"> 1321</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7604ac30dc88d8553321405cb3a73f4"> 1322</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af564fc8ba8ec1782a5ff3d46d31c5dca"> 1323</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad030195a33b1d85ba1d1e5e6bc5c6cb9"> 1324</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc6d528cacd22fb50325dee55e6f4de8"> 1337</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7b8ee6b8f6c5d2a048e220c9cbecc3c"> 1338</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf96125751009bd5fa7cf5cd91c9bc16"> 1339</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a655774605afc5cb529f3004d993204e1"> 1340</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2377651aa2f2b1be73e2645bf3b9bf89"> 1341</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2dce206059f6892e127e4dfa538072f4"> 1342</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5f2d5ad318ea056b5c7d7cfb26c03c7"> 1343</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef7b85b096365601f889142367b77ee4"> 1344</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0678aed5d5bb82d0860a119a0fa67171"> 1345</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8d0de4978cd2c8ef6790b2310e23779"> 1346</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4045144e7174ad75fa68b3bb20108457"> 1352</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68d88c0c54b0792da7e944341a0426df"> 1353</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c958453e1112cb20627f8ab6dd89c29"> 1354</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3366445280ebee471c11df053aceb13d"> 1355</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba4b41716d21dc487522538c3cd69d40"> 1356</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7dbcd0656537be5b20d7b0b250c4d83"> 1362</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2600f4abb8653a82f20152adb97d1f6c"> 1363</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44ae05a31687f47946da559d0198b117"> 1364</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf1f5e81ffe98a872cb1d5f4c258f8e2"> 1365</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae92fb542fec40893caf79e82171d920f"> 1366</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">//</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7026b4d8157f324d16fd6311d832a41c"> 1378</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad85cf06b4bada317a96df79f390462d6"> 1379</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8b93b1c561e89ad4d292c0d83997b47"> 1380</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa377c1e2fade2051ebd0f20100b17776"> 1381</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0548a0b3a779694f2ece51a672d46cea"> 1382</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74c930f9b8baee02f2bd613ad888eccb"> 1383</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment">//</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae576af4cac54e8b8b587d2b1b365f05"> 1391</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa307713db872ce98183ae36bb60d37f9"> 1392</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c1ce45e0d527aa439dab313f03be71"> 1393</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a735769a0507d966d70a83000f63a13"> 1394</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80415a6257986bece6c22daa083d93c5"> 1395</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">//</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1882b07e1ddfdc1955f96ccff2cd93fb"> 1403</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e1d9858629714de80a941b1e5e40d70"> 1404</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a413a0c649e24e6d485389b4e801453de"> 1405</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17db9e8c43b34aa636914e4dd1120a86"> 1406</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace62c935caca3397c7a125cc66a3cef9"> 1407</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac85cfb173a037a008113f012d28147ce"> 1416</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a868e69e3500f74270836a09f2253013f"> 1417</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a79b05cb3fb818a9157125ea22087dd"> 1418</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3f91660c13432ea545802ed55a13354"> 1419</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79c290529ee338f3ac4cfce223b15472"> 1420</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ddfe4d2809e1ee69524d2c370612766"> 1421</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89986bdd08c8c5e3de6f9b0cc0b11f40"> 1422</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc7b2e942993b5f2ab0875ef05376f58"> 1423</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">//</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71a9d5ff7356d7e8746987ffc67e3d6d"> 1436</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b80408a549b0a998543085538648e93"> 1437</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a2a445fad573691c9af036dcb222762"> 1438</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38f1c05302be4a223635a6d91678bf6f"> 1439</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2d556932125fcc4662eeac2adc1e78c"> 1440</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4dee928163ceb62ff4c66c5fdbc2923a"> 1449</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adae5c7dd97b5124df4255653e14ecbb8"> 1450</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ee7f3ffa776de50fef41e58f51cd984"> 1451</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d374a9f485bdcd648138bff6c60cabc"> 1452</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a786ba1df9889b4d891f445705fd8f050"> 1453</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">// Register    : DMA_CH3_AL1_CTRL</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">// Description : Alias for channel 3 CTRL register</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade4890da9515fe5570e83bae7034c005"> 1457</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_OFFSET _u(0x000000d0)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48e25832523771d54d1f3d4144aee041"> 1458</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7dcef9641e0ae8bb372f91b412c80f4b"> 1459</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3d307258f7ca3c2ee4180ffa584af35"> 1460</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab09201548d0d85d8b8d6886e9649e7dd"> 1461</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92cf8f06c0f09488498575c9722e2316"> 1462</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">// Register    : DMA_CH3_AL1_READ_ADDR</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">// Description : Alias for channel 3 READ_ADDR register</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a775915c568275d7258482167499d56"> 1466</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_OFFSET _u(0x000000d4)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab108bc2bb71d06ebb8ba68458d9a3df4"> 1467</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a7c5522d0a06ef37b57ede355c78f79"> 1468</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45d34a04f5d09caebd76f81811b99cc0"> 1469</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace503a6c52182f6d780dee8e359eaa30"> 1470</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87fc2ec7c8cc202b2190d34b92ab6871"> 1471</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">// Register    : DMA_CH3_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">// Description : Alias for channel 3 WRITE_ADDR register</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d4239a3001349738a3b8b62d668b43b"> 1475</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_OFFSET _u(0x000000d8)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0b61536bb85e80640fa7a95a44c999a"> 1476</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a415ddf3113148ea024fa435ac06e1a49"> 1477</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbe9efc287e70a7b6b1e800554db3f69"> 1478</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5746cea7e98c28a3acd3771cd4f3ad3d"> 1479</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a913014ba88915e398f4eb7c43d9e928a"> 1480</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">// Register    : DMA_CH3_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">// Description : Alias for channel 3 TRANS_COUNT register</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a329a4553b8b1400b07abc9236dad3a01"> 1486</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000000dc)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af582b3bd99c429855b7c05cb43ce5816"> 1487</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace4a7c04e5647f71c7dd8edc60390701"> 1488</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a551aaa52e4a0a5328893ea90065cb36a"> 1489</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06485c74a06a439952fe90c3f35c5ee2"> 1490</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab729681f2330a4dd7a71a7525824c270"> 1491</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">// Register    : DMA_CH3_AL2_CTRL</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">// Description : Alias for channel 3 CTRL register</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97e0f6ba679889c34d83c13db6a19f07"> 1495</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_OFFSET _u(0x000000e0)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64de67602ef153c5249d48f96e895928"> 1496</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13d7615a9c33f467d9a40a064d4cf0c9"> 1497</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17779a066dbf254a7a3b006b19f4a60f"> 1498</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b6abc28f5ba2242fc01c77d189fe5c"> 1499</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abae1a19594a339e406b30e2181358411"> 1500</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">// Register    : DMA_CH3_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment">// Description : Alias for channel 3 TRANS_COUNT register</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabac5ac0f914de9f58eccdc30123eb30"> 1504</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_OFFSET _u(0x000000e4)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0755757a529b4322ce773516c47d175"> 1505</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c77df8894b84c29ef6ad7f2304e6541"> 1506</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03fae3d5e12eb723604e854932c42332"> 1507</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac33f39d11ce7e8d3363d026a4157083e"> 1508</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54855aa18fc971b313e928f3a9de151f"> 1509</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">// Register    : DMA_CH3_AL2_READ_ADDR</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment">// Description : Alias for channel 3 READ_ADDR register</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a072fe371a6ca11edfc14786b70d9906c"> 1513</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_OFFSET _u(0x000000e8)</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a719ad94789c7e08d0f5cfc759754da1c"> 1514</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a167215ebadf9c34cdaf0e330b757ad"> 1515</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8cea6183df13da43aa5e89b4b70d7826"> 1516</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9747427a606d54b5b9212f0a486e52e8"> 1517</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade9be7312170720273234f5870443b58"> 1518</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">// Register    : DMA_CH3_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment">// Description : Alias for channel 3 WRITE_ADDR register</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d457c9c7e6f35c555feb8b3cfbbf80c"> 1524</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000000ec)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6cbe464bda36ad5238d8b89eb455ccb9"> 1525</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36b83dc9fc869b5957b588cc2da7bab1"> 1526</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76052dae28058173c27d0f9727d38327"> 1527</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4eb78ddc27dab31a327e6439fe9f617f"> 1528</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bce964bbec747d5c218fcfe9b14e31c"> 1529</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">// Register    : DMA_CH3_AL3_CTRL</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">// Description : Alias for channel 3 CTRL register</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf3dbc9db3064ebca202cf5d1602d9f3"> 1533</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_OFFSET _u(0x000000f0)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa55ac3bed2b3df833bc2cdb13f1ce686"> 1534</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abccf01cdbe625c6b9fd58bf53da2b340"> 1535</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afde7c6e0d13759a875d99df08840c099"> 1536</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a168e2064db177185d24dc6aed661fd3b"> 1537</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb9e13ece576fd3d04f466a98e8eee84"> 1538</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment">// Register    : DMA_CH3_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">// Description : Alias for channel 3 WRITE_ADDR register</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7cae4a71e0a48de5004aa95b63220ca"> 1542</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_OFFSET _u(0x000000f4)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4e680ab3baf5b5ee8cb977ddddfab83"> 1543</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec01dd9fb6224182ec78670f48882ae"> 1544</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a795e9226b89aa7b82904f140a22c0e1e"> 1545</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39573aa8fa544e932502d678fcd807a3"> 1546</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a437c971363453fd82927c7dd4218be15"> 1547</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">// Register    : DMA_CH3_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">// Description : Alias for channel 3 TRANS_COUNT register</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f2424b9cac990842510088b0b1881e8"> 1551</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_OFFSET _u(0x000000f8)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad24053594a6488496b625333e116a687"> 1552</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e25077ce4e9cf6f571de1ff8f1dad2b"> 1553</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f7c79bf33584e7c54966e4d7e5bc9f0"> 1554</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65c6b4c2ae0a176facd74ea7b78213e6"> 1555</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f977bcf5cbe3aff822f55b7b7882b78"> 1556</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">// Register    : DMA_CH3_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment">// Description : Alias for channel 3 READ_ADDR register</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04ce42db9afae9d74ecf10a1c5820af7"> 1562</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_OFFSET _u(0x000000fc)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99142ce6a249e9557b066669a20efd19"> 1563</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba871d375155a9a78496feca8c99792e"> 1564</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af28057d0402bb61c5c9528c8888aba82"> 1565</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f90b764f06a763b988137dd34620faf"> 1566</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe94f6ab102de33f45ea48cf64c4de58"> 1567</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment">// Register    : DMA_CH4_READ_ADDR</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment">// Description : DMA Channel 4 Read Address pointer</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d85d80bfaee9d9ea00ceb997bdb1dda"> 1574</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_OFFSET _u(0x00000100)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ed0823c867ac7f987496ccd62adef61"> 1575</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06eabad3f1ec31787c19643f401316b1"> 1576</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8284fadfc952d70966e9fd6a0095070d"> 1577</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f301e5add42452fbe52fc3a79722df4"> 1578</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff12b635404513f843a915fbd59891b7"> 1579</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">// Register    : DMA_CH4_WRITE_ADDR</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">// Description : DMA Channel 4 Write Address pointer</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a037239892b2c457750c29acc3c18b22b"> 1586</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_OFFSET _u(0x00000104)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16eadc3cbca6f1b9ff585eee14e5bd27"> 1587</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5945296fb886b6b8fa2bda0a83577edd"> 1588</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acdd52ee90f8fda2289bf2ee503fa0b24"> 1589</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a516d6be7829447f24fe8ae59d212a0da"> 1590</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f55ed167c34fd92e966cf519f77d464"> 1591</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">// Register    : DMA_CH4_TRANS_COUNT</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">// Description : DMA Channel 4 Transfer Count</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">//</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment">//</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">//</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8fbe832f1614c13973d94d6eaa9a418"> 1614</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_OFFSET _u(0x00000108)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a040d41a23359b6fdcd553cfb832e181e"> 1615</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59cc548535f073f85b14e3d73bda51c5"> 1616</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f3dfa2b9b69b6c55563489dd7d41c97"> 1617</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b965214d7eb6c528e5c8222c5328015"> 1618</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaed83770b0d02b92b0f5ae42f323f567"> 1619</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">// Register    : DMA_CH4_CTRL_TRIG</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">// Description : DMA Channel 4 Control and Status</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab632e37db7449c5c3ceaada2d26e5c39"> 1623</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_OFFSET _u(0x0000010c)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea4dc7d08ad61ba0594ee8d761a4c9cc"> 1624</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acb9a64cec7bc6978d5967a6bcdbd4a8d"> 1625</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a54c644ee6b907dc9d8b47712328148"> 1631</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a413c0e2759003cd63ca6b32bc67537d6"> 1632</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35d90b2517733399c3de4a7f203305aa"> 1633</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a750a56748b55d210b74bf3cfe9ee0eeb"> 1634</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accfcc1f85335ccd82b038517622b5c83"> 1635</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1a0a912daa3adf0b41e40f27f2deb7a"> 1643</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d83dd881d7e31abbd2f72886d23e6bf"> 1644</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87c490cf0ffc9a02e09a6a507d2ec757"> 1645</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82b921cb603aa610fe28d908ddd0eae3"> 1646</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4198471c431bdfe7872986b6f889ebd"> 1647</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d499932356c4a868c412f27dbe2a0e7"> 1655</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae949789ea391c2db40580d57d5431a76"> 1656</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af06bcc83c379be8eb93beb32c0447083"> 1657</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5dda6e99c874bf7a0f10d90fae873f95"> 1658</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8272602105f09adae8a90e15d396b202"> 1659</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment">//</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a855964a4b2ef084b6632dd1b121cd7fc"> 1669</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e345e417d38d7e129beade35e35fcab"> 1670</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28204d2b99eabf37f3ba419eee7e8aac"> 1671</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3627386629be873b3f9253a11276f8c9"> 1672</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79d8e3a0f6fda7bf7ff29d71451caf21"> 1673</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment">//</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a861b41f9b5a5b900390e16eed768299f"> 1683</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65964595611012faeee08aaa123ca4db"> 1684</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac875d62b1b0004cac9e3089e5b67c54"> 1685</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a728163896a4c139e46166737c8dd69b0"> 1686</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53998e3bb354691723e7996b4d55cf55"> 1687</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaec265cad165dcae8734290050dc7588"> 1694</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b135bb8824806841f85c17720cdfedc"> 1695</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30608746dab8dd3ed0f94a8a00c4592d"> 1696</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4b6f1858a269d4900cd105df0a6969d"> 1697</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68e6151c9887910ffaa105ef1a9357dd"> 1698</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment">//</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12c9d9a17fb58a01065c6551233d5ca4"> 1708</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31b3980e15795a32e8e7623478da52cf"> 1709</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae88988d38101e8e711449a7b0d279e50"> 1710</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51007736b3f9696167348fb1301d7237"> 1711</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf784ea87f2979147bbd743c12138e73"> 1712</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f9dcb5c07775a2271bd28265ab41cae"> 1725</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93b8caa933783c0a684c049324e8d384"> 1726</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2b4549a8a55270f68614f6345dfec74"> 1727</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5362ef3b75b9da36517e80183777099"> 1728</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6eea3932a98a9494858e6352b9fc20d"> 1729</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6541c0a1aeb9fa0d736faef8100e430f"> 1730</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32a9cb20c614d9255e61f355b6350b25"> 1731</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0554dd5e5ecf2bb05e47784e8a3b93f"> 1732</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af989799ebb5fbf2b99dd4608c8188114"> 1733</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45269dd9e430105294f20874556ca54d"> 1734</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76a27d12ca34ab6590872ca9157735ec"> 1740</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38a3f8bf031aae0f744e88624a325488"> 1741</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a02c9c5be7d3b31fdcaa5f094f9218f"> 1742</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af88e1ba1702b75e84a3236bf5136c7d6"> 1743</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b561aa87341ecf6eebd78846a935a83"> 1744</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a621fde03a58440b697b980bd0452edeb"> 1750</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a652cdabb238bb71478651592f0c608c4"> 1751</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa291fc1b7bfb822985591f7b780cb2c9"> 1752</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67cebaaf162b831700a4bcf2abc13dda"> 1753</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83dca5e7ed2f769c30088e2aaba3ed30"> 1754</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment">//</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad00b86939a3c647733f0870ec0deb84f"> 1766</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab15701e240be2d6dbea85c31dedc36fe"> 1767</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2f09f49fa0bd0c710d1b066625e25d"> 1768</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2cd7e124d80721bbdf85fc68f13908a"> 1769</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accc3506f74a1fbdabd9e5fbda9579297"> 1770</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74f8b73fcb530f5ef28175025ad02207"> 1771</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment">//</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c191bfb216d5bdd556131121b2c39a7"> 1779</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6013bbdafdbb9afe7568a66d583fd491"> 1780</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd611d1ed83e8bf41c3126864dba330f"> 1781</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a50803d5b0b050d30482c5094549a3b64"> 1782</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40a82d52727baa27ed1f425aea607bb6"> 1783</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment">//</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8cfb8a228bb74128c139c3beb2c0f37b"> 1791</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ddbb0181276a3f06ca06f33c9694b98"> 1792</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a605d8ccba01d8ed34d326fa2f5a8c97e"> 1793</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca55874756214921fb41a208da7b9775"> 1794</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae70a8a44494c0ae4dcd951b707f7b195"> 1795</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40d5b0920e28bd734d54ab0e6976cdb4"> 1804</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a314d3df27295e846ef8fd009008731"> 1805</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a574905d56716eb15130c1f764bc5fc0f"> 1806</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a015e4ca324e94932e42d9f32544543"> 1807</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7c943d39d473e682b329f2f87cb63c37"> 1808</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f223bdf972ea60fc5cb70981097089f"> 1809</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b304c34a424032f6dd84caf46a25437"> 1810</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b16c37e66cd785ed9904e5d93d3e45"> 1811</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment">//</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a542da994cd130fc116354e04ca4b997a"> 1824</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a715ec65a446cae46eba4eb747fe331ee"> 1825</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78cce27be293ebf356278cfc8f11609f"> 1826</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ee831e604a58279d50a7f75efebe1da"> 1827</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4f21d725d6b2e7e2244700fac1335a6"> 1828</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3eff63a2bcf8c1894cb6b180eb690ed6"> 1837</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43d31aa993ccc19a7e2c9abb805d61b7"> 1838</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ed6f5304f1fc06fe71dc0029a66aab6"> 1839</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae34c4bd8299ae434fb4c2b351a77b68e"> 1840</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a129a5edf190906ba182879c17253d59f"> 1841</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment">// Register    : DMA_CH4_AL1_CTRL</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment">// Description : Alias for channel 4 CTRL register</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b261ad038fdc47b5576f9a276c95457"> 1845</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_OFFSET _u(0x00000110)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7af8b0ccf1767b1ef00cd4413a3ecadd"> 1846</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af11da326d88a978d24bc437954aef6fd"> 1847</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd14b9ab687b4e00f9e2ef2c1778e993"> 1848</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf2c06e46b352adab7682714defeaa0c"> 1849</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad95e60d0f90445f237d178d94e1d5707"> 1850</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">// Register    : DMA_CH4_AL1_READ_ADDR</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">// Description : Alias for channel 4 READ_ADDR register</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae544e091343ae9e63fadbe4964a41856"> 1854</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_OFFSET _u(0x00000114)</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae26197acdc964a5126c13b10ded2961f"> 1855</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dbca4f78387eb1f152f24cab3f78656"> 1856</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67079d05dd3a6049dd0237ecf7860162"> 1857</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2b253392731e2a49f5be2c9835a761"> 1858</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c3636c9619a8d0efb4bbebff740c66"> 1859</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">// Register    : DMA_CH4_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">// Description : Alias for channel 4 WRITE_ADDR register</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1697395474e5b39025e40412516da99c"> 1863</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_OFFSET _u(0x00000118)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6a2ec220008596bec6384bdbe35bb73"> 1864</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a8847c61174f354ffecf98cfac87582"> 1865</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68140d25c3dad0ca54828f14fa59b12a"> 1866</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba56aceee283955b790b5821873b282e"> 1867</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa167d4873e4d0c717f6425123f76cb12"> 1868</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">// Register    : DMA_CH4_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment">// Description : Alias for channel 4 TRANS_COUNT register</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f2664bd4972f71f92b17c78d3f17878"> 1874</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000011c)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72404bee135ea5f53262f0d656544123"> 1875</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99874fe3a171f78ebf5035324740f828"> 1876</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4a99614829b7efb0296d5688e05eb0f"> 1877</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afdca4bf9fa15856259222bbd296de39a"> 1878</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa30780c2fc53a142d158a2c9442ac5d7"> 1879</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment">// Register    : DMA_CH4_AL2_CTRL</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment">// Description : Alias for channel 4 CTRL register</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d4c4b64f038ddf71c06251b0ffd1bb5"> 1883</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_OFFSET _u(0x00000120)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab483a9e782b850eb3d2e33fa84276817"> 1884</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa09b3445d7cb42f327d45b9d41e36081"> 1885</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5b52c7de64c268fa2668815c1a98626"> 1886</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1095953b0173e707259a92280372930a"> 1887</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adec696cc56ce48b0c9427d5aea396b22"> 1888</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment">// Register    : DMA_CH4_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">// Description : Alias for channel 4 TRANS_COUNT register</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c75aa4144de61c4d9699dbdcc12e6c3"> 1892</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_OFFSET _u(0x00000124)</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e525e648ebd2fa1d26fe7256057c1f9"> 1893</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4644f1b932ef55c9e7f25aa07bc3733d"> 1894</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ad9fe78884a29eaa008592d3f75f3a5"> 1895</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a449e2f10fc9a330c736a11e943abd3c0"> 1896</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fa634cce40654d2f862e1645145d548"> 1897</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">// Register    : DMA_CH4_AL2_READ_ADDR</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">// Description : Alias for channel 4 READ_ADDR register</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab165d825d9893d9f44c5347fc3c4bb6a"> 1901</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_OFFSET _u(0x00000128)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc4aa08d82d5cb0ea915a9dd4193581a"> 1902</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a587ee7579d8b0892d27deb69c1c703b8"> 1903</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ed6db72d862409c73e153c21ff9f654"> 1904</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af15b30f027df6451901ac8f5538ec1d3"> 1905</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1014b436f2e8133816de17da1bf9abb8"> 1906</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="comment">// Register    : DMA_CH4_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment">// Description : Alias for channel 4 WRITE_ADDR register</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e4530ffe67e989b6af094194127719"> 1912</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000012c)</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a141d305a8a65b9f099208abc9ec58fdb"> 1913</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26bca1d97210a8242158406ca8feaeb3"> 1914</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a93af31fc41ebdf9a3a5317ab26e615"> 1915</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c9e569f435cdadfd8646c79219fd996"> 1916</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aec03a2fd60ccadc104ff28ec588d81"> 1917</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment">// Register    : DMA_CH4_AL3_CTRL</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment">// Description : Alias for channel 4 CTRL register</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af86b66727687c1e213e7582816fccd69"> 1921</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_OFFSET _u(0x00000130)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d7da425b879ad921bba3cfa0e94eff9"> 1922</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf222a0d9067c5e5f003ee8d615049b2"> 1923</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a469b8d601ec1823a6548627b955f18ca"> 1924</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0205e4b1086bc000ab2ed7da5c5ba62e"> 1925</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83e1966e1fdc295def7785192d3b69c9"> 1926</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment">// Register    : DMA_CH4_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="comment">// Description : Alias for channel 4 WRITE_ADDR register</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a489b7be99af440ee57965fd35b642f81"> 1930</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_OFFSET _u(0x00000134)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a4821a7ac12b4ef28668bd318670a29"> 1931</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4bb521fae40c3c0350d1eb202672809"> 1932</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a965d3b23fccb715b25c9546074121cbf"> 1933</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a383c4f7d377841a9b7e6a5d84d32aa58"> 1934</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5861a14343bbdfa29a07bc539f582b50"> 1935</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">// Register    : DMA_CH4_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">// Description : Alias for channel 4 TRANS_COUNT register</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbda28ef35ca7485ff8898a4852c3c43"> 1939</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_OFFSET _u(0x00000138)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7644905d6f7b787b5228001af380a605"> 1940</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf909cc85090e1a572cf3328f8e98469"> 1941</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87f5d74e437fd4a2d8095961a57336c1"> 1942</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd6b0388cf9459dbb9769af2e8b6e9a4"> 1943</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9268679c48e768006db62fe617ea5048"> 1944</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment">// Register    : DMA_CH4_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment">// Description : Alias for channel 4 READ_ADDR register</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7745f9d9c03522913a3bd22df8c13089"> 1950</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000013c)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77099c8e3266347af492b1326f00df81"> 1951</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a163da3af0719a5ef30ef3779353f528e"> 1952</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf9949fcc2495ef2cc5b5960e831ca37"> 1953</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71d184c30d6b35b29ca4a65f692cd7af"> 1954</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8286cab47cdb19ce4d19931fe44f1d98"> 1955</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment">// Register    : DMA_CH5_READ_ADDR</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment">// Description : DMA Channel 5 Read Address pointer</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60069edede07cfbbb6e32d9fd4978211"> 1962</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_OFFSET _u(0x00000140)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc1b2a46ed8cbfc048f40a4db03ab765"> 1963</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd94019a3bd4da00499d33a94f27403b"> 1964</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f660eff3f744d53bba27cc95ae791a"> 1965</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32bfed59789bd213cc3498ae978cd1ff"> 1966</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69b23160ed7e302d388be577194da89b"> 1967</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment">// Register    : DMA_CH5_WRITE_ADDR</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment">// Description : DMA Channel 5 Write Address pointer</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a991f6b807e4c672c79eb74f6a1bd7558"> 1974</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_OFFSET _u(0x00000144)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af600e91853f335e467663b9615c78846"> 1975</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc38d253f5d68bd5a6716c3e747e351f"> 1976</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cc508867ac28246473693cd3845d888"> 1977</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47983661a0d888ff0588e832e4c55aee"> 1978</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88c4d9fcb71122f3dbc8fea4eb34d1cd"> 1979</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment">// Register    : DMA_CH5_TRANS_COUNT</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment">// Description : DMA Channel 5 Transfer Count</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">//</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment">//</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">//</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a287cb15bdeab3c202b6bc7a3a35467da"> 2002</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_OFFSET _u(0x00000148)</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9470902ca9f75be1eaa3a4861bd4ae8"> 2003</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb0121d9c26ec4c39dad7420c10c6eb4"> 2004</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59e797985f8506b2089c7bb32ef2e20e"> 2005</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2462d802f989b317b878bebd874ac3d"> 2006</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afea4a14fcfc901c875b3bf54ecbb01c6"> 2007</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment">// Register    : DMA_CH5_CTRL_TRIG</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment">// Description : DMA Channel 5 Control and Status</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cb6fdc81123077edf6a168e1084fd59"> 2011</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_OFFSET _u(0x0000014c)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1932e54474e42258bf7ca6cdb3bb5086"> 2012</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6705056093b202539b066c529bfb459d"> 2013</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a415e4c79a11c93b080ebf10e4100382d"> 2019</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52387e9b647c50d64098e481ef30f713"> 2020</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a099a824ab385f475f06fc11317378074"> 2021</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afce12a38a72ce6136902290b51a260e4"> 2022</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a024bd2fb14d219db56a180a096f1ea70"> 2023</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33e4ffdecc493ef092615fbfcf906408"> 2031</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54b387447e59335f9d9efd448323b1a5"> 2032</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf98f36ef2b97fa3706883740eaedc9d"> 2033</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02fb47421cf55f580db3e4fc829ed323"> 2034</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08480386e255b4c455c447ae1f200aa6"> 2035</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abced9a79c147bb47dc994b5e6ba867b8"> 2043</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95aac0abcc13102f1fd200a899e7c592"> 2044</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5453dc01254808bf334390a938188131"> 2045</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adcd063375cad3b1892a59307dcea8b09"> 2046</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ed8ffc0163c86921324189259e0a871"> 2047</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">//</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d1575a6cbb74ff1c2e609ae923b6bed"> 2057</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c38e260af0b09c657705d10c638bc8e"> 2058</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca187332f5620985ffbb55f12519b9cf"> 2059</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4bc063ba5cf8238e8ec01cf4899b04c"> 2060</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7cfa6921e8d56158e3ffb2caa527797"> 2061</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">//</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a9ee847c8f208a12add87dd51aedbea"> 2071</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a707d1ee461867b7f6a8c075f050e1bf2"> 2072</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9da4de4fa5cdd4f48725aedeb10de42e"> 2073</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26d75fc31f32511195a0edae7ca514a5"> 2074</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ea8d5994b549b440824667a0d3b01e9"> 2075</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad453a7bf799e8d0822d47e86458a11e"> 2082</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c49b5dac820a7976ed8fa2106f3e91c"> 2083</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86fd0e1220e5b51862c300fe8f620b20"> 2084</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a774418533f86e4d5e0b51828e6b1dd5f"> 2085</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb7eefdf13d7d7f26680752f3c806c87"> 2086</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment">//</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6889a441d9fa1be3301d48e87ef6cfb5"> 2096</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18f67eb531ea110283d73d154a514c87"> 2097</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a417f7a430bed475885edb52f249ea2e5"> 2098</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbd01eff396c4fe9606b9c4ec88823e5"> 2099</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeebe8fbc086e10eec6fbafbdd9891fc5"> 2100</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a285291b86570115a7c0b6a5e3b48ff03"> 2113</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae983b9931849f4e9fb7151457dd6d4b1"> 2114</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e53d126d6514e9d11e12bd555ddc940"> 2115</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa01e612830edc16cd9ae7000addca3d2"> 2116</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2865353c28cb5b74fdf4db6b2d795d86"> 2117</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4eba7798dbd8c18cd7a8b196255e6681"> 2118</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a629274cf25c53f5a61bb6639dbc971f4"> 2119</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8894e522690b85957034edc29231f13b"> 2120</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45ffef83ca7fa759b00937848a3a4599"> 2121</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae55ed067dbf3402ec0051bc037e2f46c"> 2122</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab252cdf3885827d3000071c0bd759cf1"> 2128</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f82463976e2e26d3d2e6a1eb91dba8d"> 2129</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aacc99d6c389d6a2e1eacd896b01cca5d"> 2130</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f388793289977bfaafc72eca6e50239"> 2131</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc3edb4ceba959de8c5b1b94a60ae367"> 2132</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98cbe7cd2939bd59f77debdaf4e91a3c"> 2138</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21abe98fa6aa114508eb52d80816df11"> 2139</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b4ce9b3a77d7777efb7389b72961efe"> 2140</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1787e5e5605a757f9753570c0fa45c7"> 2141</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af808784c95ca5bd366c2a667daecc9ed"> 2142</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="comment">//</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bc65af4b941647a5cfdc308865a0be9"> 2154</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8888a64a77fb9edcde3fd5e17e536830"> 2155</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1ec541f0221e9f8b58b4c7c3b59b61f"> 2156</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff5e6fc6b3f0e02f3983bb5da3ccc2f8"> 2157</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05c443aeb351c46d9097b58fae341964"> 2158</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4662877bb5dce4ec4c8d72b3c3fc196b"> 2159</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">//</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c234a8fb2d41e6f0ec937f2d880f00"> 2167</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49573c4511762505f23f24428380c0fa"> 2168</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f6a849b287a656f58986615790c5dd3"> 2169</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ebc1c31ffb0c39133817cc9a2e1b820"> 2170</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af67d6778984507bd1c7a1050e7c13c16"> 2171</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment">//</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1f248255f7fdc36ac4036edea15b929"> 2179</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2fcac27045460eb2e60faae92934f47"> 2180</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af45468dea5841f340de96dbdc908110a"> 2181</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92f7a31b3ecfccb2220b4a8cd9ecebbd"> 2182</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad95f94a475fbb903ee15b4f1c1b31ad4"> 2183</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47937158cefde760dfb113d1bb1e7546"> 2192</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7556635d3aa6d55bad9802b3adc2f117"> 2193</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24f836d8505585437c95545cff935330"> 2194</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adefbc8dce9521c8603a0a43c63eb6ff6"> 2195</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f865523c3cef61628dd2fed5a12254"> 2196</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae94faea2af8bf79d1ed5896bb9a636ed"> 2197</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93306fb42b60e05cc9eca0c684631d8e"> 2198</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa7fa53a2c27843311981d184bb01465"> 2199</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment">//</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6476fc0ca3171249298a0ede54ab236"> 2212</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a462dec4aba07558bc53e32cb23560cb5"> 2213</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefa85d5d7cf9133184118e57348f0998"> 2214</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c8c30d3204ce610b91aa1c6a5cb4e32"> 2215</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf6de3be1e6ca9dcf2a53416dd38270c"> 2216</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa6ce6d2102ebe9c86311ba260e4ac83"> 2225</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76ee9a2eae818fd054224651c454d1a6"> 2226</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e9ae25662d5557877660080a48c2da5"> 2227</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9f7987d8e66bca96a0511eb32b2fa04"> 2228</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa678f6b1e4f2f06dcbcfef79d62213b"> 2229</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment">// Register    : DMA_CH5_AL1_CTRL</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment">// Description : Alias for channel 5 CTRL register</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67347379ec1df61244c80908ab9fd056"> 2233</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_OFFSET _u(0x00000150)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ed10e8b1ef989297499946bb46b831a"> 2234</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98ec28972144abfacd1b029bec9f0377"> 2235</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9767328934fcc119453aa852bc2741dc"> 2236</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b33becdf344b2890d4550a54c964efb"> 2237</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77f0bf8319e66b6e67eccc3ba9d83829"> 2238</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="comment">// Register    : DMA_CH5_AL1_READ_ADDR</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment">// Description : Alias for channel 5 READ_ADDR register</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3f5b63f20f03839d6c8c050f94274f8"> 2242</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_OFFSET _u(0x00000154)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c86df377e0062bb2dcdf4a2f467257e"> 2243</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8226b9663797fab74f505d58b5de5f59"> 2244</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ec2813cd11241e0a88016f55d8d1662"> 2245</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a289adb39b55e3d645e4153b3cca1ff20"> 2246</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2d7b6b57425b0b17f82671a59edf2b"> 2247</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment">// Register    : DMA_CH5_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment">// Description : Alias for channel 5 WRITE_ADDR register</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ad6ebdcc293ba5696eb8d43ecd8ca70"> 2251</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_OFFSET _u(0x00000158)</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47efd78118a92ec3ceada4a8c734c0ff"> 2252</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dc274ee3f794bbca8703b200f3b36f2"> 2253</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd4c4ddace414a0d552f719907a7cc22"> 2254</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a387c5130d4fefc27094c0cc6f7191090"> 2255</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78b35af6d7cc070ffda1fd29e23c421d"> 2256</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment">// Register    : DMA_CH5_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment">// Description : Alias for channel 5 TRANS_COUNT register</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a671276cc03cc29b158ef15c416007d3b"> 2262</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000015c)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aa558858110701bfcaf00cc63254886"> 2263</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8aed6ce1ad3b23a5af36929bf40835cc"> 2264</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecaa37374746cd657d9835b69689df05"> 2265</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a583c954ee9d2af4dde4ad3c85dbd9b89"> 2266</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4fe824f5571ce2741711fae07d70cbfc"> 2267</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment">// Register    : DMA_CH5_AL2_CTRL</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment">// Description : Alias for channel 5 CTRL register</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ad88eea4620c81f35ad972677c3e784"> 2271</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_OFFSET _u(0x00000160)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae099679f613e179e3e89e97cc04cce37"> 2272</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad37dd9af38cedbee695c8dc26eba8d55"> 2273</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ae8714f614a1c6c13b5da013ecec4dc"> 2274</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0be4736ca69282f3766cf1bc540e24a7"> 2275</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c2fa4a2d0eb38300696dbef180ec9c"> 2276</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment">// Register    : DMA_CH5_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment">// Description : Alias for channel 5 TRANS_COUNT register</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad02c6b4d69f8ae162765c52c51744d6c"> 2280</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_OFFSET _u(0x00000164)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab81357f7eb7f63a69f071dab0d91a831"> 2281</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f1ec6b16c708bdcfe6d5a25987d2d2"> 2282</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb9c3bf97eef4cb6f83745a431e2ab39"> 2283</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ab5ce059177d6678f87a475f94423b5"> 2284</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2193a3c04aabb7aae07acd1e109e712"> 2285</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">// Register    : DMA_CH5_AL2_READ_ADDR</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment">// Description : Alias for channel 5 READ_ADDR register</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd65134619a2a3e2f4b9c2342d223e87"> 2289</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_OFFSET _u(0x00000168)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf768f0a5e89a81d3fe7578c20ff4bc6"> 2290</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad18a532bc85e2789a305e43347b0d8b9"> 2291</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5523e22fdede55fe5dfd2b86b29e37d5"> 2292</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb0179b07962280d06056dea57452970"> 2293</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2110445e183afe52aa0951908756ef2d"> 2294</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment">// Register    : DMA_CH5_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment">// Description : Alias for channel 5 WRITE_ADDR register</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bf104aa29b6237f8644cfbb03d95ab4"> 2300</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000016c)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74bb931f683a5bfacdc10c81e79f1866"> 2301</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f7cfbcc99295323eaf452da3ad50a6e"> 2302</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9033f6543ac9b2b5c5ee83bc3fd03042"> 2303</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a472a49111e9e7e13782831800a67bbd9"> 2304</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68a2331c232f1ca63e5fe21ea1b57137"> 2305</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment">// Register    : DMA_CH5_AL3_CTRL</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment">// Description : Alias for channel 5 CTRL register</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad81fa1aa9a62951aba37732036a57895"> 2309</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_OFFSET _u(0x00000170)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2212c73865ada59c1e4929a75548f68"> 2310</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a046c18ff981cc28007f86b17afbeb853"> 2311</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac169d27cfd27e86d4ad0c44e8b941e1c"> 2312</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3891d47ca426df48f2ae168d96c303e8"> 2313</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a687cf763df9362cc1bebdd6fe68aaa59"> 2314</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment">// Register    : DMA_CH5_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment">// Description : Alias for channel 5 WRITE_ADDR register</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dc2b81636f9c4c148b9f355e47b6e61"> 2318</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_OFFSET _u(0x00000174)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad91d8b78a9fc05622ee190737600d0ad"> 2319</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba373739d80516f29b46d1e923a6e2d5"> 2320</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade5dda0854ccabf95e367cf752ff75ab"> 2321</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23301201fcea5f3afcc468503280d3f2"> 2322</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a069f79811356db09ece15ce5f61a8cb2"> 2323</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment">// Register    : DMA_CH5_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">// Description : Alias for channel 5 TRANS_COUNT register</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0324fbcbf653456f55528893a8461d43"> 2327</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_OFFSET _u(0x00000178)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26f926eccbee0c200c88182bf9a58515"> 2328</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac3efd933ab70d7b48ed53989f6bd3de"> 2329</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf06bff2874baa394ee4de2855fc25ae"> 2330</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa999b82600bcc952c90d71f94773da04"> 2331</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4def611f3df3577a62d0caa97ad6fb0"> 2332</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="comment">// Register    : DMA_CH5_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment">// Description : Alias for channel 5 READ_ADDR register</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada275f15c8ed858c0abb68f6deea688b"> 2338</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000017c)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a626d32a3fe2f827181e4462c7b69eaae"> 2339</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab58a978857a78340cb093e2cce0396e7"> 2340</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8325c46e36a92223bbfcbac01b2a6d6e"> 2341</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89f9b73600f6429c1a052e7e7039b5b8"> 2342</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af37158937bc5063430f7da76ca469ab9"> 2343</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment">// Register    : DMA_CH6_READ_ADDR</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><span class="comment">// Description : DMA Channel 6 Read Address pointer</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a957a9c4b61607d31a6b5243647d472cc"> 2350</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_OFFSET _u(0x00000180)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a62673066224fd46c83401452a6c444"> 2351</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69dcafc7ed16beeebb5d06e463ea75f4"> 2352</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeca5a5f5d370b18e6d0905ac6813dfdd"> 2353</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9220dd35b5e83544583ca186f8a50164"> 2354</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27520a3305f4edf6ec449dbc5b68a60b"> 2355</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment">// Register    : DMA_CH6_WRITE_ADDR</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment">// Description : DMA Channel 6 Write Address pointer</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88fddb50eefa5cb55e1f18feaf4c8a36"> 2362</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_OFFSET _u(0x00000184)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c86f37172817212e5dfd999f99cc09e"> 2363</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19f2f920124f75d8d0871346c2b86b5e"> 2364</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f1e5fbb42054603ebc451f66e1b69eb"> 2365</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b4bc75d6b74ac0ce4b93924ab29d83e"> 2366</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad380d3ae57079f6c543c58dae290c74c"> 2367</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">// Register    : DMA_CH6_TRANS_COUNT</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment">// Description : DMA Channel 6 Transfer Count</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="comment">//</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment">//</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment">//</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4f5b63e1fc05b2cd99c28ffc6140b7a"> 2390</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_OFFSET _u(0x00000188)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9dad3ce2aa3a88ba98254babe566429"> 2391</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a168215d2d294ddd3717383f9b507d1d9"> 2392</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ad56becf696cf3b0c4f240ba37d48b0"> 2393</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a818d10b9f0c4978d32cadacc1cc09ad2"> 2394</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9be3fcd1e80efa2e6f6b3523ce541210"> 2395</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment">// Register    : DMA_CH6_CTRL_TRIG</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment">// Description : DMA Channel 6 Control and Status</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90ffc93291b36f8038c531652a2fd75c"> 2399</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_OFFSET _u(0x0000018c)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8bc26f6875f282de1db58d83b71a6b6"> 2400</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8256811f3bb93ce71f370d2e9bacbb5d"> 2401</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70008767e4a0fdacd6a21d727cf43721"> 2407</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e79567874cdf5780acc4fe706577c3"> 2408</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7e2c43639e1a21f5d73024c953f5de2"> 2409</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28eb23e7dd0118d4ba68bdbf9bbe553d"> 2410</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab45b70126c35114b049c3df176d0a07c"> 2411</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1894a39e26078303e055f847ac0b6961"> 2419</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43fe6e7afd0777667e11b9b8438e24e9"> 2420</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11216d891e41d5704958b2e78306503f"> 2421</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72839f4373ebff9aa0dc5ffce9a4e989"> 2422</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac444d83b5f594d51e239bf2f724bc06c"> 2423</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c76b02c9eb49e9c3cc8ac7dffcbe51"> 2431</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af95ce131741a3186187eb71a9777ce18"> 2432</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3f25fa5b34b7d5970b03e4c34094e0c"> 2433</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2141be1c863e4f23f0e27ee9dc80869f"> 2434</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab585948e863177b3808a7de5015bf7a6"> 2435</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment">//</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5073f98b0708d8158c0d714297948c7"> 2445</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc95bbf9c7a67a2efd4fdc9119b7b7ed"> 2446</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2141c0aac2df8e9134fb434bc9e66412"> 2447</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02446e2c187684d581a36aebc737fb26"> 2448</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a50444c85d06b81545b83ed48f8ba77c2"> 2449</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">//</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2a01897c8555dcbcbb26f69d5a1dbad"> 2459</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8597cbf64e8a7c4bc78146c1da67d065"> 2460</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a598a1230b176dd6bd3b3787779e8c08c"> 2461</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa5822715fd2c11ca5210649d10808da"> 2462</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae658fc8df59d27eb4f1334f95fafe5dd"> 2463</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98816518fc9fe78d3e308caab6d680ca"> 2470</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4d88cbbbf74d9c8bcf1e1c50946cab6"> 2471</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf2eb461d78f781b654b9b41f25804c5"> 2472</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6be87b881be3976b022a92da355726b1"> 2473</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2401daf271530cae5acfe889da9ce93c"> 2474</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="comment">//</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5badbdf2483384ef8fb1cbe548c57ffc"> 2484</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fb080c49af726b7ee2b60b593cbfc93"> 2485</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac138b64ba8a2fe9296b60b8fd2cc8e68"> 2486</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e3a6e17091fb02b924ef8e484f561a"> 2487</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af91304ca6807db017b1f75b44101e385"> 2488</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65a096e539a1d4b90dc83324038dec26"> 2501</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b2ae7ac6db1fd181115b6144e453e0b"> 2502</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49b706da471aaffdb82f616a75165190"> 2503</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b29e5de9b9196c0dee0487fbb09308a"> 2504</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0a7343173300b08368453ca672c2ba67"> 2505</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a927b8c9016b0154d9253299d1ccfce1d"> 2506</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a8bba4686a7a3d09ee09f4b747ec646"> 2507</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b6155e1158989b031fb03b574d51de"> 2508</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46fc02ad203c6b52f2c1e8b0b6f25be9"> 2509</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a990333d6c60421527c4fa617f60312e1"> 2510</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a657acdf055f93780b3d79f7829b15835"> 2516</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2d44e08fb16d5f5af5b9463ed7cc63a"> 2517</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fc1b434431c87f92e84dfd109320c31"> 2518</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c5d31957ae6d73175c5da8b200ffc92"> 2519</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14888173b34dcf1441955926e10b712a"> 2520</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a577db49a34a24fee2c73e23051e40c39"> 2526</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1aa546a50b39cce3c94c2b33da1a8ce0"> 2527</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a117c63db2b4a535ccb1bb4497e8f36b5"> 2528</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411cbcd9f79b08f5c1ee4aa89ed75c8d"> 2529</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a091fda09f83dd51ea9d50011f7749709"> 2530</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment">//</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29f3b78a1a69427544fd9fddc0602b31"> 2542</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47d8b8c7ba109fcfe7304f44ba7de622"> 2543</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ca492496c6d7b68475d2d7c5311f94f"> 2544</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60019c4bfa698cbbdb258c776853e77e"> 2545</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab869ab6246528ec45c2bddecfd246d18"> 2546</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23c3ac2e8ddbe5cde4f026a41aa5cedf"> 2547</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment">//</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08f5b44cd0b89fe11b1524594137d049"> 2555</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3592ea97a247f7da5d97b7c489cb37c"> 2556</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a968d276e4d1c7767b523e149d6f2e2f7"> 2557</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05d80591c9a2e151ab06763a9ec4c863"> 2558</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04cddb817d352c74f671cb964bf49512"> 2559</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment">//</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86f0005c5575f625324c4ebdb0dbf30e"> 2567</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13736b9093fc0e172c4720ef78336665"> 2568</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44c1713a7fdc140474fa29909e2c445e"> 2569</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8bae6e003a4b635d6c1888457000f49"> 2570</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4cf2677039c3d0667dd098723b5c1af"> 2571</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25e7cbb3af50f59329248355b6af3d4c"> 2580</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18fd1b3f5f1dc01142d0a96898298b26"> 2581</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a230041441d49588733251ad2e46688c5"> 2582</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7fec60a360d6ca35daaed82062200663"> 2583</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8e1eed55bf0f8e2940cdb5ba787e4f7"> 2584</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41c408b7803c7f983fef4b967234ce45"> 2585</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f1a10243809cfbecda536385b3e2b0f"> 2586</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e979eb83bf144b735f6264126a85da0"> 2587</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment">//</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac515c66830f464825dfadcbfe660242c"> 2600</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ed19a3d135f0ec7062832ea9e893365"> 2601</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a199627a1ba1b712b0a8623102ba98f7e"> 2602</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa78479fe2feb2322b8bfb2020607133c"> 2603</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e13f341580e3a19fca50ed369cfc526"> 2604</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4f9342efac92bc985b3f595917d67ab"> 2613</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5942372be8a71cc51ba527d6e5cab5e"> 2614</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3723e578679b12f49fe6301195b4573e"> 2615</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0115358db27e76647a462d1b7a9b2bc"> 2616</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6636ac5046e5bfbba408e16bb6e4486d"> 2617</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment">// Register    : DMA_CH6_AL1_CTRL</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment">// Description : Alias for channel 6 CTRL register</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab50d9a83eb172f0d83c0ec4cbb11aa5f"> 2621</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_OFFSET _u(0x00000190)</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaae687531a83f1c975799e36c9961e9d"> 2622</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5130484e99c97e2b045d46d1a10a0a7b"> 2623</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7546d72fd04328248ca5399dd42832cb"> 2624</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ebd176ccabebb31a4fec0eb47e372f6"> 2625</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1375c0fe6e361ef1e4c24c83e36ef17e"> 2626</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="comment">// Register    : DMA_CH6_AL1_READ_ADDR</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment">// Description : Alias for channel 6 READ_ADDR register</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeddd37060b3927ee9e96203d471b22dd"> 2630</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_OFFSET _u(0x00000194)</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5eaacf13a7bb9a39973c459713487c69"> 2631</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a287d321a9f833f40862bee95afcf1038"> 2632</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a174fc7ec0680e75e0ad225b27b6e12d4"> 2633</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89cca5cee76aaa08b64024547a24bb78"> 2634</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae70a7e3f12bd6b5e6eb6b5c08a6ff6a4"> 2635</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment">// Register    : DMA_CH6_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="comment">// Description : Alias for channel 6 WRITE_ADDR register</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8971b2ef94cd205f7c6c3ce67f2dc351"> 2639</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_OFFSET _u(0x00000198)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a303219c38c1cf7a0b5fe9864517168e9"> 2640</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fe67d7f5436395cf300f1df7762404b"> 2641</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8155b8d549f8f98bdd2420da52251d94"> 2642</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6ebc16b45b4c141777b1ee271d26837"> 2643</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac79480bfc78f10d3bfb9f470990cf537"> 2644</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="comment">// Register    : DMA_CH6_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">// Description : Alias for channel 6 TRANS_COUNT register</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab852799c66123392849e5f1b7df6e37"> 2650</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000019c)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4051211ba8e138ded100ef11aa07236"> 2651</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae23d5653a2f7b074bf6327e68df481d7"> 2652</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a231884136b97b47a3687d57a870539b7"> 2653</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a628d74c7b597ba213d63d24344ea37f9"> 2654</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89f607c6306a0077112ae99805ae59af"> 2655</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="comment">// Register    : DMA_CH6_AL2_CTRL</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="comment">// Description : Alias for channel 6 CTRL register</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05441a159f639bc9a12414800bdd2fdf"> 2659</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_OFFSET _u(0x000001a0)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5db813a450a095f79fc42c628de103d0"> 2660</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affbbd1e775e066591a7e016bb4f13b73"> 2661</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7c324fc168900afcc18aa0c200bcf18"> 2662</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92798f6793c35d2a4e6a82e977e99d21"> 2663</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada5a1f7b50f500c40c18d56c0fe2e832"> 2664</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="comment">// Register    : DMA_CH6_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span><span class="comment">// Description : Alias for channel 6 TRANS_COUNT register</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b18c687dafa3f348d4f3182eab5771b"> 2668</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_OFFSET _u(0x000001a4)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b145892a6cd5428986a49c32af716e0"> 2669</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8856cfe0d7dac57b5d1b07b781d8d15a"> 2670</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af145c097994964cabbb13fb32c76a84f"> 2671</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f6e3ca9cfde746a765c54170be5df73"> 2672</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76fcddf86195c2e70b9db2bce2958a8f"> 2673</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment">// Register    : DMA_CH6_AL2_READ_ADDR</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment">// Description : Alias for channel 6 READ_ADDR register</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c1a793ec741c7466ba5c8c54859d411"> 2677</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_OFFSET _u(0x000001a8)</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a499fe3b55e7a42481dab5efd36be649b"> 2678</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa42956f7e272d43d95790aa74fc10470"> 2679</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abebe37292a30237ddda6d14d5a69266f"> 2680</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6ff2d781aea50e74b5a3ea134ef35ca"> 2681</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd72f2c40bc00a89890c77df9c8ace11"> 2682</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment">// Register    : DMA_CH6_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment">// Description : Alias for channel 6 WRITE_ADDR register</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2a4628a1724c745a8bc6ac7e035d1b2"> 2688</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000001ac)</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad57c38e0bf137239ee62420d322d6db6"> 2689</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb217cfb76d24341b24dcdfeec4edddb"> 2690</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90036cef510bc68fec806d86f1a56d3b"> 2691</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95d6133082f1a3bea2857ccd2d7f6f58"> 2692</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c6f05c7ca6aec7581edf70f4580df7f"> 2693</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="comment">// Register    : DMA_CH6_AL3_CTRL</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="comment">// Description : Alias for channel 6 CTRL register</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10b909604992c29328a4c566615f8e23"> 2697</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_OFFSET _u(0x000001b0)</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a2bf8e572c3f602ddc3657d2c080c12"> 2698</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59301f01e4ec3a6b217acc58962be484"> 2699</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32be76438d4591b4bae1e3ef65a25f04"> 2700</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd1c2594ca79e183ce6ad6d7f6d777fc"> 2701</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19c422dbce431526855a1af4a7346443"> 2702</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment">// Register    : DMA_CH6_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment">// Description : Alias for channel 6 WRITE_ADDR register</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a838a9e3cdcc8d7c1c7b6e7e84c1bbc9b"> 2706</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_OFFSET _u(0x000001b4)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a895350651c4060db1567e446992966f3"> 2707</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3e956ee56423254d98b604431a359aa"> 2708</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a452c2f75f4d9358a50fc2f8d4763b075"> 2709</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dda9d99740eeb7f359db8d7aa0a06dd"> 2710</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb3ad1b6ab7d0df9f173b074e706cf15"> 2711</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment">// Register    : DMA_CH6_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment">// Description : Alias for channel 6 TRANS_COUNT register</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39b4175d45919285ecdd99b2de44d4c6"> 2715</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_OFFSET _u(0x000001b8)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e21e80f7403458197d4419d70c749c6"> 2716</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fe525ec5544b79592b3566bffc8e535"> 2717</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac565060b9440f7e91a4e8e9dcb68eddb"> 2718</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af31cbfbc6cd388e278ed42ed69db7144"> 2719</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fa82f471ce426378d123025ca318204"> 2720</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="comment">// Register    : DMA_CH6_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="comment">// Description : Alias for channel 6 READ_ADDR register</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa857d7a82972ec47c263e56f0d644d73"> 2726</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_OFFSET _u(0x000001bc)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad63356b4a1977bc00b895b00bd7d9aa9"> 2727</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af5283fbdfd3348c7658f935f1d1d7d28"> 2728</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27a2eb50a6d3629c692304cd44777a13"> 2729</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c7866eced98909d3fc1c5b5f99a740e"> 2730</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2323ed511b8b049348c68811ba74a950"> 2731</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span><span class="comment">// Register    : DMA_CH7_READ_ADDR</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="comment">// Description : DMA Channel 7 Read Address pointer</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4f1d75319cefa5938b4578018478b79"> 2738</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_OFFSET _u(0x000001c0)</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a112fd0fac8fd186fcd3320d432785068"> 2739</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10b2c6e16de2f46f8c4e58691acce4a1"> 2740</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae65af22bbe82631befe356d15a4e09a1"> 2741</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44918aa269e8430c0daf0fcd2f761267"> 2742</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28f22f9f721f617ac03ae0bd39c0cbad"> 2743</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="comment">// Register    : DMA_CH7_WRITE_ADDR</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment">// Description : DMA Channel 7 Write Address pointer</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9839dba4adf2e9a255b786bba11fdc7"> 2750</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_OFFSET _u(0x000001c4)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23397b0aabebae1d2c3bade2b3e40c5a"> 2751</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3d80e870565d3a885f680ce6b0f6529"> 2752</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#addae95d1006f0b1da8c8a663de193a0d"> 2753</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a695f415a4bb0d365354bf5be77a58a21"> 2754</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a376936c373d8cb14ef5970bfa3e07824"> 2755</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="comment">// Register    : DMA_CH7_TRANS_COUNT</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="comment">// Description : DMA Channel 7 Transfer Count</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment">//</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment">//</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment">//</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44ca34cef11c2d2f8b09b9b3d49af0da"> 2778</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_OFFSET _u(0x000001c8)</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7b1a9782dd82808d436284f2f2b2497"> 2779</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cdc659dcba38b2ae2729b3a4b6e436f"> 2780</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a0f41c4a71234b35a108e2e6241e2a8"> 2781</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2621ca5a250eac5a44a1995966e9650"> 2782</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8e049ef9dc568b2ae62052665712617"> 2783</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="comment">// Register    : DMA_CH7_CTRL_TRIG</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="comment">// Description : DMA Channel 7 Control and Status</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a114632ebcb266eccfd9b24903aff9a72"> 2787</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_OFFSET _u(0x000001cc)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad48cd50ccce551847c909f9c1c924719"> 2788</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a665106c7caa3203bf960846379ba161a"> 2789</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4b3dc4305abeffe28c25ffc28f29a03"> 2795</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05c5b888f0876af1d2c20ee4fcbaf8e7"> 2796</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7100f3b99803d6710c62a4af36d8c190"> 2797</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25bcbc2f30ae88e993606f123fe1b57b"> 2798</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1049f9acf19d059dd753f55a147deebd"> 2799</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec50374acf11fb7b05c0ddb679ee8fc3"> 2807</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa986b6ab4ac09ad4515654b50d9f5a63"> 2808</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed58f7b98b9aa441e7faccf5e2616708"> 2809</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c6a3d490ab9d181ec61246a2906063e"> 2810</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57518ae212754c65f34f3c7ca7077eff"> 2811</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d90889e3a893aa23456bb0594ce07ef"> 2819</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8612373cb93e6de3bf445ee1f4bb8c73"> 2820</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad336d44c680bdd46b0165bd225777df1"> 2821</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aa5b22527c9e80887c9f390592c109c"> 2822</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9e87a24ff3bdf17f4f81ac6f46bb2a8b"> 2823</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment">//</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6c1fb3479a14793ddd2388131dfcd11"> 2833</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4df6c5c35207b078e22e12e26c790531"> 2834</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa40630122aff3931030be7f37a041a9"> 2835</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22bbadae08c73882493a3ec531d31a93"> 2836</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5ad393e7a632daf02a7b3b73e564b37"> 2837</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="comment">//</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a605cad9ebfb40c6cd8c504652ed12322"> 2847</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72ac0ab1b498d4ff870974b11bbbca6f"> 2848</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c8abd3c6036ccc5fbc1645e371ed3d0"> 2849</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a52c4f93003ec68193479d376602798"> 2850</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af156c074f09851a9a958db466dd3a714"> 2851</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a363dd44ba1a167c75deae9bb227f432b"> 2858</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ba2b86a1c2a01554e35d5f93be69c4b"> 2859</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a573feb55ad1b4ff64d79549b3b923f17"> 2860</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8e8dc974a4792d5bcee91d66b5511e0"> 2861</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7e9a1bda9648cc194bf7e45ae015d2b"> 2862</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="comment">//</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b65bf8bd2da12217234a4444b4ac814"> 2872</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5c7f1c19e4135b56c3caced6b68ae05"> 2873</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2386abec9f2fa606945a5e1420432bfa"> 2874</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad65016cdd4f2940e07e16f801027e772"> 2875</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0c6fe79841109fe26d9f175178346ba"> 2876</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4949035683c3bb853d11346b0905fa5f"> 2889</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e8ef642adeabf712f4a8e25bc31f227"> 2890</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3638a668084541dd66ba6ac84f7502fc"> 2891</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a851b266fb8a7ea4780717352cb20fb3f"> 2892</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac810fe4fa7e5a8c5cd83feaea76c8a4a"> 2893</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85562bd474d3f960e29f6489b31baecb"> 2894</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5dee735c4aeaf674c3fb0c317e70cf4"> 2895</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af55f2d9b78f71126ea8a0bb42427d8e0"> 2896</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2b098deb044aaaff69900bf1eceae42"> 2897</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3639bf936c7063c04739e9af894e321d"> 2898</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f83b6dae74546bbcf637e6cac58c269"> 2904</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91b720c3e8c738c21e736124c985775e"> 2905</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a230f0fe2ebfd91506a26643218af5a92"> 2906</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af732ff6b4dd16fff81e841659986fbbc"> 2907</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4db866d560388eda557cc6565eda3030"> 2908</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07a8432b386bcd378796c22ad9a3419d"> 2914</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7bbe613a542a321b8acfdf12d1f40d3"> 2915</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab018e7ec21d7ee76af416f77709c35d7"> 2916</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77a99c6895554cf5168821f40bc8372a"> 2917</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5dd379b1a0e4b0d9b607ecd9904d79f7"> 2918</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="comment">//</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acdef823cc15b3b04d02492d640358715"> 2930</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6213c5e1e33ba47fb1565f88659b24a6"> 2931</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab39709ad359f18dcd8c0ee09cd8d8f5"> 2932</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a368f9d3503b5254421c03a844842ae82"> 2933</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65d6840692270df46b1052550cf71ba2"> 2934</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af83d18657ce676bb308ec879abc8638a"> 2935</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment">//</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1c14ae97dbb20e6d46ff2f22e856bb5"> 2943</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9ac4f7e5a3e106ec820fff8d3e022dd"> 2944</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47eefc7fcd8d67270c415e05ceb70d2c"> 2945</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e9da24e1ffe7bb8a08128cc0ae2d603"> 2946</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae251d2ae403ee0b72b250fd4c5959e6f"> 2947</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="comment">//</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae94f64f671710dc756eb7811b0a0cf78"> 2955</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43efb08b22c43527cdac8376cf336024"> 2956</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5df8fdbc64aa11882d515a11247a244"> 2957</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45251891cf67c4f271ff344c04e7f6a0"> 2958</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c26f00227ef0ae7e72a435bc58995ae"> 2959</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2268ed459c62a37ddaea9347c4fb3120"> 2968</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7fb18d6d97ad5e3a6eeaa27db734624"> 2969</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642da7852c32339cf31fc9ea1135d96d"> 2970</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4aea1bff87687a6e499286dbf3b619b1"> 2971</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac42030a3cd98b2e7be5f4014a1fcf723"> 2972</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8669ef1221950d2c01dc7f63ab281ef"> 2973</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afea5326816e88a3f9c47b6766ad28033"> 2974</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c85001ba87a3dbe614886705ae4026e"> 2975</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment">//</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7eb940961ec908095f6e567985e65929"> 2988</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accc882c1e07685b2a8dea328959d9166"> 2989</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a774f1624e33404df97ed76e2c07e61"> 2990</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebbb52084b284568725ba5ae59cfe334"> 2991</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa26ff68aa1a9d8f5a212513e35128c9"> 2992</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9c97049d2125a9ae49c6ef9650aa420"> 3001</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b23fa98c26acec069fca2b71ce35203"> 3002</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4bdb35fa8a2888759bc1ddcf38d1cf7"> 3003</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad43548d81b8e17803796d5afb3e613c9"> 3004</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3cc93114ee127c16122696ae809f51d"> 3005</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="comment">// Register    : DMA_CH7_AL1_CTRL</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">// Description : Alias for channel 7 CTRL register</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3bca6e4362ce3d56cc77ff198aa41261"> 3009</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_OFFSET _u(0x000001d0)</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af53b703a77c6231e9cb6cd7830521999"> 3010</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5cc8280d201eb2a73f475ceb0753c2de"> 3011</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a233716892fdfa1d9ffe2e6e5efa7ce14"> 3012</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0201e41873a09088caabea5c518e7e88"> 3013</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54cef5667a3dafaeeac81bb32245fbfc"> 3014</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="comment">// Register    : DMA_CH7_AL1_READ_ADDR</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="comment">// Description : Alias for channel 7 READ_ADDR register</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80df1a918ccefae63b04db6a086e85af"> 3018</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_OFFSET _u(0x000001d4)</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae25f628f93d6b17edb8854e7e05b838f"> 3019</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78d5a62bc361a528133557dbcc9e20bf"> 3020</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ba236640cfaf594a06b76c27f928b32"> 3021</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08015c458286cf984c71388e63a5fe00"> 3022</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afec2966890aa124cb8176615b230a36c"> 3023</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><span class="comment">// Register    : DMA_CH7_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="comment">// Description : Alias for channel 7 WRITE_ADDR register</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a962c2d2b6ab8bbfc08b990c3c1d86e6c"> 3027</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_OFFSET _u(0x000001d8)</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89be8f667177e017b62c0976cd114250"> 3028</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9e67ee266a9e4f40016116650d4c2ab"> 3029</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a771fbb4e24e36d300f7d5d5a7ce9aab5"> 3030</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9468e0ff705301f5533ca52e5f44b292"> 3031</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b0ee855a299dd1d30ac66495ba9553a"> 3032</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="comment">// Register    : DMA_CH7_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><span class="comment">// Description : Alias for channel 7 TRANS_COUNT register</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31be9ba197b37e77c4c0064325e9c51d"> 3038</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000001dc)</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa355097beee6ba7b25e5a0a883568b2e"> 3039</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a032cc0f974306385637f229ad1b3f276"> 3040</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a055bb6fd7a06b666a96491b51452aafd"> 3041</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68d734256ebbe7d86f923b703d60a419"> 3042</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafa30de48d3cea141cfdcee71d6a7a5b"> 3043</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span><span class="comment">// Register    : DMA_CH7_AL2_CTRL</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><span class="comment">// Description : Alias for channel 7 CTRL register</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a30dc1bffa9a6995f6487977de6eb58"> 3047</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_OFFSET _u(0x000001e0)</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a887729c845c01e07030b88fa5840afd6"> 3048</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a925b66a4ab1ead47f3ee361ccb663d64"> 3049</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a436618dc609abe223921ebc81bd38044"> 3050</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3caf1266c99b4a2c3f6691821d4c0a45"> 3051</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a621db2056f38341df8b81aedc4b95228"> 3052</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="comment">// Register    : DMA_CH7_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span><span class="comment">// Description : Alias for channel 7 TRANS_COUNT register</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e3b41944c253678124652169c477cdb"> 3056</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_OFFSET _u(0x000001e4)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa678d976755468b62f6ddcff5a3f42ed"> 3057</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac01f4fda8acecdf4cc3e994346a0e207"> 3058</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90480457919e6bbe318060413b9295d3"> 3059</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2c8daa7d5f53bb44f6e01625e8c94ac"> 3060</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa56507f680b859bab81abe76c5a999a7"> 3061</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="comment">// Register    : DMA_CH7_AL2_READ_ADDR</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span><span class="comment">// Description : Alias for channel 7 READ_ADDR register</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f389b952bb4aff3b7df46349837fbf7"> 3065</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_OFFSET _u(0x000001e8)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e4a94c7931d0f4cfcc3f7e769f50b56"> 3066</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f726259b9a943ab86e5426d99bbdd9e"> 3067</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f2d260fff5c61eca42f006360432886"> 3068</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac56c40a296ebe5b966d3335124a304b5"> 3069</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07430492377474899117fc830651b5dd"> 3070</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment">// Register    : DMA_CH7_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment">// Description : Alias for channel 7 WRITE_ADDR register</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47b692dd9c728f6302c73a10472ebcde"> 3076</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000001ec)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ce8b895c80400eb566d41405b18ea93"> 3077</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a34a1a8f839c047b19614e932cc5596c2"> 3078</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a376c35a0a42163666b34854fd2980c5a"> 3079</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fbe9f4945d686894598feb5fbd018af"> 3080</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d0b27e3d202577e63872bbd97ada593"> 3081</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment">// Register    : DMA_CH7_AL3_CTRL</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment">// Description : Alias for channel 7 CTRL register</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d7856d0bfc3832417c7f575e9e54574"> 3085</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_OFFSET _u(0x000001f0)</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab30490cc9dd549d9478a073b9712bd52"> 3086</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01c54f6180ab11f677e1f45d7731b0fa"> 3087</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adebc44ba8293e3b8503e22f3fe3ee53a"> 3088</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebe2ad0a4325a2c7bee32aa16226d22c"> 3089</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18866bcfc6bfcc7c944fcb3307896b34"> 3090</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment">// Register    : DMA_CH7_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment">// Description : Alias for channel 7 WRITE_ADDR register</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14091010bcf194a66a63e432641502cc"> 3094</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_OFFSET _u(0x000001f4)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4f029d8ab82010f8dbe6fb1aa37cad1"> 3095</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d67478584ace8e4d68f94fcb14e320f"> 3096</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0a999576b71d13b4449d1d4d6fe46a5"> 3097</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a026a1dd3245718fa007c78c5431faee9"> 3098</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61b50cd187ebe7756a732ce7c4a59da2"> 3099</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment">// Register    : DMA_CH7_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">// Description : Alias for channel 7 TRANS_COUNT register</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51807b0e43f6e147f9a8d532c6e35a0c"> 3103</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_OFFSET _u(0x000001f8)</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8126ca2d1eda4cb8477629a50aa46a92"> 3104</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefd768312e76e45807fa28c9d8da036b"> 3105</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac53fc22b94008edfdacb6f98ac8756e3"> 3106</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad805fd5d853371accc6ac459f56ea3df"> 3107</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1884d3505d2dd52c3d2919ee2decd111"> 3108</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span><span class="comment">// Register    : DMA_CH7_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment">// Description : Alias for channel 7 READ_ADDR register</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3dd3d0951435b0f4a9953f46581fa61a"> 3114</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_OFFSET _u(0x000001fc)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1d4ea37e66fa2161fa6fe1488d84279"> 3115</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7921b99def7310d926f10ba8b66d2d0"> 3116</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae35bd4f7f143039995455c63342574f3"> 3117</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3d3c3ed69d3fd080a92c340dd747640"> 3118</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae95c017e018da594bb52524c0432871c"> 3119</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment">// Register    : DMA_CH8_READ_ADDR</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment">// Description : DMA Channel 8 Read Address pointer</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2322bee9c03bff72cb67549419c26ca5"> 3126</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_OFFSET _u(0x00000200)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04bce56a219a15567d44578cd511748a"> 3127</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b205bb13505b45ef0af4390a484dfbf"> 3128</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59699b1bd62644a823de04b469010fa4"> 3129</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe06545e50172735c11f4c61362c89ac"> 3130</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3ae844728001612250c57003d31db1c"> 3131</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="comment">// Register    : DMA_CH8_WRITE_ADDR</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><span class="comment">// Description : DMA Channel 8 Write Address pointer</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74025c8fd2127c7c7e5f435cec4ab5a3"> 3138</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_OFFSET _u(0x00000204)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace91727dff589ca497a39da58a980808"> 3139</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5930cd2bcb444f979d255165f6699de0"> 3140</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26448e963792db4352f20cd5a254e1be"> 3141</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac796a08bd69717bba422e545ca2349b9"> 3142</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a302c20c9be58970982a7304edf86ad9a"> 3143</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="comment">// Register    : DMA_CH8_TRANS_COUNT</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span><span class="comment">// Description : DMA Channel 8 Transfer Count</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment">//</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span><span class="comment">//</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment">//</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a569d305deccfd99951f9274b4850fb9e"> 3166</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_OFFSET _u(0x00000208)</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a594e2f2a22f065dd35c1b9192fdb7e04"> 3167</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fca8986b4d739cd91b57b8fcf8a3932"> 3168</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abcf2168c5fb30eca4b26d3bc4385d50c"> 3169</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e27c394621271692e5b504805accf42"> 3170</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a907fb4aa22fa9b9c69dbb19abfb9feb6"> 3171</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment">// Register    : DMA_CH8_CTRL_TRIG</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment">// Description : DMA Channel 8 Control and Status</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d78dded0ab9b8dc666983c4c9a8dea1"> 3175</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_OFFSET _u(0x0000020c)</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53f019c1a85dbb3c007130104886901c"> 3176</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98728f0812e8c0cd798ee27975bbcd71"> 3177</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04345e51223840a3227d49ab5aefefba"> 3183</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6e8e0aa7693456ab731fe39e1d34e7f"> 3184</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95b79e9570259265145ca3b9f2a07b96"> 3185</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11d2109a941f7e2ede3f1f2f55cc57a7"> 3186</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52efb6c1086c68edc5f398012fdf1c05"> 3187</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac628954aef508d28a172924361cb4ce3"> 3195</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51fa0d9724b78a747c25f4671ff53281"> 3196</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a428cf20dbf37786f66d1130bf04e9632"> 3197</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e19f3f2c78c6b20537a1342a02e447c"> 3198</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a746473590f87e3bd7ef64642cb40cd6f"> 3199</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c57056ec016d434c5f3684759c9a79a"> 3207</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60c1611c885cfa01205dd1b83164563b"> 3208</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a763b7e4fc843d129eed973904e380035"> 3209</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61c02250a2e320dc67588ce777544373"> 3210</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d1a1848d24e89dfe33d681f871ce459"> 3211</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="comment">//</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8c3fab8754ea18d06b59534f26e6b29"> 3221</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada61dcbfc0b6a29579396e4ffa6cc18e"> 3222</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5eeca379cdecdf0c16fd1eb8f23c68b"> 3223</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab79590d89415d1762e98ad4e7e7495ae"> 3224</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4724ece7f073017ed1d94674e54a55a"> 3225</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><span class="comment">//</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a055ba610f6d8d67bf51ef347819d50b8"> 3235</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a539584a2a6c8f8c644094f6ddb0a2d68"> 3236</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe2c2b6862a62aff196bec0aab6ca10a"> 3237</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46c2d5079d7cfee2517a368d3b350d0a"> 3238</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a824cf9587c37bd962ca9f89beac722ca"> 3239</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0027b02fefbc41ed513d0e0c62bfdd1c"> 3246</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3538ac7bd219f3a0fc3a199277480df0"> 3247</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae0d9f47e2da317e309a7c1c3fe730d0"> 3248</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36e9707189066732a1b8f2e7ca03f832"> 3249</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5f3baf3cf624495d7ff2c245da2052c"> 3250</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment">//</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411d73644d23795d15df195b7ea56ad8"> 3260</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90541bb010faea5d763518030306843c"> 3261</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d813d32ad2760feb708e0c5b3bc1620"> 3262</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd5e7057c8a6a3cc6af3c22df5036961"> 3263</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf4ca95d16fb5f240b466cee40a8bd0f"> 3264</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad834cda7daafccd14288121e4a615b4d"> 3277</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ab7e3a9404fc46cf67a3cc1343973ba"> 3278</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60ac94e4089a38a9db901d8f5090dd86"> 3279</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a135595e3fe7dff700eed1eb609392755"> 3280</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1c94b7c032c506325b5b30098144e4e"> 3281</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d4249ff428ca3dcfbddcf9f639746f"> 3282</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1c943de590f0467e2c4b8f3668ce6f2"> 3283</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f8be81b45af65e9d96b1b378761c964"> 3284</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd7e80452be97c68aa3cea350394e012"> 3285</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a908503b3b6adea1743321100a42aacee"> 3286</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade632e1ab2eed4dc6bdee274f0922988"> 3292</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a987a540967b6aa3dc6289715db614475"> 3293</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67bdbb18a930d443e69192a39a197e0e"> 3294</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a81ea83a6c6ed3c99e03c8b5baa5ec297"> 3295</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f8de11402649f5166733f905d278447"> 3296</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f265b933946808847d92d829b92c777"> 3302</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabaff3b760701ad12cb02118e4fcc6d1"> 3303</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f5b64e1aa77c4e11097756c589d5a23"> 3304</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba50d65780ceb692bd83984c1c599469"> 3305</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3b6b73f72c7d8f173207aab0f73f7fa"> 3306</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="comment">//</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a401742c497655e28149ec3cbb8f8868f"> 3318</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1582c3d9b8d2e7eaa6be1178d5041171"> 3319</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dcaccfc561924ad1f0fb0d7065336fd"> 3320</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8791120a95d3a5e02637647f65978fbb"> 3321</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4e23dcbc5faca5bbd8a039a99eff40f"> 3322</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1683fc6a9bed3418b5c3c2a38f3859c0"> 3323</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="comment">//</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab485aca7ee7aa107f41e0becc1ac2417"> 3331</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ad36e6c13c82c6a24bc095a8bbe8781"> 3332</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33539b6175683ede0d3cd339575d047b"> 3333</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac58dc12dc24cda63c84d6fefb858c741"> 3334</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae562484b9804c59543c63f0f39afd07b"> 3335</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span><span class="comment">//</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af533a1313c1dcd0adefc4aee30c7831a"> 3343</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2b11a11a8e9aeb2fe1f5723c093e352"> 3344</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a853125cd5de21b0e8f035d45b15419c4"> 3345</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1af8f9a289bb45597bd2028da6396997"> 3346</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35fd4b70b0b1f8f54268813f8e6aa601"> 3347</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc5f350cc6c7fd0c3abb916a2a94be64"> 3356</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee1cc4a100ff5def86ead569c9847f68"> 3357</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad46adca9fb966dfac217f34da215be67"> 3358</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4f1cc39ab96f91ebbd756e40ae527de"> 3359</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a930e9eee938d35183eff5344a2a97318"> 3360</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc51fc26e3ff8422c090ff89aaae355c"> 3361</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd869900bdd8208be932c175c553e11b"> 3362</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72240a54a2589a4359448def3e37ff9a"> 3363</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span><span class="comment">//</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae11a9b62c35bcb47dc26244ce4ed913f"> 3376</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc4148b7b8d45f2483206fa681d630a6"> 3377</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fa718c8ca05c6939057b3b6bfddca80"> 3378</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a141032708edb6ae9204997fffdbdd137"> 3379</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ca63139f2d05c7ae6c29ac293b8392d"> 3380</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeade7daa7d83b97d3973fc554fb8ab50"> 3389</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a881085cab36da9c0590997930463fc43"> 3390</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae08bbb85531369208dec095c53b0db49"> 3391</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af695d0d88038d8f60c9b387ca307901d"> 3392</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae66b565546c1d18639182d6fc1a598e3"> 3393</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="comment">// Register    : DMA_CH8_AL1_CTRL</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment">// Description : Alias for channel 8 CTRL register</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3b34e23c3e3f2a59fbe8ae9eeabe84e"> 3397</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_OFFSET _u(0x00000210)</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f3b8cd6d27d6360f90f6806096e3b91"> 3398</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43fd8059b57edaa5b5694cc6a6c2de93"> 3399</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ff73793fbdcbd00ba5515db305397c8"> 3400</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ece1470d1d56556aeaf32cb19c72d58"> 3401</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1165f0aa38e82bc67f5b9b42da372cff"> 3402</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="comment">// Register    : DMA_CH8_AL1_READ_ADDR</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="comment">// Description : Alias for channel 8 READ_ADDR register</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a634c57a026ac3facc67a59917ae11449"> 3406</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_OFFSET _u(0x00000214)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a6142003d88fdfc354d1a49f187129a"> 3407</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8df18b6c28ea489a4574b3a83f00cb2"> 3408</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a136bebe5a88ad66f19be4b69aec017e9"> 3409</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace0ca6ac4ddf5ac3b5548706626429d8"> 3410</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aadd0d4c08f86b1695dfcb1aaa40649d9"> 3411</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span><span class="comment">// Register    : DMA_CH8_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="comment">// Description : Alias for channel 8 WRITE_ADDR register</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8904f8717709211c6e30596ef52b7595"> 3415</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_OFFSET _u(0x00000218)</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4d51049d8a567fdf917c1120579024c"> 3416</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24ee5547085e50b6468015e62264ac60"> 3417</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cd04696e0dda218d7902486815eecf1"> 3418</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4847bc3219bb85f3da6fe780c373bbf0"> 3419</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23746e28d291d30235a7b6728358b6ef"> 3420</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span><span class="comment">// Register    : DMA_CH8_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span><span class="comment">// Description : Alias for channel 8 TRANS_COUNT register</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec93ab06614a7a3f38605c14eb2aa0ed"> 3426</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000021c)</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa40d656815d2356e853ff2a722f5bb52"> 3427</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aadc05a96032e2d50f21c60fc7dcf72d5"> 3428</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a429215366de52eff3a94d9cdcf91c9e7"> 3429</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52ec99173fb63e6b97f23aa28ddcfefd"> 3430</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87fbe2463e09bccf4952916adcce735f"> 3431</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="comment">// Register    : DMA_CH8_AL2_CTRL</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment">// Description : Alias for channel 8 CTRL register</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ee1c24f2c4fa73a4d6fda6cd6a0bcf4"> 3435</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_OFFSET _u(0x00000220)</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2e6ed80f3af32e6d2a98c8f923a5559"> 3436</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abaa9880e977c33b570c9bf7ee5cc9644"> 3437</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a882a96c2eeb2a55d6ac60201ce54237f"> 3438</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1853e93bdeeabc1b9e086104b93086b"> 3439</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0093dbb8db63614e8774975f2b292243"> 3440</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span><span class="comment">// Register    : DMA_CH8_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="comment">// Description : Alias for channel 8 TRANS_COUNT register</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69cf0a8e08621c5dc8c9c9743e180260"> 3444</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_OFFSET _u(0x00000224)</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af316f2bd91b1e198bd6c653b0fe777cb"> 3445</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac96cd254af67bf204ab7369238a2ab62"> 3446</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7252a02ed3b65c2c0e4bc6a0ad5783f"> 3447</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05e644f918eb81b7e5dba5825c30e7e2"> 3448</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6481adf079b8ae16723658ee063b3ff6"> 3449</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="comment">// Register    : DMA_CH8_AL2_READ_ADDR</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment">// Description : Alias for channel 8 READ_ADDR register</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0810e85388a8d88e10687cb541d7a31"> 3453</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_OFFSET _u(0x00000228)</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad812539415ef7bfc89ab18c70e1a2bb8"> 3454</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7df1813b8d51639e43fa9bfcb18b17c1"> 3455</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e8832aa14b80b3a4ec6b352b5b55d00"> 3456</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d62cfa2337e7d87bf9553a04f152b18"> 3457</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9d4f6e4681546b0692b8a6cb19a6729"> 3458</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment">// Register    : DMA_CH8_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="comment">// Description : Alias for channel 8 WRITE_ADDR register</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87ca4ede2777c9b0cea68f670597be08"> 3464</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000022c)</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7e1d7a5dc8cb60e6944090e64de1c98"> 3465</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affa55bdbb34a889724733af7fd86f8b1"> 3466</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad288716409cd52ba7d25565088020e8f"> 3467</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa23db47af86f3313bd8c5928458a3308"> 3468</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab261bd80058da57d0a69394d266ff520"> 3469</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="comment">// Register    : DMA_CH8_AL3_CTRL</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="comment">// Description : Alias for channel 8 CTRL register</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b9a5ac533cf4ed0f2d8cbd72340c645"> 3473</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_OFFSET _u(0x00000230)</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bc7d8904ab39f960b138da96c3ca663"> 3474</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5286610f4f385bdd09e40878489502e5"> 3475</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af85008b8caa2b23e38d91e011b290186"> 3476</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8c9fdcfc7c8acef16e26fbb780ab849"> 3477</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98c0117d6b99ccc098af9e3342a54e23"> 3478</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment">// Register    : DMA_CH8_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment">// Description : Alias for channel 8 WRITE_ADDR register</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e0b37a1ccf72a2b290941e47ecccf75"> 3482</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_OFFSET _u(0x00000234)</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3070847114de00370aaf48dac83378e4"> 3483</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1650663542a166661b900e2709a79d1b"> 3484</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d50d12c4803a5c06222c5a87eef4dd6"> 3485</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a081fc716555f84dc5100ada9d3d220cb"> 3486</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25a42ebfb1b27f9d15b155f1a3af15b1"> 3487</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="comment">// Register    : DMA_CH8_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="comment">// Description : Alias for channel 8 TRANS_COUNT register</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74dc4e6446b75e3af20af0e0e5f80ec1"> 3491</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_OFFSET _u(0x00000238)</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada5f8f81ec392542efd1c717c10b1b65"> 3492</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7146a2a786d1c9d27753fc2d11d3e82f"> 3493</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22a62e0e64e559c3c44dd91753e2b98a"> 3494</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af268209e1e17304f0594da2157a15e4b"> 3495</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7933caf945878259ee6d5623f6c42ff"> 3496</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="comment">// Register    : DMA_CH8_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment">// Description : Alias for channel 8 READ_ADDR register</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30f7ddd67d16bd650f1a5b8e55b410e3"> 3502</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000023c)</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25d4d6e2cc3df3517f2e49c6ebb1d738"> 3503</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b57e4524577b942938ec59b0f72e95"> 3504</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae305ae1202f9fe163e132a3be07b2609"> 3505</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ccc72149bcf9691982496ee08f16ada"> 3506</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68c7ac6dddb2f82a2d3c5ba17de31676"> 3507</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span><span class="comment">// Register    : DMA_CH9_READ_ADDR</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="comment">// Description : DMA Channel 9 Read Address pointer</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88237b69022e4b883b4044bd996f7e3d"> 3514</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_OFFSET _u(0x00000240)</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a974e00020d832a81690e2a1b901f48f6"> 3515</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39cd3d1274845acec29a0dcfe0dcec94"> 3516</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c728dbd22c21558927796c01fe186f0"> 3517</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4dd792dce8408ac545e93b664fb7236a"> 3518</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4daa2d6eb65e4cc07e5a200a1d9fab90"> 3519</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="comment">// Register    : DMA_CH9_WRITE_ADDR</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="comment">// Description : DMA Channel 9 Write Address pointer</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94c1f7b3edc2770e520a2d257af3b6a1"> 3526</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_OFFSET _u(0x00000244)</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f867ad475b54588e8c5f71c85e3b976"> 3527</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29ed03598e2701323881ee568d194852"> 3528</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5467d9267bba86b773c28e5e6e889568"> 3529</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41a190403e921e3b069920819963773f"> 3530</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8afa87e0a9122cd719e58fac8a944b0f"> 3531</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="comment">// Register    : DMA_CH9_TRANS_COUNT</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><span class="comment">// Description : DMA Channel 9 Transfer Count</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="comment">//</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment">//</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment">//</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9d059cc3035948d0433f271d52e9ca6"> 3554</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_OFFSET _u(0x00000248)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a698f9a16f685c21d7909889465dcd364"> 3555</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac83b4809d62973debecd070f3ffa5b2c"> 3556</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b05660def044432b130c2be3aa6d838"> 3557</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a626c21a85bac5869d2e6b4446a7cddb2"> 3558</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31f4970947969c63a5b80f1ec8aed20d"> 3559</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment">// Register    : DMA_CH9_CTRL_TRIG</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="comment">// Description : DMA Channel 9 Control and Status</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b83f7040c041f81e2b1e0ee68fad9c0"> 3563</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_OFFSET _u(0x0000024c)</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae373ea8aeeb086ff04e951e8cb9d2b1c"> 3564</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12888d849059d2eb9c277345e08122a5"> 3565</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f71bcfa0f0e81359d7524c3fb5f4dba"> 3571</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9c8fe709f0052752e61b4df7c885a76"> 3572</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38e726db3220ad79c9a0f606ceff7081"> 3573</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b34221a25fc4a00af174e6ed85b437a"> 3574</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fc25c932227cbcc145dedc289bb46fa"> 3575</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86540028196fa4646679fa6b5324a2b4"> 3583</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adece9496e8b92d2ed4fbb37a26b06b7f"> 3584</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8fadc90c9e25607adb95416201e613f"> 3585</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d3855b0bdf19cc0538d5541550f3231"> 3586</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa66023bbb30862fd5ba2ba5d810889be"> 3587</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f0a9560a675d168b854012c0dc66f31"> 3595</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2abb97fac9fe5050a4916008abf70919"> 3596</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a822a375befbea0d343f294f6852402c0"> 3597</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13e5b5728d4bbf8459857434eef3e2ff"> 3598</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae40c8bbc94860ec2871d7b28fc2ff78c"> 3599</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span><span class="comment">//</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec302b4c500705debe2ea922830dd3b"> 3609</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2c1d7f0d59d15a741c0dbb586ba52a5"> 3610</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa65b5b5d1ac143dfb2d0b330f918960"> 3611</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adaa47d8159173e21824231b5130837ec"> 3612</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5dea5b9ddfffdc25aac3075eaa85f31"> 3613</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="comment">//</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aaf29b212e6d10e030ed1482416ac2f"> 3623</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a474fa3a363718384093ff1ddda2387ec"> 3624</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86de8ebd45078fa33771257e0a5029ff"> 3625</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3fe8a6948d4e5bbc476e654b359a2e7"> 3626</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48947f06d4788cd7ec7d3695bded1726"> 3627</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d645e2e8869948e8273efe324da87fb"> 3634</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d8ca2917c880063a425e52d42f5cf7b"> 3635</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46d93f404f98ceba529b5f80cb9e3816"> 3636</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace4372bfbdbac85267cd5a11146f8f62"> 3637</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08b2066127e63f7c3226cc06c491d898"> 3638</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment">//</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21337e315269686e04e875870891b720"> 3648</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e18ed90ecaa46948b0f71c4f94dae7c"> 3649</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a353f5f2c803e11ea8cac961183f1f5db"> 3650</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38c19e09051ba9231004cf406ae82c20"> 3651</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a803822998be6983a5bf969a2e141313c"> 3652</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a123757e8d31ccd56e9550b9ed8d79916"> 3665</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a68c4716882b83f2959660c6720ec84"> 3666</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae389e2865d49c7da8e651b24ed82e268"> 3667</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a589199fc47c85ba3c106199e738bff3b"> 3668</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46e846bb2d34b120e1d2e38a524bc5b5"> 3669</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39737c328790d6d676365557898f42b8"> 3670</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1522e1c4b8033bb19b4bfe37542a6946"> 3671</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47a3495d5aca88ac989668cb330fdd2b"> 3672</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56ccf52901cc4ca6770e0e6e468b74ba"> 3673</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04e5a84e5f0ebb09d31b85b3211634c7"> 3674</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af00812018a811f497289886fb71ee4e8"> 3680</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a673a7729e9c005437eb0578d811ccabc"> 3681</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e6ed1f10d2cec86c998326e465a3e32"> 3682</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95baf5a728182a5d8b847ed9d7015582"> 3683</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afcde2ca7bd36907530c3141959f9368a"> 3684</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97e71b6e7848ecd4840bf79faf098cec"> 3690</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad5bccb46a4ace32610fa73e617e5122"> 3691</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab8ab6f2fdc73abc240ffc2f5ebdca8c"> 3692</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63ffd824eb379864a572b07244a85f4d"> 3693</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a014de66cf4c3f4744824719c43be3c78"> 3694</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span><span class="comment">//</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44bc13e81cd6aa2551ddd9128fbca41c"> 3706</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ed1b545d172cb113fd0d4e95410f16e"> 3707</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e6e109befa0cdffa14939b9c5afe8fd"> 3708</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1f22a99ca04b43857db0da19e6338ac"> 3709</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31ee8100e25d7ff0648eaf7c609a8b5e"> 3710</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03f6458c17af8bfe1badcdf5ec7378bf"> 3711</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="comment">//</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3a0bb4dd1fa457f62ab0a7755cff6d6"> 3719</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f0326cbbbf849222a1bea49d2e219dd"> 3720</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afddffd5fdac7bde70d29f5c0a09767da"> 3721</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee8760578887444cabc6d2fc575b55ea"> 3722</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8342c636787b4d4e4cd33945ea2ed4a4"> 3723</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span><span class="comment">//</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac391acdc610acaf6a773957a789ccf82"> 3731</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b6f544dbdf4b547fb92154e1041763c"> 3732</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab78d25197daabaf30fd687eb219e4332"> 3733</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7025bd5605466ca8a7e3b5b5033121c8"> 3734</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e7200d4b90740348c5b2c10371f22c0"> 3735</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af96b9311ca91041c810db376c2095de7"> 3744</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1590054a13d00228feff0fe4b1e2cd1b"> 3745</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7350db9277d9cb901afd098cc9b7bc6e"> 3746</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad485c5eaa2ad636b67e683c2a0460c69"> 3747</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa00f9a084e1d239b1391970442c4ab34"> 3748</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ada0a7823e43ab00fa17be7cd2276c5"> 3749</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a409716927cded726c39df2e3e5d79912"> 3750</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac313b2cf2e0271b2ac023fc5cc8b8892"> 3751</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span><span class="comment">//</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9371e1f3a89f7d4b0ae36b3db8841e16"> 3764</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1647e7a88227501811f7877c3867def"> 3765</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d67473ff6b0ad3b5f257bfd71ea8d1a"> 3766</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a919873972648435c67c33c02c2843519"> 3767</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bd23e5b1076065981d306cdc0747124"> 3768</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d1c214aba1fa46accb7ac680c5be28"> 3777</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adde4dbf489c8b9a416200282bde44ff1"> 3778</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a015ddeaf31d48fcb07941289962f4c34"> 3779</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acde0f85e279d3becf04d38f4aab3768c"> 3780</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad68f4db2670da5dded3d455e9f45d316"> 3781</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span><span class="comment">// Register    : DMA_CH9_AL1_CTRL</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span><span class="comment">// Description : Alias for channel 9 CTRL register</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a34abadb557282b2a444a154d3506a97b"> 3785</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_OFFSET _u(0x00000250)</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3e23ea5c86cc96d10959f7d60a3511a"> 3786</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6cdd08030ff0c8086e4a11142141cf0"> 3787</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a879cf2bf00f83ce89310df26cec2d5de"> 3788</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b5a7961360bc90fc87ccff7628cfadb"> 3789</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1b3691c99b587bb68cf688ac22ddb25"> 3790</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span><span class="comment">// Register    : DMA_CH9_AL1_READ_ADDR</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span><span class="comment">// Description : Alias for channel 9 READ_ADDR register</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a244d6723ad54ecad297f405cbc903d85"> 3794</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_OFFSET _u(0x00000254)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4bd6fbbf9f75321a1f78f05f59270267"> 3795</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeebca9a7c76ad2d1a33887335224fcb7"> 3796</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae254ade09ce39fafdd40ad1a5f7e96f4"> 3797</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1034d21cbbe86cae80b49c19c3f46d2c"> 3798</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3688f7ec2c4530c12657c4db96102e9"> 3799</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span><span class="comment">// Register    : DMA_CH9_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span><span class="comment">// Description : Alias for channel 9 WRITE_ADDR register</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1c1c6e3ef7afe9918fd0fb1fc59695b"> 3803</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_OFFSET _u(0x00000258)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0088b3be7793c7d22a7e9d4e47ba8d5d"> 3804</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fea63a92e35894e5ebe4153ec9cc1ab"> 3805</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa79bc0eebb5efabb432e80b8e487d00"> 3806</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8d4dd6ee4d2a302b9b94854b22bb5b5"> 3807</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bc271546451af795c6be5158750afa8"> 3808</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="comment">// Register    : DMA_CH9_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="comment">// Description : Alias for channel 9 TRANS_COUNT register</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4602df0d4205e048b62e53e4f3c7b564"> 3814</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000025c)</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2af87040e1248e4b593645dfd19ca657"> 3815</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a378e069e1fa080897ecac750b2861131"> 3816</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a814fede7bca270e7289c28b716841f1f"> 3817</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85a411378576ad7b3a628c2abc89135a"> 3818</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfea6898d8bb208472abe81e64922b3b"> 3819</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="comment">// Register    : DMA_CH9_AL2_CTRL</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="comment">// Description : Alias for channel 9 CTRL register</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a008dc168a73c5902fccbabeb8425c7"> 3823</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_OFFSET _u(0x00000260)</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a34fddc2bcf22d7c0a470db87ee6e9e"> 3824</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85dc4c32a9779df6fd9f4100c91cbe4a"> 3825</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa99fa7b51c05d3e118167fb00e686c79"> 3826</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8134f5de5eada82417a01ea9d8792bc"> 3827</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d5cfef7e2d0362e8c87b75850ac7bdd"> 3828</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span><span class="comment">// Register    : DMA_CH9_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span><span class="comment">// Description : Alias for channel 9 TRANS_COUNT register</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#add1f939d22e8390ac7e518dded52def4"> 3832</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_OFFSET _u(0x00000264)</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51ab70d0352fce3f53010bbb2f4a79ba"> 3833</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a807c4959c576e1db0c0d34ebaaffbc5e"> 3834</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc98376e2a3197767854f77630f95cdf"> 3835</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5d810c4f5e35f0e1b601f0159214df6"> 3836</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79da5a14b524edcf1021fd734af720b3"> 3837</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span><span class="comment">// Register    : DMA_CH9_AL2_READ_ADDR</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><span class="comment">// Description : Alias for channel 9 READ_ADDR register</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a151a6a790c0b046d838b99c179dbda95"> 3841</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_OFFSET _u(0x00000268)</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe8e543d2170a423f16eaca4d87db6c9"> 3842</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e2e6c60b370d4d07a26dc05905a6834"> 3843</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72aed77d5bdd59153dd82b228bd6ddc3"> 3844</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a659d95df032ef6637f3e9c2454ad0fb0"> 3845</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59f641cc1f63cb12d38c807249b60b60"> 3846</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span><span class="comment">// Register    : DMA_CH9_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span><span class="comment">// Description : Alias for channel 9 WRITE_ADDR register</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a09ca0dd28b55bb046127e038e1eca6b0"> 3852</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000026c)</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7dc15c53cccf4cbecc25664eb272f96"> 3853</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c3ca890bbdc2feaf874ee03f55d5e6a"> 3854</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af389bf465b0a01bfa827519126d1040c"> 3855</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad24a82f59f6e7642d017d46330f6dbb5"> 3856</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9058a9ebf5c6a22f45ee33da6a98b5b3"> 3857</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="comment">// Register    : DMA_CH9_AL3_CTRL</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span><span class="comment">// Description : Alias for channel 9 CTRL register</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abbbc9e29741d982ab1d29de9c6a97142"> 3861</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_OFFSET _u(0x00000270)</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bb4e8a8d5dfb1d20c56dd2e23ccd794"> 3862</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64e70f31e0d7794e0fa619f700785016"> 3863</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3fba79d9a5143988306fcaa4bcae6d61"> 3864</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16f99d258c00d5d6edcc521803b48512"> 3865</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32cee7a598095d478dfc359ea9bff724"> 3866</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="comment">// Register    : DMA_CH9_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span><span class="comment">// Description : Alias for channel 9 WRITE_ADDR register</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5f7824eff6ba890ee5271e6eab710c0"> 3870</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_OFFSET _u(0x00000274)</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33d185c1ee57dfc5d22871cfaf2d4b37"> 3871</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30523d927c6698d4dd8c2d3e073a9f54"> 3872</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8704bd7548c7f768f1b2c01d18ee880"> 3873</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0604d9ca81f8b4dd0904e335343bc6e9"> 3874</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a78b8977a1009173f2847f40e0c6dc7"> 3875</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span><span class="comment">// Register    : DMA_CH9_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span><span class="comment">// Description : Alias for channel 9 TRANS_COUNT register</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae10d2523d40d66a107af18e808c522b8"> 3879</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_OFFSET _u(0x00000278)</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af75f0e563db42555423fd81b7a8a802b"> 3880</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a785fa6f2a6fac0eef050534922659e"> 3881</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae99b07c256dafdc437e9dcfd533f20b"> 3882</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a261dfc233c8123ea73b331b0639f4ebc"> 3883</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6404044d7bc2aacbc297051a85106894"> 3884</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span><span class="comment">// Register    : DMA_CH9_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="comment">// Description : Alias for channel 9 READ_ADDR register</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acff21bcf337253deeb8a7b2f98227d19"> 3890</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000027c)</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada3d73e7b8c595649f2702a711cbd8c9"> 3891</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33358b9e84804b1846022e83a08c3f4f"> 3892</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f2d484959f03f344fad48bc12e1f2f6"> 3893</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a088792d137890d6a884688e70e061da5"> 3894</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2b22d5350e11ee32564fd4a87fb6f19"> 3895</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span><span class="comment">// Register    : DMA_CH10_READ_ADDR</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span><span class="comment">// Description : DMA Channel 10 Read Address pointer</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ee697e9749885e09a8df6ff4c1f0ad5"> 3902</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_OFFSET _u(0x00000280)</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6ab9231948dbefdf8ec74dec0945d2a"> 3903</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb92678c5e7af10b739d41dc59ab89f6"> 3904</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bd29b9ce148c193c65cf3faa1b56af2"> 3905</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6638a1e90f146273bd2f6c65797d19a"> 3906</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14bb7ccf2dd7bfede895bcd57e7e4344"> 3907</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span><span class="comment">// Register    : DMA_CH10_WRITE_ADDR</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="comment">// Description : DMA Channel 10 Write Address pointer</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86d4fa966cc9897f9be0a44c2d9689e3"> 3914</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_OFFSET _u(0x00000284)</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef7d13ae7f92290a01a8656711b301e5"> 3915</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14c448a89cee58199adc600345e08d80"> 3916</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91ad5aee2baceb739c19ce037a320424"> 3917</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b13889706c6ef3125909780db619685"> 3918</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5608920cdcdff2c430b38a729d1e595"> 3919</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span><span class="comment">// Register    : DMA_CH10_TRANS_COUNT</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="comment">// Description : DMA Channel 10 Transfer Count</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span><span class="comment">//</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span><span class="comment">//</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="comment">//</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c01f2a4ded8da02e4a76b615c6cbba5"> 3942</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_OFFSET _u(0x00000288)</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f692a0c8959e1b307f14039626533fb"> 3943</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d033a30c5ad1158badc466303e5f66a"> 3944</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2312246ce5ca11c777396a7c49cab437"> 3945</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af40967a0c0f63212ae36aa296426ec49"> 3946</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5961863820fb04e5074a4d42d976cd80"> 3947</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span><span class="comment">// Register    : DMA_CH10_CTRL_TRIG</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span><span class="comment">// Description : DMA Channel 10 Control and Status</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32d856dc7203ea746445a1016722041a"> 3951</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_OFFSET _u(0x0000028c)</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af884b29747a948f3715e3c56efa1601b"> 3952</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6afa8fa2435a29bb2548d9a072ee6f1a"> 3953</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebfe3dfc54e530d80c1c223d4dcc4465"> 3959</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b4117a3853037a6c35c7d93fc95172e"> 3960</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe1f4915d62323d88102bdf586fdb8e6"> 3961</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7fcaaa7d4c636205a32584f31b3063fa"> 3962</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9133d7d87efa5f9683e73ea8353135f4"> 3963</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4feaf36a33f622dc78f2858698c8d136"> 3971</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af5ff973a8e5d47cae82afa50a0eab813"> 3972</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a784cbbf7154612bd8fce9dd1da71d2ea"> 3973</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb3edc2f778c4ba2e41975826aa1a298"> 3974</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae35256891a0e49aba85f65e74b0a7a34"> 3975</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff911144b8875c3e05df72d3d2080669"> 3983</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b20362fa6da45df3b457ef42202ed0d"> 3984</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a046036981e52f0280a5041a0e36f8298"> 3985</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af778086dc37f54fe4aff06d04c032625"> 3986</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17902e27c3c631481b28e684da1add9c"> 3987</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span><span class="comment">//</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a250b2ee42b4a77ef3d6b62223d67a9f6"> 3997</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2012a92c90b94525bbb1a9ee5beeed05"> 3998</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abed2642bfb93d6903dd4994069fa3610"> 3999</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87f5f56393c24fdeb4626af0e1c99743"> 4000</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96c5fbd045cac182d973d3bfe0ea0019"> 4001</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span><span class="comment">//</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38470248fc1c5beb8d14e9d24d1d24b6"> 4011</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67656f3421abeec7a9d173909e3c54a2"> 4012</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bbcbb95fece7221d7f45e3b46476d33"> 4013</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abeb7e86ccc346d05e1dab6fbec44f563"> 4014</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abcbb876793e9d535317b1dc18a408bee"> 4015</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3c2a1d0f3ec23f933bc1c4b156af16b"> 4022</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c0487fe7d26a9a59978b4d4fedb58ec"> 4023</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a056a22223f219215bd64e7c802744721"> 4024</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7b1c0815ff9ff5e0f8a9d92fa2dd2ff"> 4025</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a657c48c0a3479d7e12b81884d629ed0a"> 4026</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="comment">//</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4086947ca7a33f105b4f0cdffc283aa"> 4036</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac357035c2a7901acb5b4fdcc8c21225b"> 4037</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7b5219928e19a864b37226d0689f7aa"> 4038</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6197075ab3a6730a76204602b57c622"> 4039</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0401b98a6bc4ae6088c3ca5c1f2ad2d9"> 4040</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0299ae7dbd51500b62a5372f80defc37"> 4053</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1f84a7aa1ddf986826cb4479667cb25"> 4054</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dd3fcea77d4e9d683b9c7234f83c628"> 4055</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc10c010f6b9c7284f649d5804e0be77"> 4056</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bf448d98a79262ff8c9234b58b29153"> 4057</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4302bd7119fc9be1dc830dac781b568b"> 4058</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3f0ae24f1f4d8632322eb960cf0066f"> 4059</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5086d64792add290995363ef9016d553"> 4060</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2326e8938efc19ac545c1bc542ab84b"> 4061</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b77ecd62c94af6028cce8723f0d388c"> 4062</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82f12efcb4128e52e544a02f7bbf254f"> 4068</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e9cd8d28f52c20a4c0e6f0e3f5a1a34"> 4069</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a786d5faa678a447e1416f51a15f02806"> 4070</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf534fa0486c7eea6d5c959a68c500dc"> 4071</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44abcf4ae58d9571aa66466141e54b29"> 4072</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee1785cef3f1c6370abb91e5e0a4fa77"> 4078</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8246386ee58418a28eb9b59c1f96574c"> 4079</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a53b0db6dc45a207e599594dd176c30"> 4080</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9dfaf14ecf7cb63c7e03a84d5f52186c"> 4081</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0717bab8ac69b87a04f56ded32eb111d"> 4082</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="comment">//</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aceec1390aa2014c3c6ddcf67fd7309b6"> 4094</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bd48985fb6c5ad8f9c0d54df52791ba"> 4095</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab93158bdc1e8b939e758ff9548f4d31f"> 4096</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06134abe187d79ba2d93abdfa4092176"> 4097</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90f95ccfa76f170d6a15e37dfb1a060a"> 4098</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a865317c0bb9154ca10b032102132ab07"> 4099</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span><span class="comment">//</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1fc0faa9a6b55d5b3784846afd950b4"> 4107</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85fafc26191422e867dc610638fa9e32"> 4108</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac60cb77814006fc99de4d657e83f1e9b"> 4109</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a599594abc8eac41443f964505a12862e"> 4110</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d12cee1d6f19c7b7a0224332eede91f"> 4111</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span><span class="comment">//</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0ba5922ab4b70352c56588ca3c39404"> 4119</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade04b8f10d3e1f93107c0612a51e0d21"> 4120</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2165149cc63b1fbf246e3e02f35848e5"> 4121</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c6f99bbfbc1efdf8cd4b6ff04637df1"> 4122</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7ea1ecdb699f1f530f1eb6201d3c919"> 4123</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acb2e13da6ee06fcae44b05c12d6d4a00"> 4132</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fed1d8b523576ced6d8ad24d8db3e33"> 4133</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a618af2cfe3955c263d364678d0e4a578"> 4134</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5928856c2b5d7432901d840fcf35cfc0"> 4135</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6087a0e49674da5adfa3c246e781c707"> 4136</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a090f2e94a950653eff9965c1221d2968"> 4137</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa326dd3c15e1a6ba39aa3ad2fae1f49a"> 4138</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7dd2a58bbb4259aa786c3a5089d26b29"> 4139</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span><span class="comment">//</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cf05f2c4deb7bc3c0b58808e400f224"> 4152</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2d99d97e758e29731abe05d4f3d9869"> 4153</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0da86a32b821d6024ffdc81542bfda7c"> 4154</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeed895a8c41115227e50d58dc78fc73b"> 4155</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1215f6f1f57fa159e21e582e2bd6ec65"> 4156</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a941e33984095522a2b78704709847dfa"> 4165</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f34b71afadcf1c9477306993cd4c14e"> 4166</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e8496b8ee6df33222cc75199d172d2f"> 4167</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c35d8b638669fc553b3cbf271b48dad"> 4168</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35480c44c8350327fa78f665e2d39899"> 4169</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="comment">// Register    : DMA_CH10_AL1_CTRL</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="comment">// Description : Alias for channel 10 CTRL register</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2939f5e8517658a5dadd4cc7a47bde09"> 4173</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_OFFSET _u(0x00000290)</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ebecef92ea94a7fdcb00ecf03f57b75"> 4174</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47345199648eaf9eae358df867c093d9"> 4175</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a235f3feed17119d17f1acbc640aaf52b"> 4176</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abaabb3108269ebe22b298bb615765bef"> 4177</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6aa6acf2eca95df491efb9397d18b10"> 4178</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="comment">// Register    : DMA_CH10_AL1_READ_ADDR</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span><span class="comment">// Description : Alias for channel 10 READ_ADDR register</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3745e82ea7c728770ce60f100c4e7608"> 4182</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_OFFSET _u(0x00000294)</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46e3d0c599068ebddbda365a9b8d6940"> 4183</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa330704bea2933bd2fcb50a00b0f4d23"> 4184</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01e1ec776c2fbcb41705a3aae9cba8c1"> 4185</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c8735dd7970f52283e57eb2014f4f0e"> 4186</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac60e5819f7d3933c4bd95965ce728ee4"> 4187</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><span class="comment">// Register    : DMA_CH10_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span><span class="comment">// Description : Alias for channel 10 WRITE_ADDR register</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d50ed5564b59ed68804792c77f23936"> 4191</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_OFFSET _u(0x00000298)</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85539ba8c4c02d2ef1aec197ee57d852"> 4192</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30c6bcfc2d115c4b0c2890f72345d30e"> 4193</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa81be9d09257d86821782ec1b2479a8a"> 4194</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba55643e164a9ac70588094420edaf2c"> 4195</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32496069d574b95f324911b7520509e6"> 4196</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="comment">// Register    : DMA_CH10_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span><span class="comment">// Description : Alias for channel 10 TRANS_COUNT register</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3907326c874022c738dc4440a358da6"> 4202</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000029c)</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1a106b186395b031f35c6e5715538f8"> 4203</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a554c875292a966a70210de309b6eaa74"> 4204</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0543b07b97964049c994b6f213323a7"> 4205</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf226d8ce1e26f3df3e1eede0650c51d"> 4206</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbbba5b6f3a5c7e4e5944b36223477e2"> 4207</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span><span class="comment">// Register    : DMA_CH10_AL2_CTRL</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span><span class="comment">// Description : Alias for channel 10 CTRL register</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b35e5efde596ada008dff740f814e6c"> 4211</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_OFFSET _u(0x000002a0)</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a591098a20c9342845e9e2083996b7fdf"> 4212</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae271f577ca41a847be95b3b4d193af53"> 4213</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54f5847c0880d41b26f853c6f55a5279"> 4214</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ddbff0f6263827c9f1469fa7e1c683c"> 4215</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9e565d245c1409d9994b89b0ee5e8a7c"> 4216</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span><span class="comment">// Register    : DMA_CH10_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span><span class="comment">// Description : Alias for channel 10 TRANS_COUNT register</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a276accbe9629ab45f377d346d7572647"> 4220</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_OFFSET _u(0x000002a4)</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accf0d4624aa4272caf9029187c2d70fd"> 4221</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5c0fc5aeff7bd05a3c3c731d16b8b25"> 4222</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ae90c91b476fa38a376282c63a76cd7"> 4223</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b6f425ae16b1ae0a26026a3056efcaf"> 4224</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77d40fd6a9a328501d035c87b4b9b69b"> 4225</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="comment">// Register    : DMA_CH10_AL2_READ_ADDR</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span><span class="comment">// Description : Alias for channel 10 READ_ADDR register</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a641654eeaae3edc9d867ea18b2923a96"> 4229</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_OFFSET _u(0x000002a8)</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68d2741e66a2957cd59639d4757a4165"> 4230</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a331273d2675cc65e8b57a563d95aa532"> 4231</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafb6893f3d93ebe579df11f74950f4e8"> 4232</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51b6e7206f899dcb893cca943ea538c7"> 4233</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3860834c3ef239ade1c7f3daa308590f"> 4234</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span><span class="comment">// Register    : DMA_CH10_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span><span class="comment">// Description : Alias for channel 10 WRITE_ADDR register</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a42df2a077aaf8a198e231f801dc0af38"> 4240</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000002ac)</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a815fbe8d75d6e678a5029838c7cee942"> 4241</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78952f3d539d8d9cd32b1e437a45f673"> 4242</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68bcad2f2177473c21283070ed52830b"> 4243</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642f6048406748fb2a74b10c221da6ef"> 4244</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf7faab5a45f1499962ab47299718ddd"> 4245</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><span class="comment">// Register    : DMA_CH10_AL3_CTRL</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="comment">// Description : Alias for channel 10 CTRL register</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cbd41f9f816f254a611edf0b4e41dc8"> 4249</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_OFFSET _u(0x000002b0)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6826b887763ac1bae0b77276d354ce0"> 4250</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0c67efe65233c66a9ce06e21b911ad0"> 4251</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1df433447b31313b89245e1129e3ba96"> 4252</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af776685cedbd03e049788fe0f5df1b95"> 4253</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99588da8a83bedc9d4c6788700c9a8c7"> 4254</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span><span class="comment">// Register    : DMA_CH10_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span><span class="comment">// Description : Alias for channel 10 WRITE_ADDR register</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88963b600280e4f0cb038378ca65ddd7"> 4258</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_OFFSET _u(0x000002b4)</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14c220b10fd955287a989e05e337e228"> 4259</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82a794f29ee68436f222a48f7dfc5b98"> 4260</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa553400b6a2458b3d8f32cc6d523f61a"> 4261</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae139dae11df8432fcf82000b08d3ea45"> 4262</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4f88a129210a25eeabbd9f221f32d5b"> 4263</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="comment">// Register    : DMA_CH10_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span><span class="comment">// Description : Alias for channel 10 TRANS_COUNT register</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8575497a932918320912bbd509907578"> 4267</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_OFFSET _u(0x000002b8)</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa88a65548cd8174c9cf3c2a39ba66fe"> 4268</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5609fb87f3ef918b7420c1ab7c2a464"> 4269</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab57f54add26861dfbca5acfe3c7bd278"> 4270</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1ce9259ce2135acbe6b6b71e88e5adc"> 4271</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2be6c8ee4a8237f98a6b14d152a40540"> 4272</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="comment">// Register    : DMA_CH10_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span><span class="comment">// Description : Alias for channel 10 READ_ADDR register</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d8bebfa639fe0606921c4eb51bb4dc9"> 4278</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_OFFSET _u(0x000002bc)</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae803fdaa4188fca21a899ab23ee61f80"> 4279</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1534ae18162370d7817e6ff68e3b64b1"> 4280</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a861e27f51b9f6e9a66e66e89a644a978"> 4281</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30cfeeb045840f825070381255ce1c81"> 4282</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a588746c7085084b3b0797c735c1878f8"> 4283</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span><span class="comment">// Register    : DMA_CH11_READ_ADDR</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span><span class="comment">// Description : DMA Channel 11 Read Address pointer</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6a9a744587532c896058387899b08ec"> 4290</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_OFFSET _u(0x000002c0)</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a757c1eb68d07c2709cd12158b42268d7"> 4291</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a355cc24ed40bb59c7ad9c9d5e34c9e93"> 4292</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefb8c937bcc0b601e11af915ddeb5368"> 4293</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e45ce5d9af971ccb26f527dbe64443f"> 4294</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca8a29293b44c4b93c09186139c3e6b0"> 4295</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="comment">// Register    : DMA_CH11_WRITE_ADDR</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span><span class="comment">// Description : DMA Channel 11 Write Address pointer</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabce42f72a3e3fe8f3ab2006695ccda7"> 4302</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_OFFSET _u(0x000002c4)</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a8951bd82e55280a12153725dcc6638"> 4303</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96daf02ae79ee9575163146f2c4165fb"> 4304</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefca7f63515def4e7734fd6c15275dea"> 4305</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7729109e47217fcea9552ec7a4954de7"> 4306</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39da055f3eaacc43b52d81d1c21bf50b"> 4307</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span><span class="comment">// Register    : DMA_CH11_TRANS_COUNT</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span><span class="comment">// Description : DMA Channel 11 Transfer Count</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span><span class="comment">//</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span><span class="comment">//</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span><span class="comment">//</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a966a9e765f4ee4890f35b8cadfaa1da7"> 4330</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_OFFSET _u(0x000002c8)</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa555c837676c7f8fb6a8d4caba5d017a"> 4331</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4379c2808003ef0910983d2057bfe83"> 4332</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7ccc88274f212a030819638305d47a7"> 4333</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4acd46d9ebed3e76307009348fcb40d5"> 4334</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0951c22ca3f8bab8ad3983995fd0949e"> 4335</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span><span class="comment">// Register    : DMA_CH11_CTRL_TRIG</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span><span class="comment">// Description : DMA Channel 11 Control and Status</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29b22779a4e7de49816b5e47ad3f7e0b"> 4339</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_OFFSET _u(0x000002cc)</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fcde414bb2af7a0a506b18920c33099"> 4340</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BITS   _u(0xe1ffffff)</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abed6685d0d18d265694efcbf75ddd75b"> 4341</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba36e86274a751ed1ce4da5db89ce1be"> 4347</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a154d84d6e8127c5e5a3cd04138b0ba43"> 4348</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad01b6a51d75ab5c0d2d878fa37a544d5"> 4349</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9660bae136f537ea40451c277bda342f"> 4350</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6918e67e554c93de4dc72fc1fc430d4"> 4351</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4daae1b7694d8f94d42c92897c1ee302"> 4359</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55e6d515fb950e9bb59190c0526617a4"> 4360</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32c06b2c867e7c5f7b78658d8bc57cd8"> 4361</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8241b400c6acedf8ca9a512fd3e954bf"> 4362</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0623ab407a855838eda9b6403c70bd7"> 4363</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27b1d5d5385d93dbb71a4cbc979d8a06"> 4371</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af928e41f96710c02f60ce8a2d2b23640"> 4372</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a4bef4ae2c0be4fc5fddddf6cd4633f"> 4373</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ea610cd05dcfd2a1b712f126583b033"> 4374</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bc7be3f48b27a99892a8a4f84f3919f"> 4375</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span><span class="comment">//</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a661ee2120d974ca4f62effd5c6eb0bc1"> 4385</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d59b128885d10dd2a1c09b769fdaaad"> 4386</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a045d97aac72c0312910e325f4cf333b9"> 4387</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_MSB    _u(24)</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7be3048728e3285bb3610345ca658336"> 4388</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_LSB    _u(24)</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af993305feb4b7154350d3271f08cd711"> 4389</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span><span class="comment">//</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af741d6af6954718c5045b100c933fa36"> 4399</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac17a21e2222525f1d9fe0f4bd753f63e"> 4400</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1d110e1ae6c19fefa017c095fb49a5f"> 4401</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_MSB    _u(23)</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c8204e4e9d1faa8dab2f6e2edc75ef1"> 4402</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_LSB    _u(23)</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84d42ad32b372cd8ddcdfa4c047ed168"> 4403</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea3a9696b27e00bc07caba3c6392cac8"> 4410</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b930002f15c26aa6c3178e725e7f75e"> 4411</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53c5d7caa86b7a1e174451ec25f94fb4"> 4412</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_MSB    _u(22)</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a75ef1e27f611007486b54be18ee99966"> 4413</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_LSB    _u(22)</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1744caf67aaaddddc2074200fe7622ee"> 4414</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span><span class="comment">//</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d284692a049ea63d564a6d65e69a1cb"> 4424</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2df9062fd71ba3e5166e5b18e07cb8c2"> 4425</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a866a7ab4a266cca216611e86aeccb633"> 4426</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_MSB    _u(21)</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32a16e1868e39e1fc868f0d2187eca8f"> 4427</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_LSB    _u(21)</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27cc000d88cb5c1eaf1a24c7f2f52d16"> 4428</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa787ccb4ae6ace36aa087d382988d571"> 4441</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6dcbc6882a5ff70ce6432ca8d2d193a8"> 4442</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_BITS   _u(0x001f8000)</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a556f0a8a5dc3a10cba780f7019d37265"> 4443</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_MSB    _u(20)</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3bdcfa6cc28801789b9c97b629762952"> 4444</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_LSB    _u(15)</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeefabc8d83ed4a73f4aa4af997eb083c"> 4445</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac3c7172be5ccdf2bff01de5e1121fad"> 4446</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65d58624c56b90326ed0b87ac1e9b2a2"> 4447</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d5fe5bc118e7cb3ad09b6d40aeb0006"> 4448</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3d44a8110ee56debefe008cdd9c8999"> 4449</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53e63c863867386a784376f494b753bb"> 4450</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f36b7e1dee49fa8c14c5480b5bf4cc7"> 4456</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f19bf04014e611fc2540156f29dacde"> 4457</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_BITS   _u(0x00007800)</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47a5479107183ea2d92329e82e8085cf"> 4458</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_MSB    _u(14)</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed20eb6bd37256c5cc3a214ee8e6c5a5"> 4459</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_LSB    _u(11)</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1bb9d38da5e34276e61320f5ee92ce5d"> 4460</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1676a0963aa053d85a7725586772bd37"> 4466</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3165078d006edaf22962127f07bb872"> 4467</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe2298e1d7f16fdfab1151db4270d63b"> 4468</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_MSB    _u(10)</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f07e1cc20730021034a47d8a19980f9"> 4469</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_LSB    _u(10)</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e3ebd91983612c8405d52d74b3b7b1d"> 4470</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span><span class="comment">//</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ecdc4c63be4c4fb40cc38ad9b1b1fac"> 4482</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a417ee0bff415938afd1db41476314c04"> 4483</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_BITS   _u(0x000003c0)</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64bc895d8e44dbfff15a84a928f222f9"> 4484</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f5da7a0fb4af4384dcf78475cfa582b"> 4485</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_LSB    _u(6)</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46ba5b98ef0c38751850511ca8e6204c"> 4486</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb7b0f9ed1dfe1f1005bc79ceb80b3dc"> 4487</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span><span class="comment">//</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fdef658ef9e70ad9f0fc64cc36e2740"> 4495</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c52cca1938ad4b478557b2c4affe38d"> 4496</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a609951e4f7b6cf42782d2a241aa02f5c"> 4497</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_MSB    _u(5)</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac542db8d4649f449d638abfad5509ec8"> 4498</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_LSB    _u(5)</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a172aa23a32121a786652b64cb95d2b75"> 4499</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span><span class="comment">//</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ddfb191e79d304df51ebba46c22cc0a"> 4507</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc8f6260c139c64fb361e5044fab8ab5"> 4508</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a302cbd9c63fa83b4a3ffd3b1bc8c7821"> 4509</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69012c9d2cd59e8f775834e8e32b01ef"> 4510</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c03fe2245323904b414b89b089870f1"> 4511</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ad23d2203a4207a93383a0caf1b457d"> 4520</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63f0425a4da2386b98a096bd545ed9b6"> 4521</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cf3fe26fb02e08b72898235c732881d"> 4522</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafee9c91f59610e604c05d6162ddf721"> 4523</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d561ac5041edc1f6829e79b09a02045"> 4524</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9366dd5c82c4978e2c8e5b36e3e861f8"> 4525</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2760d81ba554d634df8811666832e197"> 4526</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88bd77d693ebb235a4117a543c62f7f0"> 4527</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span><span class="comment">//</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa323db7d4bedc85f7c614736dca00535"> 4540</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad399eb581f2827e586bc1a777427b425"> 4541</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e57eecdf9b37009bf54124b6865df16"> 4542</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ec9b57ec835126ce489966ba2eda87c"> 4543</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a365dcdc72441a08ebb86e2f1a59f1e26"> 4544</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76ad20c42325cd59b4a513cb74694d03"> 4553</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c520366ba9414d9b0b59d44def89d9f"> 4554</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88fd7a5465db43c49c9b35cf95676cd7"> 4555</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedba5fce6500160332dcac663bbc5499"> 4556</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7dae18dfaffb4142d08c8e9c42f5b10"> 4557</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="comment">// Register    : DMA_CH11_AL1_CTRL</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="comment">// Description : Alias for channel 11 CTRL register</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2cc59711e5a2f5cd20887026e5291af"> 4561</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_OFFSET _u(0x000002d0)</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa73831c09541822300dcb3f0b77088c8"> 4562</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a405774b387f802f5b62949481d170253"> 4563</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88926019fe42f92526ba0c030c0587ce"> 4564</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02a47449441c67848bc4d7f75365b9be"> 4565</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6590288fba613f632ffe51d449082ac0"> 4566</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span><span class="comment">// Register    : DMA_CH11_AL1_READ_ADDR</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span><span class="comment">// Description : Alias for channel 11 READ_ADDR register</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1900f9aa4723799a6e33dca20dc3c48"> 4570</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_OFFSET _u(0x000002d4)</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8195c6ea11bd0d61eee4a071d72648a6"> 4571</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7a072db9e3a107cb88320981056fa03"> 4572</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a572c637d16007b64688e22825301a619"> 4573</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3746784d813f0e271f039e6975790301"> 4574</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6687fc1fb93fd3937171eb584ebc870"> 4575</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span><span class="comment">// Register    : DMA_CH11_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><span class="comment">// Description : Alias for channel 11 WRITE_ADDR register</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6eefd9617f2ac449ca46a9f2809cc3b9"> 4579</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_OFFSET _u(0x000002d8)</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31caa0987e66d751dc9f74227f178c7c"> 4580</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1fefbf3d96124c34d79dd7b65a573ac7"> 4581</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7923e0de5c0baa2c8dbf0b3865d0e93"> 4582</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71cc9c2d6a6c350c21aeae8bf0681014"> 4583</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37f2c1bc0174cdc652bc36d26a2e283d"> 4584</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span><span class="comment">// Register    : DMA_CH11_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="comment">// Description : Alias for channel 11 TRANS_COUNT register</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ff813663756594184a449da6c8cbf16"> 4590</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000002dc)</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3791d21bccd991914dea102bf4a4fbc"> 4591</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a807d8ba0b92282e748e333292c4456d1"> 4592</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0bae7afe875325758aec7ad9b209550"> 4593</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2b7e9e5f612232cf2e4c5f9a5ac99e0"> 4594</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1abef93e1937e00a78f3536788b54683"> 4595</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span><span class="comment">// Register    : DMA_CH11_AL2_CTRL</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span><span class="comment">// Description : Alias for channel 11 CTRL register</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ba801d6b22dda11146f85406a09a317"> 4599</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_OFFSET _u(0x000002e0)</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3200c06dae0dd116facde77740d8cdc7"> 4600</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97e3c684c9d60bcbc93e4f02f827cca9"> 4601</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7162d1391f54ad8b818f2ff72738e1be"> 4602</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af48a6b76db868ca9bf1ad4880acc934c"> 4603</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88a3a53d1601f9f07118f1f7cdc799b8"> 4604</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span><span class="comment">// Register    : DMA_CH11_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span><span class="comment">// Description : Alias for channel 11 TRANS_COUNT register</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94bd2910f209eff6d4be383f45cfe849"> 4608</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_OFFSET _u(0x000002e4)</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d4f731c3a18459147094cbe034b9795"> 4609</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89fa990b74871bc41229218ca5c6256d"> 4610</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3843303f804b9d0fa7ee70c2ae04e0f"> 4611</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a519db289ebf9a538a11494a81010635d"> 4612</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3d1a7221ff879cdc0b2dd683dd18554"> 4613</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span><span class="comment">// Register    : DMA_CH11_AL2_READ_ADDR</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span><span class="comment">// Description : Alias for channel 11 READ_ADDR register</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dd7a1df48ee797da376ed909c031d2a"> 4617</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_OFFSET _u(0x000002e8)</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae03cde245506e9deea1cce929fee3613"> 4618</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefb8b30a5c7cfe064f2c65e233117fb9"> 4619</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0cffad1137510f7e4ebdb050fd0e95d"> 4620</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1366e9efb2ebe52d2147a4490d71524"> 4621</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abefb2a2e2728bbab965000a612793664"> 4622</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span><span class="comment">// Register    : DMA_CH11_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span><span class="comment">// Description : Alias for channel 11 WRITE_ADDR register</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae883ae03b18d05efe55a30cdbf583da4"> 4628</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000002ec)</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affdb8fdfd90d916f430110074b0765a0"> 4629</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01271c9028ecc53726689c964525027a"> 4630</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af027cc0dffb27e730c579a73fa4e74ce"> 4631</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0aae83f8aca04472faa24942a0680ca"> 4632</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19a0ab4ae1a36a91c621ebec95f8bce5"> 4633</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span><span class="comment">// Register    : DMA_CH11_AL3_CTRL</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span><span class="comment">// Description : Alias for channel 11 CTRL register</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b68f6417f9b978b1c32e9eefa6a1f2d"> 4637</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_OFFSET _u(0x000002f0)</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af91c1de8a60af725fcb756734e4b3d15"> 4638</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a016713f40399b2b2b7e09bfcae0b258d"> 4639</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56925b96768772dbaa685c21f10a5e82"> 4640</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb643e57ad2ff493adca0b083e8f9357"> 4641</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecb25120eefdd93ec037beb3c91f6a4a"> 4642</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"> 4644</span><span class="comment">// Register    : DMA_CH11_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span><span class="comment">// Description : Alias for channel 11 WRITE_ADDR register</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3683b6958db6cf57d3f4e3d355839c9a"> 4646</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_OFFSET _u(0x000002f4)</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2502f43bd10c14e50a0152067e65e6a1"> 4647</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c573981dae40aec2dd99bea6ebe3386"> 4648</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a961f0da1c7096e84c13116309c745ddf"> 4649</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ec95eb660b92e09744f408f41836f58"> 4650</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acba7b6fecb8721e93123906a8f0d5e0a"> 4651</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span><span class="comment">// Register    : DMA_CH11_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span><span class="comment">// Description : Alias for channel 11 TRANS_COUNT register</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2244bb371631d74dc95039a2469254d"> 4655</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_OFFSET _u(0x000002f8)</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85a8bde5a3c171ff959f895a80966713"> 4656</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa0bc099c12a4f2fd3c1065e9e43b64c"> 4657</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f49523ec5f7edec5c29e244f2ccdbd4"> 4658</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0349ffd03177818c4db6ed789bc98a7e"> 4659</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ba6409d33f7d4c50a96b569b02d9211"> 4660</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span><span class="comment">// Register    : DMA_CH11_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span><span class="comment">// Description : Alias for channel 11 READ_ADDR register</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d53baf170b0ec6957da716c984be647"> 4666</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_OFFSET _u(0x000002fc)</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b00fc9f5d2044df7b3d3e905a63022d"> 4667</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f651dd040f701ff96b17151fc7f04ba"> 4668</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1902f61a799c3bb45381e206d06e4939"> 4669</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac13d5b9944a61bf472d44185fb0c4777"> 4670</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9aca6db844810a5424d9752151fb554"> 4671</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span><span class="comment">// Register    : DMA_INTR</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span><span class="comment">// Description : Interrupt Status (raw)</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span><span class="comment">//               Raw interrupt status for DMA Channels 0..15. Bit n corresponds</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span><span class="comment">//               to channel n. Ignores any masking or forcing. Channel</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span><span class="comment">//               interrupts can be cleared by writing a bit mask to INTR, INTS0</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span><span class="comment">//               or INTS1.</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span><span class="comment">//</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span><span class="comment">//               Channel interrupts can be routed to either of two system-level</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span><span class="comment">//               IRQs based on INTE0 and INTE1.</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><span class="comment">//</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span><span class="comment">//               This can be used vector different channel interrupts to</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span><span class="comment">//               different ISRs: this might be done to allow NVIC IRQ preemption</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span><span class="comment">//               for more time-critical channels, or to spread IRQ load across</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span><span class="comment">//               different cores.</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><span class="comment">//</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="comment">//               It is also valid to ignore this behaviour and just use</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span><span class="comment">//               INTE0/INTS0/IRQ 0.</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac80b360e1cf3e85b3bb93fd65ce3ab81"> 4690</a></span><span class="preprocessor">#define DMA_INTR_OFFSET _u(0x00000400)</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad710f28fe4bc011940a0c429d99cc1a6"> 4691</a></span><span class="preprocessor">#define DMA_INTR_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ece6220552c55cff88a645c735797d9"> 4692</a></span><span class="preprocessor">#define DMA_INTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36310931d41aa95f75705e1851a3e0ae"> 4693</a></span><span class="preprocessor">#define DMA_INTR_MSB    _u(15)</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ed292ef0067da733ca25f7716c79136"> 4694</a></span><span class="preprocessor">#define DMA_INTR_LSB    _u(0)</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af29d5e240e46ab95d76d26ec14ec4e76"> 4695</a></span><span class="preprocessor">#define DMA_INTR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span><span class="comment">// Register    : DMA_INTE0</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span><span class="comment">// Description : Interrupt Enables for IRQ 0</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span><span class="comment">//               Set bit n to pass interrupts from channel n to DMA IRQ 0.</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15df655c106abc3ed7943e594916812c"> 4700</a></span><span class="preprocessor">#define DMA_INTE0_OFFSET _u(0x00000404)</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9f0c0915c241a6b563e49acf364c1ed"> 4701</a></span><span class="preprocessor">#define DMA_INTE0_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2aa6df185617c4aa49115a14ad564c19"> 4702</a></span><span class="preprocessor">#define DMA_INTE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ca6c30d3a141a09beeccf4984e8b560"> 4703</a></span><span class="preprocessor">#define DMA_INTE0_MSB    _u(15)</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad48a6fd8f7dd20fca41b8aae041bf7a7"> 4704</a></span><span class="preprocessor">#define DMA_INTE0_LSB    _u(0)</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a285862238f70437add68bde9cc5d216a"> 4705</a></span><span class="preprocessor">#define DMA_INTE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="comment">// Register    : DMA_INTF0</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span><span class="comment">// Description : Force Interrupts</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span><span class="comment">//               Write 1s to force the corresponding bits in INTE0. The</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span><span class="comment">//               interrupt remains asserted until INTF0 is cleared.</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bd6499a3c503c384eb9e7f54063130c"> 4711</a></span><span class="preprocessor">#define DMA_INTF0_OFFSET _u(0x00000408)</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9196096bdca4bdf5f9d51cdaaf056479"> 4712</a></span><span class="preprocessor">#define DMA_INTF0_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a66af8d922690505d6e689d4749938374"> 4713</a></span><span class="preprocessor">#define DMA_INTF0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a072523a7f99c90efd192d784cc3232a5"> 4714</a></span><span class="preprocessor">#define DMA_INTF0_MSB    _u(15)</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04d4d70a52f7b342ec8065385dd85653"> 4715</a></span><span class="preprocessor">#define DMA_INTF0_LSB    _u(0)</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a692ed6c78ab57ec552f6860639b394e4"> 4716</a></span><span class="preprocessor">#define DMA_INTF0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span><span class="comment">// Register    : DMA_INTS0</span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span><span class="comment">// Description : Interrupt Status for IRQ 0</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span><span class="comment">//               Indicates active channel interrupt requests which are currently</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span><span class="comment">//               causing IRQ 0 to be asserted.</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span><span class="comment">//               Channel interrupts can be cleared by writing a bit mask here.</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4086a4a565611967088212490b819679"> 4723</a></span><span class="preprocessor">#define DMA_INTS0_OFFSET _u(0x0000040c)</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f6b8dedfbad4708867db47c8682a3ac"> 4724</a></span><span class="preprocessor">#define DMA_INTS0_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1905835ec337d1e172f3ea9161a7007"> 4725</a></span><span class="preprocessor">#define DMA_INTS0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae864465e04beb23ecb0b75b32a4a9243"> 4726</a></span><span class="preprocessor">#define DMA_INTS0_MSB    _u(15)</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cc88b5e795b833f3ec9a7e59492adbd"> 4727</a></span><span class="preprocessor">#define DMA_INTS0_LSB    _u(0)</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93d360b19020f02a780ac2ff3db46034"> 4728</a></span><span class="preprocessor">#define DMA_INTS0_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span><span class="comment">// Register    : DMA_INTE1</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span><span class="comment">// Description : Interrupt Enables for IRQ 1</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span><span class="comment">//               Set bit n to pass interrupts from channel n to DMA IRQ 1.</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a094a3421ad8500913b57c5a91565cda8"> 4733</a></span><span class="preprocessor">#define DMA_INTE1_OFFSET _u(0x00000414)</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbcb597da213ff38a57028cb3545b454"> 4734</a></span><span class="preprocessor">#define DMA_INTE1_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acddff9b6776755fd7c8a30d22bbf6968"> 4735</a></span><span class="preprocessor">#define DMA_INTE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b60c920e31e551d44414665d313b7ea"> 4736</a></span><span class="preprocessor">#define DMA_INTE1_MSB    _u(15)</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b5624d66764640f754a095e847ed74f"> 4737</a></span><span class="preprocessor">#define DMA_INTE1_LSB    _u(0)</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab70c74ce4b96ba97f37ca4d3d0ccdc13"> 4738</a></span><span class="preprocessor">#define DMA_INTE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span><span class="comment">// Register    : DMA_INTF1</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span><span class="comment">// Description : Force Interrupts for IRQ 1</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span><span class="comment">//               Write 1s to force the corresponding bits in INTE0. The</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span><span class="comment">//               interrupt remains asserted until INTF0 is cleared.</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acfdc95d6f9d71030c27641d3d91d6fdd"> 4744</a></span><span class="preprocessor">#define DMA_INTF1_OFFSET _u(0x00000418)</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afdf6c79d1e1fd50bb7769201c57931b4"> 4745</a></span><span class="preprocessor">#define DMA_INTF1_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ce0e3fc316771b2ae6c5e1c82255603"> 4746</a></span><span class="preprocessor">#define DMA_INTF1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad60a4ec1e35e315916b85af77d27ec83"> 4747</a></span><span class="preprocessor">#define DMA_INTF1_MSB    _u(15)</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c3afeb304e1ba5c58711b451cc811b"> 4748</a></span><span class="preprocessor">#define DMA_INTF1_LSB    _u(0)</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf2b9482dae93e67c1ecf8072e8fb9ee"> 4749</a></span><span class="preprocessor">#define DMA_INTF1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span><span class="comment">// Register    : DMA_INTS1</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span><span class="comment">// Description : Interrupt Status (masked) for IRQ 1</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span><span class="comment">//               Indicates active channel interrupt requests which are currently</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span><span class="comment">//               causing IRQ 1 to be asserted.</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span><span class="comment">//               Channel interrupts can be cleared by writing a bit mask here.</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4122612aced0fbd4d693c1a5d1316e08"> 4756</a></span><span class="preprocessor">#define DMA_INTS1_OFFSET _u(0x0000041c)</span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2752b6ab3e5d535cf795b715fd2be8ff"> 4757</a></span><span class="preprocessor">#define DMA_INTS1_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae08b31f04638af7aae73e3d077fc9c21"> 4758</a></span><span class="preprocessor">#define DMA_INTS1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8eab2a249f5cfb96d43f3580d25ce68c"> 4759</a></span><span class="preprocessor">#define DMA_INTS1_MSB    _u(15)</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adabce0282200b6af74f1b00d5956947e"> 4760</a></span><span class="preprocessor">#define DMA_INTS1_LSB    _u(0)</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53e09509c1e331fc95e576445b99fbe1"> 4761</a></span><span class="preprocessor">#define DMA_INTS1_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span><span class="comment">// Register    : DMA_TIMER0</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="comment">// Description : Pacing (X/Y) Fractional Timer</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="comment">//               The pacing timer produces TREQ assertions at a rate set by</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span><span class="comment">//               ((X/Y) * sys_clk). This equation is evaluated every sys_clk</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span><span class="comment">//               cycles and therefore can only generate TREQs at a rate of 1 per</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span><span class="comment">//               sys_clk (i.e. permanent TREQ) or less.</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2cef14fa56fd32c73c454370c03b86fe"> 4769</a></span><span class="preprocessor">#define DMA_TIMER0_OFFSET _u(0x00000420)</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb71730f9a9d746a61ce04d8235a1be3"> 4770</a></span><span class="preprocessor">#define DMA_TIMER0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab922e9682e9852a6afdb7eade8b17770"> 4771</a></span><span class="preprocessor">#define DMA_TIMER0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="comment">// Field       : DMA_TIMER0_X</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span><span class="comment">// Description : Pacing Timer Dividend. Specifies the X value for the (X/Y)</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf8675438321d8579ddabaa4778fdd99"> 4776</a></span><span class="preprocessor">#define DMA_TIMER0_X_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35aa8032a1660b121a0ae48a2e46b5d7"> 4777</a></span><span class="preprocessor">#define DMA_TIMER0_X_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2149bcb12410005c1fe0a39f76676fc2"> 4778</a></span><span class="preprocessor">#define DMA_TIMER0_X_MSB    _u(31)</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b8100651fbf5b0791cb06b15fe46431"> 4779</a></span><span class="preprocessor">#define DMA_TIMER0_X_LSB    _u(16)</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedbdce60ad20fd11094d3ecb87ada1e0"> 4780</a></span><span class="preprocessor">#define DMA_TIMER0_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="comment">// Field       : DMA_TIMER0_Y</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span><span class="comment">// Description : Pacing Timer Divisor. Specifies the Y value for the (X/Y)</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac471ab146ba3e29943d34f23b3d1da9b"> 4785</a></span><span class="preprocessor">#define DMA_TIMER0_Y_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1299388adfae41d4319dd58bdc21de57"> 4786</a></span><span class="preprocessor">#define DMA_TIMER0_Y_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a483ab77d51e28a04109e805496e2bf34"> 4787</a></span><span class="preprocessor">#define DMA_TIMER0_Y_MSB    _u(15)</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4999f5ef6ee78048b5c46f1890a9eb93"> 4788</a></span><span class="preprocessor">#define DMA_TIMER0_Y_LSB    _u(0)</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ed3a26d6e78c9d54c55518755612a44"> 4789</a></span><span class="preprocessor">#define DMA_TIMER0_Y_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="comment">// Register    : DMA_TIMER1</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="comment">// Description : Pacing (X/Y) Fractional Timer</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span><span class="comment">//               The pacing timer produces TREQ assertions at a rate set by</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span><span class="comment">//               ((X/Y) * sys_clk). This equation is evaluated every sys_clk</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span><span class="comment">//               cycles and therefore can only generate TREQs at a rate of 1 per</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span><span class="comment">//               sys_clk (i.e. permanent TREQ) or less.</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a04007799bc6edb1c97b93c6be93f76"> 4797</a></span><span class="preprocessor">#define DMA_TIMER1_OFFSET _u(0x00000424)</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa987227b5fafe057b259e5dd051e9bad"> 4798</a></span><span class="preprocessor">#define DMA_TIMER1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a59413ad4b1cdbca5aeb866e85f3342"> 4799</a></span><span class="preprocessor">#define DMA_TIMER1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span><span class="comment">// Field       : DMA_TIMER1_X</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span><span class="comment">// Description : Pacing Timer Dividend. Specifies the X value for the (X/Y)</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70b539052d75049f73f5065fdd531456"> 4804</a></span><span class="preprocessor">#define DMA_TIMER1_X_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2454b1ac09b9344b4799a2933963204b"> 4805</a></span><span class="preprocessor">#define DMA_TIMER1_X_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3192aedfeba5355a76855f8e607f630"> 4806</a></span><span class="preprocessor">#define DMA_TIMER1_X_MSB    _u(31)</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf203aefafeb619f91fe6fe77657a0d5"> 4807</a></span><span class="preprocessor">#define DMA_TIMER1_X_LSB    _u(16)</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ede6677f9d766c00ef408335f433a50"> 4808</a></span><span class="preprocessor">#define DMA_TIMER1_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span><span class="comment">// Field       : DMA_TIMER1_Y</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><span class="comment">// Description : Pacing Timer Divisor. Specifies the Y value for the (X/Y)</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab070b15cb2e56e59954b5767a06a17d9"> 4813</a></span><span class="preprocessor">#define DMA_TIMER1_Y_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd6ca5b03e52356f522fd0dbeca88633"> 4814</a></span><span class="preprocessor">#define DMA_TIMER1_Y_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78e985705da5ccadd6f3b8a1c7fadbe8"> 4815</a></span><span class="preprocessor">#define DMA_TIMER1_Y_MSB    _u(15)</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17cd35b0d74053f8134dec0546ffd24c"> 4816</a></span><span class="preprocessor">#define DMA_TIMER1_Y_LSB    _u(0)</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc932670257dd83dc1ae50523a5a0ab4"> 4817</a></span><span class="preprocessor">#define DMA_TIMER1_Y_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span><span class="comment">// Register    : DMA_TIMER2</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><span class="comment">// Description : Pacing (X/Y) Fractional Timer</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span><span class="comment">//               The pacing timer produces TREQ assertions at a rate set by</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span><span class="comment">//               ((X/Y) * sys_clk). This equation is evaluated every sys_clk</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="comment">//               cycles and therefore can only generate TREQs at a rate of 1 per</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span><span class="comment">//               sys_clk (i.e. permanent TREQ) or less.</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f028d5d1516f3b86f853c2ee59784f7"> 4825</a></span><span class="preprocessor">#define DMA_TIMER2_OFFSET _u(0x00000428)</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8fb0fa31052b2ccae4593d44009c58a"> 4826</a></span><span class="preprocessor">#define DMA_TIMER2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba0bbda1dfb5862b4c34ac76c735ca33"> 4827</a></span><span class="preprocessor">#define DMA_TIMER2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span><span class="comment">// Field       : DMA_TIMER2_X</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span><span class="comment">// Description : Pacing Timer Dividend. Specifies the X value for the (X/Y)</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cd372168b22aa32cf157c40daf2a5fc"> 4832</a></span><span class="preprocessor">#define DMA_TIMER2_X_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97410ace92d55af1fcb683703f23e429"> 4833</a></span><span class="preprocessor">#define DMA_TIMER2_X_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5a5f1a270a877818d24283a02870ac6"> 4834</a></span><span class="preprocessor">#define DMA_TIMER2_X_MSB    _u(31)</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6aaf6b80d43e4399495e912aee5f202"> 4835</a></span><span class="preprocessor">#define DMA_TIMER2_X_LSB    _u(16)</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d522828740887a200c4ee550f310e4"> 4836</a></span><span class="preprocessor">#define DMA_TIMER2_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span><span class="comment">// Field       : DMA_TIMER2_Y</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span><span class="comment">// Description : Pacing Timer Divisor. Specifies the Y value for the (X/Y)</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0cb4f0ac585d088c949ec9d4123aa12"> 4841</a></span><span class="preprocessor">#define DMA_TIMER2_Y_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a62565c77425db6f8fd83497060e091a9"> 4842</a></span><span class="preprocessor">#define DMA_TIMER2_Y_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace5efba765bc9ff9e8379126dbedbdd7"> 4843</a></span><span class="preprocessor">#define DMA_TIMER2_Y_MSB    _u(15)</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7f41ef500c7ac6ec78dca7901db7777"> 4844</a></span><span class="preprocessor">#define DMA_TIMER2_Y_LSB    _u(0)</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23d9647675d25ca34203fda44f82dd3e"> 4845</a></span><span class="preprocessor">#define DMA_TIMER2_Y_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"> 4846</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span><span class="comment">// Register    : DMA_TIMER3</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"> 4848</span><span class="comment">// Description : Pacing (X/Y) Fractional Timer</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span><span class="comment">//               The pacing timer produces TREQ assertions at a rate set by</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><span class="comment">//               ((X/Y) * sys_clk). This equation is evaluated every sys_clk</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span><span class="comment">//               cycles and therefore can only generate TREQs at a rate of 1 per</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><span class="comment">//               sys_clk (i.e. permanent TREQ) or less.</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4170101aa561be226e07a57fdc07c3ac"> 4853</a></span><span class="preprocessor">#define DMA_TIMER3_OFFSET _u(0x0000042c)</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8504c07219ee89e3ce1790c5874035b3"> 4854</a></span><span class="preprocessor">#define DMA_TIMER3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6bee2526bd7d9319751fc8a4ef01dc9e"> 4855</a></span><span class="preprocessor">#define DMA_TIMER3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span><span class="comment">// Field       : DMA_TIMER3_X</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span><span class="comment">// Description : Pacing Timer Dividend. Specifies the X value for the (X/Y)</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2bcbf6d3c1a107a88619e47cbd1c0267"> 4860</a></span><span class="preprocessor">#define DMA_TIMER3_X_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9241f34543374c9ab6c04d464a86403f"> 4861</a></span><span class="preprocessor">#define DMA_TIMER3_X_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411473c395d4ed0cd2bd62a6ab679531"> 4862</a></span><span class="preprocessor">#define DMA_TIMER3_X_MSB    _u(31)</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a786c66e1e0a9746e3c927f3099f03341"> 4863</a></span><span class="preprocessor">#define DMA_TIMER3_X_LSB    _u(16)</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a7cfef8a96d4e640839f9f62835132a"> 4864</a></span><span class="preprocessor">#define DMA_TIMER3_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span><span class="comment">// Field       : DMA_TIMER3_Y</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span><span class="comment">// Description : Pacing Timer Divisor. Specifies the Y value for the (X/Y)</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9285a09c7e8529cb90130d210198e817"> 4869</a></span><span class="preprocessor">#define DMA_TIMER3_Y_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a055c3d7faecc974177ffd065fce44a31"> 4870</a></span><span class="preprocessor">#define DMA_TIMER3_Y_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a517c50b2e8b814c445f0e5978c82cc82"> 4871</a></span><span class="preprocessor">#define DMA_TIMER3_Y_MSB    _u(15)</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a974c86e06a4df1181b819f1f18af18bf"> 4872</a></span><span class="preprocessor">#define DMA_TIMER3_Y_LSB    _u(0)</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78cd0c632957bb5852f17944bee7e34b"> 4873</a></span><span class="preprocessor">#define DMA_TIMER3_Y_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span><span class="comment">// Register    : DMA_MULTI_CHAN_TRIGGER</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><span class="comment">// Description : Trigger one or more channels simultaneously</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span><span class="comment">//               Each bit in this register corresponds to a DMA channel. Writing</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span><span class="comment">//               a 1 to the relevant bit is the same as writing to that</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span><span class="comment">//               channel&#39;s trigger register; the channel will start if it is</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span><span class="comment">//               currently enabled and not already busy.</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8bfc7cd48d0e230a75ce999653f4959"> 4881</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_OFFSET _u(0x00000430)</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0378593df2e7ff67a7bd5579c9be19b"> 4882</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7b768f6d4c57fc2786335ad03972157"> 4883</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d930248027100a1cc2865350f9badad"> 4884</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_MSB    _u(15)</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1c420f83650c9eb4f55bfba77503d7d"> 4885</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_LSB    _u(0)</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a973395c1424cdb2a089f4c7476033e3e"> 4886</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span><span class="comment">// Register    : DMA_SNIFF_CTRL</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span><span class="comment">// Description : Sniffer Control</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c3fb6a7c4e58344786480b237118aa3"> 4890</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OFFSET _u(0x00000434)</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a243cb6f1558e0ad30b2cb8b8d95d52b4"> 4891</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a735d6c46d34ba66b97b4930b81b18a49"> 4892</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span><span class="comment">// Field       : DMA_SNIFF_CTRL_OUT_INV</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span><span class="comment">// Description : If set, the result appears inverted (bitwise complement) when</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span><span class="comment">//               read. This does not affect the way the checksum is calculated;</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span><span class="comment">//               the result is transformed on-the-fly between the result</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span><span class="comment">//               register and the bus.</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a471646679a3e4dbfedcabb780a25acaf"> 4899</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae28b9022ab94e21476ecf6442020919f"> 4900</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b83bb210c5abba551581e15e372875b"> 4901</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_MSB    _u(11)</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a787997dd4e4b031ae263c65d88993ae2"> 4902</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_LSB    _u(11)</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0717b4595d92f0fb1c5e4d45d37e7128"> 4903</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span><span class="comment">// Field       : DMA_SNIFF_CTRL_OUT_REV</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"> 4906</span><span class="comment">// Description : If set, the result appears bit-reversed when read. This does</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span><span class="comment">//               not affect the way the checksum is calculated; the result is</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span><span class="comment">//               transformed on-the-fly between the result register and the bus.</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94a3c649b12635f5685b6aa128efb550"> 4909</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96ba6151a264b9412faa2d9006f26d45"> 4910</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab867db0c9f9a3c33d9d843543328e001"> 4911</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_MSB    _u(10)</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc847f9bf7de717f5abc5e36b55861b3"> 4912</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_LSB    _u(10)</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02dce97ebb9f2fa26765301633a0c81a"> 4913</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span><span class="comment">// Field       : DMA_SNIFF_CTRL_BSWAP</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span><span class="comment">// Description : Locally perform a byte reverse on the sniffed data, before</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span><span class="comment">//               feeding into checksum.</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span><span class="comment">//</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span><span class="comment">//               Note that the sniff hardware is downstream of the DMA channel</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span><span class="comment">//               byteswap performed in the read master: if channel CTRL_BSWAP</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span><span class="comment">//               and SNIFF_CTRL_BSWAP are both enabled, their effects cancel</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span><span class="comment">//               from the sniffer&#39;s point of view.</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a392c31b4295a826cb19199ad6ef60011"> 4923</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87781c6da6be4acddf876dac85ab450f"> 4924</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a3a7700efe120db56beb97193dd4627"> 4925</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_MSB    _u(9)</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e5e0f7325293801e3c09232273af214"> 4926</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_LSB    _u(9)</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a039db923810bf65cb0c168753e78f6f7"> 4927</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span><span class="comment">// Field       : DMA_SNIFF_CTRL_CALC</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span><span class="comment">//               0x0 -&gt; Calculate a CRC-32 (IEEE802.3 polynomial)</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span><span class="comment">//               0x1 -&gt; Calculate a CRC-32 (IEEE802.3 polynomial) with bit reversed data</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span><span class="comment">//               0x2 -&gt; Calculate a CRC-16-CCITT</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span><span class="comment">//               0x3 -&gt; Calculate a CRC-16-CCITT with bit reversed data</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"> 4934</span><span class="comment">//               0xe -&gt; XOR reduction over all data. == 1 if the total 1 population count is odd.</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span><span class="comment">//               0xf -&gt; Calculate a simple 32-bit checksum (addition with a 32 bit accumulator)</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac06e7b7ddd2b40d57e745ef4eb3ce3e9"> 4936</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55ba579ea888700f6e2c0312dbd29fd0"> 4937</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_BITS   _u(0x000001e0)</span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6031fba6d1cce5ab41ef1ea5e76b432"> 4938</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_MSB    _u(8)</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36e943540c0a4acdbb8f5d51a44482a2"> 4939</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_LSB    _u(5)</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0bb7dd96d11c6ad7f9a73dd913c88ee"> 4940</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbbea384319ee2d36816f2ca7e26994e"> 4941</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_CRC32 _u(0x0)</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51c30e1863db892616eef93779661bdb"> 4942</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_CRC32R _u(0x1)</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9873114b3b94ff47a175128fa33e6b16"> 4943</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_CRC16 _u(0x2)</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4137d88a6230edb4eb9ba3f20937d69"> 4944</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_CRC16R _u(0x3)</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c0c0f31a24bf3ede7fb188273cd5c91"> 4945</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_EVEN _u(0xe)</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b7f06f227c44366dd7f7be35f57c7ae"> 4946</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_SUM _u(0xf)</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span><span class="comment">// Field       : DMA_SNIFF_CTRL_DMACH</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span><span class="comment">// Description : DMA channel for Sniffer to observe</span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5b9ec4caeda7b4a0d95382586d97995"> 4950</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedb7dcf4ca26b8f6e06ba517f6608499"> 4951</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_BITS   _u(0x0000001e)</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae87d2bade388228bad7ffb6db6810936"> 4952</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_MSB    _u(4)</span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23142e6ae3c2e59e090fe9f1667cac11"> 4953</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_LSB    _u(1)</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e465c9b0cbc2ce960915f8f76d9e118"> 4954</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"> 4956</span><span class="comment">// Field       : DMA_SNIFF_CTRL_EN</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span><span class="comment">// Description : Enable sniffer</span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9353166f7e7cc8a1c34c0b17d8b85b4a"> 4958</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57bae9d2ba8ffaaa25330527f680e453"> 4959</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acfbff68df87071b17ba1e6b8223fc6ed"> 4960</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc7c978e3c77d2efdbc44afb84eba321"> 4961</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a669a4c26f7eee162b5606492647c5c0b"> 4962</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span><span class="comment">// Register    : DMA_SNIFF_DATA</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"> 4965</span><span class="comment">// Description : Data accumulator for sniff hardware</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"> 4966</span><span class="comment">//               Write an initial seed value here before starting a DMA transfer</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span><span class="comment">//               on the channel indicated by SNIFF_CTRL_DMACH. The hardware will</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span><span class="comment">//               update this register each time it observes a read from the</span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span><span class="comment">//               indicated channel. Once the channel completes, the final result</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span><span class="comment">//               can be read from this register.</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa57c430a2f304cece3e15fbbf72f921"> 4971</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_OFFSET _u(0x00000438)</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38c61a2f775116cd0d2e244490700c62"> 4972</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0623308d460dcf0cd25cd6fae12b505"> 4973</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6cae2ab70ba1c1baa8555146b7ef9e15"> 4974</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_MSB    _u(31)</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ff923f92491b3d348efa4148e1ab212"> 4975</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_LSB    _u(0)</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bd111c7c6bac63161522f7c79604f5a"> 4976</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span><span class="comment">// Register    : DMA_FIFO_LEVELS</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span><span class="comment">// Description : Debug RAF, WAF, TDF levels</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38496e266df2e0382a7dbb64f9a028b2"> 4980</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_OFFSET _u(0x00000440)</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac415cd81c3e1ac428a223ef42996ceb0"> 4981</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c4bb057d328c3d93612472e42bdb2f"> 4982</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span><span class="comment">// Field       : DMA_FIFO_LEVELS_RAF_LVL</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span><span class="comment">// Description : Current Read-Address-FIFO fill level</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90da8a638d73d28a754c52e51f52940f"> 4986</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0430440926f85ea9ace83cb82d96a98a"> 4987</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af89a9035b5cbf69e58722e3687b51976"> 4988</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_MSB    _u(23)</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a906de05f3d891c4a535e2efe118e4643"> 4989</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_LSB    _u(16)</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c170a3389b696699cb0e06f73c364f1"> 4990</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span><span class="comment">// Field       : DMA_FIFO_LEVELS_WAF_LVL</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span><span class="comment">// Description : Current Write-Address-FIFO fill level</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa26c660d0bce514898d8e66b26b9c13f"> 4994</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a942ea79eb9703d1a1c89d56646387733"> 4995</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0491746a7da2729f86ccea28104b09f5"> 4996</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_MSB    _u(15)</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa829e6c9d8be3e4069a0798c4065ced1"> 4997</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_LSB    _u(8)</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b1e4e1c0c7690ae280a1bba253bd2d1"> 4998</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span><span class="comment">// Field       : DMA_FIFO_LEVELS_TDF_LVL</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span><span class="comment">// Description : Current Transfer-Data-FIFO fill level</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17d75aac1a1047b8a5354144ce0bffc7"> 5002</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a339233d79055db5a9d41f459b20818e3"> 5003</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a546f2340db9b02784ec1e305e0ad5618"> 5004</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_MSB    _u(7)</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1df1a497b774375fa0299773e4ea8abe"> 5005</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_LSB    _u(0)</span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63a7c1bfd6e54ec1920fd7f682764d64"> 5006</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><span class="comment">// Register    : DMA_CHAN_ABORT</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span><span class="comment">// Description : Abort an in-progress transfer sequence on one or more channels</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span><span class="comment">//               Each bit corresponds to a channel. Writing a 1 aborts whatever</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span><span class="comment">//               transfer sequence is in progress on that channel. The bit will</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"> 5012</span><span class="comment">//               remain high until any in-flight transfers have been flushed</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span><span class="comment">//               through the address and data FIFOs.</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span><span class="comment">//</span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span><span class="comment">//               After writing, this register must be polled until it returns</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span><span class="comment">//               all-zero. Until this point, it is unsafe to restart the</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3622574bd7088db159f61145f311dce5"> 5018</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_OFFSET _u(0x00000444)</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9c3cb22e7f809ee7a396d2ab6e2d56e"> 5019</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bc6eb7e6b08a0ae5d5dd47853675c05"> 5020</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae72db517ee1c7f36a66364e4d51f2b15"> 5021</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_MSB    _u(15)</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbf10a3e2aa6357efbf6594654b349bd"> 5022</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_LSB    _u(0)</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbb64d456f78e2b0f49b131c33459c1e"> 5023</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span><span class="comment">// Register    : DMA_N_CHANNELS</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span><span class="comment">// Description : The number of channels this DMA instance is equipped with. This</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span><span class="comment">//               DMA supports up to 16 hardware channels, but can be configured</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span><span class="comment">//               with as few as one, to minimise silicon area.</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc6b4bef691170b98f5403990128912f"> 5029</a></span><span class="preprocessor">#define DMA_N_CHANNELS_OFFSET _u(0x00000448)</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8698789644d09f57d108e80cee5676d1"> 5030</a></span><span class="preprocessor">#define DMA_N_CHANNELS_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa9cff26da12bb36de99091e8f841e51"> 5031</a></span><span class="preprocessor">#define DMA_N_CHANNELS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef05772398b62b5a59c30da5b0d123b8"> 5032</a></span><span class="preprocessor">#define DMA_N_CHANNELS_MSB    _u(4)</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91b3efa2e17e3d7913fd555c74d6d108"> 5033</a></span><span class="preprocessor">#define DMA_N_CHANNELS_LSB    _u(0)</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02c73910e988a23678aa9bed6917130c"> 5034</a></span><span class="preprocessor">#define DMA_N_CHANNELS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span><span class="comment">// Register    : DMA_CH0_DBG_CTDREQ</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a959f0c533630d7062943e71cf8802a80"> 5041</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_OFFSET _u(0x00000800)</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af32775eb2eb77df1c4e768aef39d7aa3"> 5042</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accb917380ca11690fcded483b80e2dc4"> 5043</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ee7b73972b18d4ca477d0ca57f5dda4"> 5044</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d21d30d42dfc141615f6d72086c2fdf"> 5045</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0c555bbb329ee3dc5593f491e1a0ab5"> 5046</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span><span class="comment">// Register    : DMA_CH0_DBG_TCR</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8047fe461357d5a74888319962f593f"> 5051</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_OFFSET _u(0x00000804)</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee1bda0a624dc4e6edd3039984963d2b"> 5052</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61ed3ea31b1e335a7dac1275f7970f3c"> 5053</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd9b3d65ac54e07ffd50af948dc4c8a5"> 5054</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13f285e70851a71ec45d00c68e28aec4"> 5055</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c1a015d37f78c1e8dd371287024b460"> 5056</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span><span class="comment">// Register    : DMA_CH1_DBG_CTDREQ</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14d2907b67693ba96da5870f1ba55a42"> 5063</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_OFFSET _u(0x00000840)</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed4821d0d6793df172fea2371d07df62"> 5064</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ecef1acdb2e96b143d1befa7eef6cc7"> 5065</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73c9327dfeb23a6b32c75510331f7579"> 5066</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6dfc19693a16eb9d769842767ca7fbd7"> 5067</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac63919f4a67e172e25de5fdd1c93fe9c"> 5068</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span><span class="comment">// Register    : DMA_CH1_DBG_TCR</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a206816d2fad6dde99167a3c573ab6c6e"> 5073</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_OFFSET _u(0x00000844)</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac77efbc2d9ff0c857afd38ff784b07d1"> 5074</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb25f6c0ed9eb03754e63ce0e77e5adf"> 5075</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7773a4774802248713bd8a95f4335e1"> 5076</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf8bdd943e7fb6807a116d46941f9d9d"> 5077</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac76eeedcf35bc02e5519dc8ffd6ea17d"> 5078</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span><span class="comment">// Register    : DMA_CH2_DBG_CTDREQ</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2c54bce37c0f3358bad863e62c49266"> 5085</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_OFFSET _u(0x00000880)</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39d170f87a5198adc90dcb3163e2b6f8"> 5086</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43bda00e9e5f80715815d1695577efb0"> 5087</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91f2173accd4ae466431b442354c7bb8"> 5088</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acef96990e9dcb916e4a7aeab63bcb449"> 5089</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4fe518397cd74aa6036bd3c999aa217"> 5090</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span><span class="comment">// Register    : DMA_CH2_DBG_TCR</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#addf731c42dddefd44829daafe7b66165"> 5095</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_OFFSET _u(0x00000884)</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c77b8035e1265ddead78637fe216019"> 5096</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad111079feb60bd978ba298587ab34f4d"> 5097</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc3a07ae9fb898ae1974b4a520646050"> 5098</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af964fc06ef5ae0cb7ba11c5056ce656c"> 5099</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28cbac7bebf9bb0ebca53e93248f9cf6"> 5100</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="comment">// Register    : DMA_CH3_DBG_CTDREQ</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a58c0b23b898b903fb9870e68e588b9ad"> 5107</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_OFFSET _u(0x000008c0)</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad68a8407fdea784507049a9070d4ced1"> 5108</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d813606e7b16646480d16a7e59a260d"> 5109</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeaca777b6cb7eeb751a2ac002fa5fca7"> 5110</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c21e1e6763ac633f29cf7775ec1930c"> 5111</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afad7f2db14f4f40c0679cc2c5d21a46a"> 5112</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span><span class="comment">// Register    : DMA_CH3_DBG_TCR</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"> 5115</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac35b7a8f717ea7099e808ce9b1f06b15"> 5117</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_OFFSET _u(0x000008c4)</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a454aa30ad59eaaef9d834c421a9bd9"> 5118</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc26ce8ecf6a81673f079fb96e016010"> 5119</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7787030e5ac0b790ee16da4e5b4458e"> 5120</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60383d11686cf3e0e9c32dc62aa394aa"> 5121</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ef775ed7d4f1946c2f93a6d86c7c6dc"> 5122</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span><span class="comment">// Register    : DMA_CH4_DBG_CTDREQ</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cefb6e5d9cc80a6e8b61b1c0898bf71"> 5129</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_OFFSET _u(0x00000900)</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba23ab47d6271536e58ec20c47f1495f"> 5130</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ccc7d44c7b1221a107c76aa891451fa"> 5131</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b6d04fd79b9b677ec2af80e0df34a0f"> 5132</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7f250724d9208fe0c032ce0e1e20e2c"> 5133</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2a2abe20be5d568e6f74d84692305c"> 5134</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span><span class="comment">// Register    : DMA_CH4_DBG_TCR</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae28d2e52a890703f54418ef2284739a1"> 5139</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_OFFSET _u(0x00000904)</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97636eff962018b6972f1ef976755c2e"> 5140</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01ac11b70ec7acd3fd09017820292b7a"> 5141</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abbea438b048772993b64ffbfe0e87bd9"> 5142</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ef5fe94e23b301d3c325f35ed15d887"> 5143</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a537acf6a2190101a7f8ef6d134806f03"> 5144</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"> 5145</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span><span class="comment">// Register    : DMA_CH5_DBG_CTDREQ</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55f2927512155936a5ff6cdd07025608"> 5151</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_OFFSET _u(0x00000940)</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60e76e849a40aea60243833e91f834e9"> 5152</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91a51b1781e9337c27646a23d3e63f60"> 5153</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4b81de21177ff4ddb5f7155f95fe005"> 5154</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74f2239114bbfea2d8f9b152d271519a"> 5155</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af65d19fac82fb9d8f2ec4dbba494762e"> 5156</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span><span class="comment">// Register    : DMA_CH5_DBG_TCR</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a148e4bcf9b71e3822bcc9572bebdb014"> 5161</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_OFFSET _u(0x00000944)</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2de8f4ecfc1a90a430562aa491c48da3"> 5162</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3981cf50f8edacebe8c7657bafe87c06"> 5163</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe4481415bcde831d1df7679ef8b9823"> 5164</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac06d149528127acfe4c70793da78ad32"> 5165</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affee959701f356efa82bc727af14a045"> 5166</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span><span class="comment">// Register    : DMA_CH6_DBG_CTDREQ</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb5150b7ea8424a87a03e3e95de87515"> 5173</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_OFFSET _u(0x00000980)</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82783cd82d78c531a7fef830c4bb05da"> 5174</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0183ac1cab1e138f656b123c924f99a"> 5175</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8ae1aa71d77a6f40b38bb5154fdb994"> 5176</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e39b5d216ed816783994219366f463d"> 5177</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36dfb2ac1d42776918fe00541bf366a0"> 5178</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span><span class="comment">// Register    : DMA_CH6_DBG_TCR</span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d4a66e95aa8aeccb099387c29a60489"> 5183</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_OFFSET _u(0x00000984)</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55cd978568ec6adabaab4260efa98cbb"> 5184</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac89cff6b46dadeef4fec522405702f57"> 5185</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6c9154b456baf7a1bbdbd46e858f09a"> 5186</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4e02f541777c720f6f9026f87dac618"> 5187</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4ba78dbb6e7e93f7b79ddd669c47a0b"> 5188</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span><span class="comment">// Register    : DMA_CH7_DBG_CTDREQ</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeec7ca9dde492d483c18b872cc4eb808"> 5195</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_OFFSET _u(0x000009c0)</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c274d72437fc4af43c63fec234193ea"> 5196</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af70bce841b2e980fff07b1d8b7791fac"> 5197</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37d5540cf2438b56cb33cce9a1a072a3"> 5198</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae425a5dbfda60ab9894ca2d8f1a8856a"> 5199</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f356ce044303469cef1d7f8d21c8d73"> 5200</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span><span class="comment">// Register    : DMA_CH7_DBG_TCR</span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ffd2128389c96124ed1b1e0be6b0d98"> 5205</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_OFFSET _u(0x000009c4)</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a022fe8ff3309936611efe07245532149"> 5206</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e4d4c129108da22f2d66a588268843d"> 5207</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e17ff088bd45dbdeba90ae5981f80e0"> 5208</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39f485598f9cb11905ccae95294e1a23"> 5209</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb4a416413c2606641fb3064f4b1313e"> 5210</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span><span class="comment">// Register    : DMA_CH8_DBG_CTDREQ</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"> 5214</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3177fcd9198d88446627364c5f681c3"> 5217</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_OFFSET _u(0x00000a00)</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1aba9fec753e4cd91cd02c6456fc245"> 5218</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a331cec1a04faa9d3ee4065c419fc6b19"> 5219</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1871f062a44e7c7a220535a36a59437"> 5220</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afcdb4173a3da73eaab2475112e0296e1"> 5221</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f670a2aa12031001a056a4b8e4d6567"> 5222</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span><span class="comment">// Register    : DMA_CH8_DBG_TCR</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3e73bb0d8891435395f08d293e75379"> 5227</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_OFFSET _u(0x00000a04)</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e53c220fd6d601218559b69e2dc7bb8"> 5228</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa55a3a210f6976ebb142cef57478ce64"> 5229</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7d960427f7d97fa4207831c37577881"> 5230</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab95cf6064f6be850f57a54ff855eec35"> 5231</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e6f6506dfeb8370e0d644b9e32eb9fc"> 5232</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span><span class="comment">// Register    : DMA_CH9_DBG_CTDREQ</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f01b4e42bad8d5777d7c122080fc614"> 5239</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_OFFSET _u(0x00000a40)</span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16cae18d5515e70c0b17afcaeb75465c"> 5240</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3518759e0200fd955c28a6f48f72b2dc"> 5241</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39d261fe3c2ec7a2d550be9464e73c17"> 5242</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7475cface6f6d5d3a3ef0fc1e138a918"> 5243</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac681f7091121d22e662025c929f44fa2"> 5244</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span><span class="comment">// Register    : DMA_CH9_DBG_TCR</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f7b29bc0164af6d1548c507a9f6ef2b"> 5249</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_OFFSET _u(0x00000a44)</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c09bd29471f3a22910b6ba98d7c7aa0"> 5250</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef74dcbf4347201305ea1a8b3d65ecf7"> 5251</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6688b62f8559b7c8b5dae8352a160feb"> 5252</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5d6c6064c174f0de378585f1f4d89d6"> 5253</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8356dc2d38094f90927e676c594995c0"> 5254</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><span class="comment">// Register    : DMA_CH10_DBG_CTDREQ</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe5ab989cfdcb1bc36eb490892c70daf"> 5261</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_OFFSET _u(0x00000a80)</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40010989a4b2f0024867933cd4e98db6"> 5262</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03f7a4d4c78b53eaf04fbb3c71372ec8"> 5263</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51758fb3f1fef028e96a8b8f72bfe209"> 5264</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a587e9eca48ac8124056573ec5b634328"> 5265</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a932819246bab6b9c4e6ff3b6563372d3"> 5266</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span><span class="comment">// Register    : DMA_CH10_DBG_TCR</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a449a27d6dbd58530bad96414c15069d2"> 5271</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_OFFSET _u(0x00000a84)</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1664150a900a865c9eef8b7d34767025"> 5272</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92ca9af637c298f99d9a1d3af577e010"> 5273</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c5f9bc4d6e1a994a6a2d99527b96782"> 5274</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e0f6dc8df92d0cd0e7c27adc22b2d68"> 5275</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ec98441d38164eac7c6834da859f0e1"> 5276</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span><span class="comment">// Register    : DMA_CH11_DBG_CTDREQ</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a383a9aaf0ccc3e9be940c64cbbb39c8b"> 5283</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_OFFSET _u(0x00000ac0)</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8f480ab33f997a18a8c8df527f34b17"> 5284</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7b6a292069d02968791f46872890668"> 5285</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adefd8aae4ecc66cfd866bdff4b7bb0ba"> 5286</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaba5351973f88292e6e8c6bb9badfcaa"> 5287</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5f15bf43c6e0c50360e1c50b306062a"> 5288</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span><span class="comment">// Register    : DMA_CH11_DBG_TCR</span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74ae9767a672cdf41be4f8408bb5185a"> 5293</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_OFFSET _u(0x00000ac4)</span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa63d325ae7f492a7952ffb81380f35c3"> 5294</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad54867c8293bd26f828a2f433d5c8b3d"> 5295</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16eaf646dff8a2d6d6f90980cc130a68"> 5296</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69f689b9c3c9b12f8fb1f8addd878f73"> 5297</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad668c16fe57b727a92c2e72df497e34e"> 5298</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_DMA_H</span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html">dma.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
