

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
================================================================
* Date:           Fri Jun  7 02:24:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.599 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_1 = alloca i32 1"   --->   Operation 6 'alloca' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv196 = alloca i32 1"   --->   Operation 11 'alloca' 'indvars_iv196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %indvar_flatten15"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %indvars_iv196"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %idx"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %idx_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.59>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i21 %indvar_flatten15" [../src/tomatrix.cpp:32]   --->   Operation 24 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.90ns)   --->   "%icmp_ln32 = icmp_eq  i21 %indvar_flatten15_load, i21 1228800" [../src/tomatrix.cpp:32]   --->   Operation 26 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.12ns)   --->   "%add_ln32_2 = add i21 %indvar_flatten15_load, i21 1" [../src/tomatrix.cpp:32]   --->   Operation 27 'add' 'add_ln32_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split15, void %_Z10frommatrixPA640_A3_6ap_intILi8EEPS0_.exit.exitStub" [../src/tomatrix.cpp:32]   --->   Operation 28 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [../src/tomatrix.cpp:34]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../src/tomatrix.cpp:32]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i20 %indvar_flatten" [../src/tomatrix.cpp:33]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [../src/tomatrix.cpp:32]   --->   Operation 32 'load' 'k_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%add_ln32 = add i2 %k_load, i2 1" [../src/tomatrix.cpp:32]   --->   Operation 33 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.91ns)   --->   "%icmp_ln33 = icmp_eq  i20 %indvar_flatten_load, i20 409600" [../src/tomatrix.cpp:33]   --->   Operation 34 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.37ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i10 0, i10 %i_load" [../src/tomatrix.cpp:32]   --->   Operation 35 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.34ns)   --->   "%select_ln32_3 = select i1 %icmp_ln33, i2 %add_ln32, i2 %k_load" [../src/tomatrix.cpp:32]   --->   Operation 36 'select' 'select_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i2 %select_ln32_3" [../src/tomatrix.cpp:33]   --->   Operation 37 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, i1 1" [../src/tomatrix.cpp:32]   --->   Operation 38 'xor' 'xor_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.76ns)   --->   "%icmp_ln34 = icmp_eq  i10 %j_load, i10 640" [../src/tomatrix.cpp:34]   --->   Operation 39 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln34, i1 %xor_ln32" [../src/tomatrix.cpp:32]   --->   Operation 40 'and' 'and_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.93ns)   --->   "%add_ln33 = add i10 %select_ln32_1, i10 1" [../src/tomatrix.cpp:33]   --->   Operation 41 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%or_ln33 = or i1 %and_ln32, i1 %icmp_ln33" [../src/tomatrix.cpp:33]   --->   Operation 42 'or' 'or_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln33_1 = select i1 %or_ln33, i10 0, i10 %j_load" [../src/tomatrix.cpp:33]   --->   Operation 43 'select' 'select_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.37ns)   --->   "%select_ln33_2 = select i1 %and_ln32, i10 %add_ln33, i10 %select_ln32_1" [../src/tomatrix.cpp:33]   --->   Operation 44 'select' 'select_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %select_ln33_2, i9 0" [../src/tomatrix.cpp:35]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i19 %tmp" [../src/tomatrix.cpp:35]   --->   Operation 46 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i10.i7, i10 %select_ln33_2, i7 0" [../src/tomatrix.cpp:35]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i17 %tmp_1" [../src/tomatrix.cpp:35]   --->   Operation 48 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i62 %zext_ln35, i62 %zext_ln35_1" [../src/tomatrix.cpp:35]   --->   Operation 49 'add' 'add_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i10 %select_ln33_1" [../src/tomatrix.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i62 %add_ln35, i62 %zext_ln35_2" [../src/tomatrix.cpp:35]   --->   Operation 51 'add' 'add_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i62 %add_ln35_1" [../src/tomatrix.cpp:35]   --->   Operation 52 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i62 %add_ln35_1" [../src/tomatrix.cpp:35]   --->   Operation 53 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %trunc_ln35_1, i2 0" [../src/tomatrix.cpp:35]   --->   Operation 54 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35 = sub i21 %p_shl_cast, i21 %trunc_ln35" [../src/tomatrix.cpp:35]   --->   Operation 55 'sub' 'sub_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i21 %sub_ln35, i21 %zext_ln33" [../src/tomatrix.cpp:35]   --->   Operation 56 'add' 'add_ln35_2' <Predicate = (!icmp_ln32)> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i21 %add_ln35_2" [../src/tomatrix.cpp:35]   --->   Operation 57 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln35_3" [../src/tomatrix.cpp:35]   --->   Operation 58 'getelementptr' 'x_in_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/tomatrix.cpp:35]   --->   Operation 59 'load' 'x_in_load' <Predicate = (!icmp_ln32)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 60 [1/1] (0.93ns)   --->   "%add_ln34 = add i10 %select_ln33_1, i10 1" [../src/tomatrix.cpp:34]   --->   Operation 60 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.12ns)   --->   "%add_ln33_2 = add i20 %indvar_flatten_load, i20 1" [../src/tomatrix.cpp:33]   --->   Operation 61 'add' 'add_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%select_ln33_4 = select i1 %icmp_ln33, i20 1, i20 %add_ln33_2" [../src/tomatrix.cpp:33]   --->   Operation 62 'select' 'select_ln33_4' <Predicate = (!icmp_ln32)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln32 = store i21 %add_ln32_2, i21 %indvar_flatten15" [../src/tomatrix.cpp:32]   --->   Operation 63 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln32 = store i2 %select_ln32_3, i2 %k" [../src/tomatrix.cpp:32]   --->   Operation 64 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln33 = store i20 %select_ln33_4, i20 %indvar_flatten" [../src/tomatrix.cpp:33]   --->   Operation 65 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln33 = store i10 %select_ln33_2, i10 %i" [../src/tomatrix.cpp:33]   --->   Operation 66 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln34 = store i10 %add_ln34, i10 %j" [../src/tomatrix.cpp:34]   --->   Operation 67 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.63>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%idx_1_load = load i21 %idx_1" [../src/tomatrix.cpp:32]   --->   Operation 68 'load' 'idx_1_load' <Predicate = (!icmp_ln33 & !and_ln32)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%idx_load = load i21 %idx" [../src/tomatrix.cpp:32]   --->   Operation 69 'load' 'idx_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%indvars_iv196_load = load i21 %indvars_iv196" [../src/tomatrix.cpp:32]   --->   Operation 70 'load' 'indvars_iv196_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.12ns)   --->   "%add_ln32_1 = add i21 %indvars_iv196_load, i21 409600" [../src/tomatrix.cpp:32]   --->   Operation 71 'add' 'add_ln32_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.39ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i21 %add_ln32_1, i21 %idx_load" [../src/tomatrix.cpp:32]   --->   Operation 74 'select' 'select_ln32' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i21 %add_ln32_1, i21 %idx_1_load" [../src/tomatrix.cpp:32]   --->   Operation 75 'select' 'select_ln32_2' <Predicate = (!and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.39ns)   --->   "%select_ln32_4 = select i1 %icmp_ln33, i21 %add_ln32_1, i21 %indvars_iv196_load" [../src/tomatrix.cpp:32]   --->   Operation 77 'select' 'select_ln32_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.12ns)   --->   "%add_ln33_1 = add i21 %select_ln32, i21 640" [../src/tomatrix.cpp:33]   --->   Operation 78 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %and_ln32, i21 %add_ln33_1, i21 %select_ln32_2" [../src/tomatrix.cpp:33]   --->   Operation 80 'select' 'select_ln33' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.39ns)   --->   "%select_ln33_3 = select i1 %and_ln32, i21 %add_ln33_1, i21 %select_ln32" [../src/tomatrix.cpp:33]   --->   Operation 82 'select' 'select_ln33_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%idx_1_cast = zext i21 %select_ln33" [../src/tomatrix.cpp:33]   --->   Operation 83 'zext' 'idx_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/tomatrix.cpp:31]   --->   Operation 84 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/tomatrix.cpp:35]   --->   Operation 85 'load' 'x_in_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %idx_1_cast" [../src/tomatrix.cpp:35]   --->   Operation 86 'getelementptr' 'tmpx_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln35 = store i8 %x_in_load, i21 %tmpx_V_addr" [../src/tomatrix.cpp:35]   --->   Operation 87 'store' 'store_ln35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 88 [1/1] (1.12ns)   --->   "%add_ln36 = add i21 %select_ln33, i21 1" [../src/tomatrix.cpp:36]   --->   Operation 88 'add' 'add_ln36' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.46ns)   --->   "%store_ln32 = store i21 %select_ln32_4, i21 %indvars_iv196" [../src/tomatrix.cpp:32]   --->   Operation 89 'store' 'store_ln32' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 90 [1/1] (0.46ns)   --->   "%store_ln33 = store i21 %select_ln33_3, i21 %idx" [../src/tomatrix.cpp:33]   --->   Operation 90 'store' 'store_ln33' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 91 [1/1] (0.46ns)   --->   "%store_ln36 = store i21 %add_ln36, i21 %idx_1" [../src/tomatrix.cpp:36]   --->   Operation 91 'store' 'store_ln36' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten15') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten15' [13]  (0.46 ns)

 <State 2>: 5.6ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', ../src/tomatrix.cpp:33) on local variable 'indvar_flatten' [33]  (0 ns)
	'icmp' operation ('icmp_ln33', ../src/tomatrix.cpp:33) [40]  (0.913 ns)
	'select' operation ('select_ln32_1', ../src/tomatrix.cpp:32) [42]  (0.374 ns)
	'add' operation ('add_ln33', ../src/tomatrix.cpp:33) [51]  (0.933 ns)
	'select' operation ('select_ln33_2', ../src/tomatrix.cpp:33) [57]  (0.374 ns)
	'add' operation ('add_ln35', ../src/tomatrix.cpp:35) [62]  (0 ns)
	'add' operation ('add_ln35_1', ../src/tomatrix.cpp:35) [66]  (0.851 ns)
	'sub' operation ('sub_ln35', ../src/tomatrix.cpp:35) [70]  (0 ns)
	'add' operation ('add_ln35_2', ../src/tomatrix.cpp:35) [71]  (0.856 ns)
	'getelementptr' operation ('x_in_addr', ../src/tomatrix.cpp:35) [73]  (0 ns)
	'load' operation ('x_in_load', ../src/tomatrix.cpp:35) on array 'x_in' [76]  (1.3 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('indvars_iv196_load', ../src/tomatrix.cpp:32) on local variable 'indvars_iv196' [35]  (0 ns)
	'add' operation ('add_ln32_1', ../src/tomatrix.cpp:32) [37]  (1.13 ns)
	'select' operation ('select_ln32', ../src/tomatrix.cpp:32) [41]  (0.398 ns)
	'add' operation ('add_ln33_1', ../src/tomatrix.cpp:33) [52]  (1.13 ns)
	'select' operation ('select_ln33', ../src/tomatrix.cpp:33) [54]  (0.398 ns)
	'add' operation ('add_ln36', ../src/tomatrix.cpp:36) [79]  (1.13 ns)
	'store' operation ('store_ln36', ../src/tomatrix.cpp:36) of variable 'add_ln36', ../src/tomatrix.cpp:36 on local variable 'idx' [89]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
