set ::env(PROJECT_NAME) des90
set ::env(DESIGN_TOP) system90
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/des90/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/des90/rtl/system90.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
