;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* CW */
CW__0__DM__MASK EQU 0x1C0
CW__0__DM__SHIFT EQU 6
CW__0__DR EQU CYREG_PRT1_DR
CW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CW__0__HSIOM_MASK EQU 0x00000F00
CW__0__HSIOM_SHIFT EQU 8
CW__0__INTCFG EQU CYREG_PRT1_INTCFG
CW__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CW__0__MASK EQU 0x04
CW__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CW__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CW__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CW__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CW__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CW__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CW__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CW__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CW__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CW__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CW__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CW__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CW__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CW__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CW__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CW__0__PC EQU CYREG_PRT1_PC
CW__0__PC2 EQU CYREG_PRT1_PC2
CW__0__PORT EQU 1
CW__0__PS EQU CYREG_PRT1_PS
CW__0__SHIFT EQU 2
CW__DR EQU CYREG_PRT1_DR
CW__INTCFG EQU CYREG_PRT1_INTCFG
CW__INTSTAT EQU CYREG_PRT1_INTSTAT
CW__MASK EQU 0x04
CW__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CW__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CW__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CW__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CW__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CW__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CW__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CW__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CW__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CW__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CW__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CW__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CW__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CW__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CW__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CW__PC EQU CYREG_PRT1_PC
CW__PC2 EQU CYREG_PRT1_PC2
CW__PORT EQU 1
CW__PS EQU CYREG_PRT1_PS
CW__SHIFT EQU 2

/* FB */
FB__0__DM__MASK EQU 0x7000
FB__0__DM__SHIFT EQU 12
FB__0__DR EQU CYREG_PRT1_DR
FB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
FB__0__HSIOM_MASK EQU 0x000F0000
FB__0__HSIOM_SHIFT EQU 16
FB__0__INTCFG EQU CYREG_PRT1_INTCFG
FB__0__INTSTAT EQU CYREG_PRT1_INTSTAT
FB__0__MASK EQU 0x10
FB__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FB__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FB__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FB__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FB__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FB__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FB__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FB__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FB__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FB__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FB__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FB__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FB__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FB__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FB__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FB__0__PC EQU CYREG_PRT1_PC
FB__0__PC2 EQU CYREG_PRT1_PC2
FB__0__PORT EQU 1
FB__0__PS EQU CYREG_PRT1_PS
FB__0__SHIFT EQU 4
FB__DR EQU CYREG_PRT1_DR
FB__INTCFG EQU CYREG_PRT1_INTCFG
FB__INTSTAT EQU CYREG_PRT1_INTSTAT
FB__MASK EQU 0x10
FB__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FB__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FB__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FB__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FB__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FB__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FB__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FB__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FB__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FB__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FB__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FB__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FB__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FB__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FB__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FB__PC EQU CYREG_PRT1_PC
FB__PC2 EQU CYREG_PRT1_PC2
FB__PORT EQU 1
FB__PS EQU CYREG_PRT1_PS
FB__SHIFT EQU 4

/* PWM */
PWM__0__DM__MASK EQU 0xE00
PWM__0__DM__SHIFT EQU 9
PWM__0__DR EQU CYREG_PRT1_DR
PWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM__0__HSIOM_MASK EQU 0x0000F000
PWM__0__HSIOM_SHIFT EQU 12
PWM__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM__0__MASK EQU 0x08
PWM__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM__0__OUT_SEL_SHIFT EQU 6
PWM__0__OUT_SEL_VAL EQU 0
PWM__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM__0__PC EQU CYREG_PRT1_PC
PWM__0__PC2 EQU CYREG_PRT1_PC2
PWM__0__PORT EQU 1
PWM__0__PS EQU CYREG_PRT1_PS
PWM__0__SHIFT EQU 3
PWM__DR EQU CYREG_PRT1_DR
PWM__INTCFG EQU CYREG_PRT1_INTCFG
PWM__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM__MASK EQU 0x08
PWM__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM__PC EQU CYREG_PRT1_PC
PWM__PC2 EQU CYREG_PRT1_PC2
PWM__PORT EQU 1
PWM__PS EQU CYREG_PRT1_PS
PWM__SHIFT EQU 3
PWM_DAC_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_DAC_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_DAC_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_DAC_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_DAC_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_DAC_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_DAC_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_DAC_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_DAC_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_DAC_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_DAC_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_DAC_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_DAC_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_DAC_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_DAC_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2
PWM_M_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_M_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_M_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_M_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_M_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_M_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_M_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_M_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_M_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_M_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_M_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_M_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_M_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_M_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_M_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_M_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_M_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_M_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_M_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_M_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_M_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_M_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_M_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_M_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
PWM_M_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_M_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_M_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_M_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_M_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_M_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
PWM_M_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PWM_M_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
PWM_M_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
PWM_M_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PWM_M_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
PWM_M_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
PWM_M_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_M_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PWM_M_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
PWM_M_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
PWM_M_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_M_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* AUD_SD */
AUD_SD__0__DM__MASK EQU 0x07
AUD_SD__0__DM__SHIFT EQU 0
AUD_SD__0__DR EQU CYREG_PRT0_DR
AUD_SD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AUD_SD__0__HSIOM_MASK EQU 0x0000000F
AUD_SD__0__HSIOM_SHIFT EQU 0
AUD_SD__0__INTCFG EQU CYREG_PRT0_INTCFG
AUD_SD__0__INTSTAT EQU CYREG_PRT0_INTSTAT
AUD_SD__0__MASK EQU 0x01
AUD_SD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AUD_SD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AUD_SD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AUD_SD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AUD_SD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AUD_SD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AUD_SD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AUD_SD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AUD_SD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AUD_SD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AUD_SD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AUD_SD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AUD_SD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AUD_SD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AUD_SD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AUD_SD__0__PC EQU CYREG_PRT0_PC
AUD_SD__0__PC2 EQU CYREG_PRT0_PC2
AUD_SD__0__PORT EQU 0
AUD_SD__0__PS EQU CYREG_PRT0_PS
AUD_SD__0__SHIFT EQU 0
AUD_SD__DR EQU CYREG_PRT0_DR
AUD_SD__INTCFG EQU CYREG_PRT0_INTCFG
AUD_SD__INTSTAT EQU CYREG_PRT0_INTSTAT
AUD_SD__MASK EQU 0x01
AUD_SD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AUD_SD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AUD_SD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AUD_SD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AUD_SD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AUD_SD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AUD_SD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AUD_SD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AUD_SD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AUD_SD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AUD_SD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AUD_SD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AUD_SD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AUD_SD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AUD_SD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AUD_SD__PC EQU CYREG_PRT0_PC
AUD_SD__PC2 EQU CYREG_PRT0_PC2
AUD_SD__PORT EQU 0
AUD_SD__PS EQU CYREG_PRT0_PS
AUD_SD__SHIFT EQU 0

/* IDAC_1 */
IDAC_1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
IDAC_1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
IDAC_1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
IDAC_1_cy_psoc4_idac__IDAC_NUMBER EQU 2
IDAC_1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* IDAC_2 */
IDAC_2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
IDAC_2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_2_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_2_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* AUD_OUT */
AUD_OUT__0__DM__MASK EQU 0xE00000
AUD_OUT__0__DM__SHIFT EQU 21
AUD_OUT__0__DR EQU CYREG_PRT2_DR
AUD_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AUD_OUT__0__HSIOM_MASK EQU 0xF0000000
AUD_OUT__0__HSIOM_SHIFT EQU 28
AUD_OUT__0__INTCFG EQU CYREG_PRT2_INTCFG
AUD_OUT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AUD_OUT__0__MASK EQU 0x80
AUD_OUT__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
AUD_OUT__0__OUT_SEL_SHIFT EQU 14
AUD_OUT__0__OUT_SEL_VAL EQU 1
AUD_OUT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AUD_OUT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AUD_OUT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AUD_OUT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AUD_OUT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AUD_OUT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AUD_OUT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AUD_OUT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AUD_OUT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AUD_OUT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AUD_OUT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AUD_OUT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AUD_OUT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AUD_OUT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AUD_OUT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AUD_OUT__0__PC EQU CYREG_PRT2_PC
AUD_OUT__0__PC2 EQU CYREG_PRT2_PC2
AUD_OUT__0__PORT EQU 2
AUD_OUT__0__PS EQU CYREG_PRT2_PS
AUD_OUT__0__SHIFT EQU 7
AUD_OUT__DR EQU CYREG_PRT2_DR
AUD_OUT__INTCFG EQU CYREG_PRT2_INTCFG
AUD_OUT__INTSTAT EQU CYREG_PRT2_INTSTAT
AUD_OUT__MASK EQU 0x80
AUD_OUT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AUD_OUT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AUD_OUT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AUD_OUT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AUD_OUT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AUD_OUT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AUD_OUT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AUD_OUT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AUD_OUT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AUD_OUT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AUD_OUT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AUD_OUT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AUD_OUT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AUD_OUT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AUD_OUT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AUD_OUT__PC EQU CYREG_PRT2_PC
AUD_OUT__PC2 EQU CYREG_PRT2_PC2
AUD_OUT__PORT EQU 2
AUD_OUT__PS EQU CYREG_PRT2_PS
AUD_OUT__SHIFT EQU 7

/* CAM_INT */
CAM_INT__0__DM__MASK EQU 0x1C0000
CAM_INT__0__DM__SHIFT EQU 18
CAM_INT__0__DR EQU CYREG_PRT0_DR
CAM_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CAM_INT__0__HSIOM_MASK EQU 0x0F000000
CAM_INT__0__HSIOM_SHIFT EQU 24
CAM_INT__0__INTCFG EQU CYREG_PRT0_INTCFG
CAM_INT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CAM_INT__0__MASK EQU 0x40
CAM_INT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CAM_INT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CAM_INT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CAM_INT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CAM_INT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CAM_INT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CAM_INT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CAM_INT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CAM_INT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CAM_INT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CAM_INT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CAM_INT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CAM_INT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CAM_INT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CAM_INT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CAM_INT__0__PC EQU CYREG_PRT0_PC
CAM_INT__0__PC2 EQU CYREG_PRT0_PC2
CAM_INT__0__PORT EQU 0
CAM_INT__0__PS EQU CYREG_PRT0_PS
CAM_INT__0__SHIFT EQU 6
CAM_INT__DR EQU CYREG_PRT0_DR
CAM_INT__INTCFG EQU CYREG_PRT0_INTCFG
CAM_INT__INTSTAT EQU CYREG_PRT0_INTSTAT
CAM_INT__MASK EQU 0x40
CAM_INT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CAM_INT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CAM_INT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CAM_INT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CAM_INT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CAM_INT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CAM_INT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CAM_INT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CAM_INT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CAM_INT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CAM_INT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CAM_INT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CAM_INT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CAM_INT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CAM_INT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CAM_INT__PC EQU CYREG_PRT0_PC
CAM_INT__PC2 EQU CYREG_PRT0_PC2
CAM_INT__PORT EQU 0
CAM_INT__PS EQU CYREG_PRT0_PS
CAM_INT__SHIFT EQU 6

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_C01
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* Clock_3 */
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_A02
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_A02

/* Clock_4 */
Clock_4__DIVIDER_MASK EQU 0x0000FFFF
Clock_4__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_4__ENABLE_MASK EQU 0x80000000
Clock_4__MASK EQU 0x80000000
Clock_4__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Clock_5 */
Clock_5__DIVIDER_MASK EQU 0x0000FFFF
Clock_5__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_5__ENABLE_MASK EQU 0x80000000
Clock_5__MASK EQU 0x80000000
Clock_5__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Clock_6 */
Clock_6__DIVIDER_MASK EQU 0x0000FFFF
Clock_6__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_6__ENABLE_MASK EQU 0x80000000
Clock_6__MASK EQU 0x80000000
Clock_6__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* EXT_RES */
EXT_RES__0__DM__MASK EQU 0x38
EXT_RES__0__DM__SHIFT EQU 3
EXT_RES__0__DR EQU CYREG_PRT1_DR
EXT_RES__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
EXT_RES__0__HSIOM_MASK EQU 0x000000F0
EXT_RES__0__HSIOM_SHIFT EQU 4
EXT_RES__0__INTCFG EQU CYREG_PRT1_INTCFG
EXT_RES__0__INTSTAT EQU CYREG_PRT1_INTSTAT
EXT_RES__0__MASK EQU 0x02
EXT_RES__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
EXT_RES__0__OUT_SEL_SHIFT EQU 2
EXT_RES__0__OUT_SEL_VAL EQU 2
EXT_RES__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
EXT_RES__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
EXT_RES__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
EXT_RES__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
EXT_RES__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
EXT_RES__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
EXT_RES__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
EXT_RES__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
EXT_RES__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
EXT_RES__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
EXT_RES__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
EXT_RES__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
EXT_RES__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
EXT_RES__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
EXT_RES__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
EXT_RES__0__PC EQU CYREG_PRT1_PC
EXT_RES__0__PC2 EQU CYREG_PRT1_PC2
EXT_RES__0__PORT EQU 1
EXT_RES__0__PS EQU CYREG_PRT1_PS
EXT_RES__0__SHIFT EQU 1
EXT_RES__DR EQU CYREG_PRT1_DR
EXT_RES__INTCFG EQU CYREG_PRT1_INTCFG
EXT_RES__INTSTAT EQU CYREG_PRT1_INTSTAT
EXT_RES__MASK EQU 0x02
EXT_RES__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
EXT_RES__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
EXT_RES__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
EXT_RES__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
EXT_RES__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
EXT_RES__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
EXT_RES__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
EXT_RES__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
EXT_RES__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
EXT_RES__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
EXT_RES__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
EXT_RES__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
EXT_RES__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
EXT_RES__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
EXT_RES__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
EXT_RES__PC EQU CYREG_PRT1_PC
EXT_RES__PC2 EQU CYREG_PRT1_PC2
EXT_RES__PORT EQU 1
EXT_RES__PS EQU CYREG_PRT1_PS
EXT_RES__SHIFT EQU 1

/* I2C_LED */
I2C_LED_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_LED_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_LED_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_LED_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_LED_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_LED_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_LED_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_LED_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_LED_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_LED_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_LED_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_LED_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_LED_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_LED_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_LED_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_LED_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_LED_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_LED_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_LED_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_LED_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_LED_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_LED_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_LED_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_LED_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_LED_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_LED_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_LED_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_LED_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_LED_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_LED_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_LED_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_LED_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_LED_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_LED_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_LED_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_LED_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_LED_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_LED_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_LED_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_LED_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_LED_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_LED_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_LED_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_LED_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_LED_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_LED_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_LED_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_LED_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_LED_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_LED_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_LED_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_LED_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_LED_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_LED_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_LED_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_LED_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_LED_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_LED_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_LED_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_LED_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_LED_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_LED_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_LED_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_LED_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_LED_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_LED_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_LED_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_LED_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_LED_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_LED_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_LED_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_LED_SCB__SS0_POSISTION EQU 0
I2C_LED_SCB__SS1_POSISTION EQU 1
I2C_LED_SCB__SS2_POSISTION EQU 2
I2C_LED_SCB__SS3_POSISTION EQU 3
I2C_LED_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_LED_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_LED_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_LED_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_LED_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_LED_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_LED_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_LED_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_LED_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_LED_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_LED_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_LED_SCB_IRQ__INTC_MASK EQU 0x400
I2C_LED_SCB_IRQ__INTC_NUMBER EQU 10
I2C_LED_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_LED_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_LED_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_LED_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_LED_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_LED_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_LED_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B01
I2C_LED_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_LED_SCBCLK__MASK EQU 0x80000000
I2C_LED_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B01
I2C_LED_scl__0__DM__MASK EQU 0x07
I2C_LED_scl__0__DM__SHIFT EQU 0
I2C_LED_scl__0__DR EQU CYREG_PRT4_DR
I2C_LED_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_LED_scl__0__HSIOM_GPIO EQU 0
I2C_LED_scl__0__HSIOM_I2C EQU 14
I2C_LED_scl__0__HSIOM_I2C_SCL EQU 14
I2C_LED_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_LED_scl__0__HSIOM_SHIFT EQU 0
I2C_LED_scl__0__HSIOM_SPI EQU 15
I2C_LED_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_LED_scl__0__HSIOM_UART EQU 9
I2C_LED_scl__0__HSIOM_UART_RX EQU 9
I2C_LED_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_LED_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_LED_scl__0__MASK EQU 0x01
I2C_LED_scl__0__PC EQU CYREG_PRT4_PC
I2C_LED_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_LED_scl__0__PORT EQU 4
I2C_LED_scl__0__PS EQU CYREG_PRT4_PS
I2C_LED_scl__0__SHIFT EQU 0
I2C_LED_scl__DR EQU CYREG_PRT4_DR
I2C_LED_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_LED_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_LED_scl__MASK EQU 0x01
I2C_LED_scl__PC EQU CYREG_PRT4_PC
I2C_LED_scl__PC2 EQU CYREG_PRT4_PC2
I2C_LED_scl__PORT EQU 4
I2C_LED_scl__PS EQU CYREG_PRT4_PS
I2C_LED_scl__SHIFT EQU 0
I2C_LED_sda__0__DM__MASK EQU 0x38
I2C_LED_sda__0__DM__SHIFT EQU 3
I2C_LED_sda__0__DR EQU CYREG_PRT4_DR
I2C_LED_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_LED_sda__0__HSIOM_GPIO EQU 0
I2C_LED_sda__0__HSIOM_I2C EQU 14
I2C_LED_sda__0__HSIOM_I2C_SDA EQU 14
I2C_LED_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_LED_sda__0__HSIOM_SHIFT EQU 4
I2C_LED_sda__0__HSIOM_SPI EQU 15
I2C_LED_sda__0__HSIOM_SPI_MISO EQU 15
I2C_LED_sda__0__HSIOM_UART EQU 9
I2C_LED_sda__0__HSIOM_UART_TX EQU 9
I2C_LED_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_LED_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_LED_sda__0__MASK EQU 0x02
I2C_LED_sda__0__PC EQU CYREG_PRT4_PC
I2C_LED_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_LED_sda__0__PORT EQU 4
I2C_LED_sda__0__PS EQU CYREG_PRT4_PS
I2C_LED_sda__0__SHIFT EQU 1
I2C_LED_sda__DR EQU CYREG_PRT4_DR
I2C_LED_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_LED_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_LED_sda__MASK EQU 0x02
I2C_LED_sda__PC EQU CYREG_PRT4_PC
I2C_LED_sda__PC2 EQU CYREG_PRT4_PC2
I2C_LED_sda__PORT EQU 4
I2C_LED_sda__PS EQU CYREG_PRT4_PS
I2C_LED_sda__SHIFT EQU 1

/* I2C_MAG */
I2C_MAG_scl__0__DM__MASK EQU 0xE00
I2C_MAG_scl__0__DM__SHIFT EQU 9
I2C_MAG_scl__0__DR EQU CYREG_PRT4_DR
I2C_MAG_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_MAG_scl__0__HSIOM_MASK EQU 0x0000F000
I2C_MAG_scl__0__HSIOM_SHIFT EQU 12
I2C_MAG_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_MAG_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_MAG_scl__0__MASK EQU 0x08
I2C_MAG_scl__0__PC EQU CYREG_PRT4_PC
I2C_MAG_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_MAG_scl__0__PORT EQU 4
I2C_MAG_scl__0__PS EQU CYREG_PRT4_PS
I2C_MAG_scl__0__SHIFT EQU 3
I2C_MAG_scl__DR EQU CYREG_PRT4_DR
I2C_MAG_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_MAG_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_MAG_scl__MASK EQU 0x08
I2C_MAG_scl__PC EQU CYREG_PRT4_PC
I2C_MAG_scl__PC2 EQU CYREG_PRT4_PC2
I2C_MAG_scl__PORT EQU 4
I2C_MAG_scl__PS EQU CYREG_PRT4_PS
I2C_MAG_scl__SHIFT EQU 3
I2C_MAG_sda__0__DM__MASK EQU 0x1C0
I2C_MAG_sda__0__DM__SHIFT EQU 6
I2C_MAG_sda__0__DR EQU CYREG_PRT4_DR
I2C_MAG_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_MAG_sda__0__HSIOM_MASK EQU 0x00000F00
I2C_MAG_sda__0__HSIOM_SHIFT EQU 8
I2C_MAG_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_MAG_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_MAG_sda__0__MASK EQU 0x04
I2C_MAG_sda__0__PC EQU CYREG_PRT4_PC
I2C_MAG_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_MAG_sda__0__PORT EQU 4
I2C_MAG_sda__0__PS EQU CYREG_PRT4_PS
I2C_MAG_sda__0__SHIFT EQU 2
I2C_MAG_sda__DR EQU CYREG_PRT4_DR
I2C_MAG_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_MAG_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_MAG_sda__MASK EQU 0x04
I2C_MAG_sda__PC EQU CYREG_PRT4_PC
I2C_MAG_sda__PC2 EQU CYREG_PRT4_PC2
I2C_MAG_sda__PORT EQU 4
I2C_MAG_sda__PS EQU CYREG_PRT4_PS
I2C_MAG_sda__SHIFT EQU 2

/* I_SENSE */
I_SENSE__0__DM__MASK EQU 0x07
I_SENSE__0__DM__SHIFT EQU 0
I_SENSE__0__DR EQU CYREG_PRT1_DR
I_SENSE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I_SENSE__0__HSIOM_MASK EQU 0x0000000F
I_SENSE__0__HSIOM_SHIFT EQU 0
I_SENSE__0__INTCFG EQU CYREG_PRT1_INTCFG
I_SENSE__0__INTSTAT EQU CYREG_PRT1_INTSTAT
I_SENSE__0__MASK EQU 0x01
I_SENSE__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I_SENSE__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I_SENSE__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I_SENSE__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I_SENSE__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I_SENSE__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I_SENSE__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I_SENSE__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I_SENSE__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I_SENSE__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I_SENSE__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I_SENSE__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I_SENSE__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I_SENSE__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I_SENSE__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I_SENSE__0__PC EQU CYREG_PRT1_PC
I_SENSE__0__PC2 EQU CYREG_PRT1_PC2
I_SENSE__0__PORT EQU 1
I_SENSE__0__PS EQU CYREG_PRT1_PS
I_SENSE__0__SHIFT EQU 0
I_SENSE__DR EQU CYREG_PRT1_DR
I_SENSE__INTCFG EQU CYREG_PRT1_INTCFG
I_SENSE__INTSTAT EQU CYREG_PRT1_INTSTAT
I_SENSE__MASK EQU 0x01
I_SENSE__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I_SENSE__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I_SENSE__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I_SENSE__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I_SENSE__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I_SENSE__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I_SENSE__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I_SENSE__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I_SENSE__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I_SENSE__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I_SENSE__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I_SENSE__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I_SENSE__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I_SENSE__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I_SENSE__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I_SENSE__PC EQU CYREG_PRT1_PC
I_SENSE__PC2 EQU CYREG_PRT1_PC2
I_SENSE__PORT EQU 1
I_SENSE__PS EQU CYREG_PRT1_PS
I_SENSE__SHIFT EQU 0

/* Timer_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* isr_DAC */
isr_DAC__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_DAC__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_DAC__INTC_MASK EQU 0x40000
isr_DAC__INTC_NUMBER EQU 18
isr_DAC__INTC_PRIOR_MASK EQU 0xC00000
isr_DAC__INTC_PRIOR_NUM EQU 3
isr_DAC__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_DAC__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_DAC__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_tick */
isr_tick__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_tick__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_tick__INTC_MASK EQU 0x10000
isr_tick__INTC_NUMBER EQU 16
isr_tick__INTC_PRIOR_MASK EQU 0xC0
isr_tick__INTC_PRIOR_NUM EQU 3
isr_tick__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_tick__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_tick__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* AUD_GAIN0 */
AUD_GAIN0__0__DM__MASK EQU 0x38
AUD_GAIN0__0__DM__SHIFT EQU 3
AUD_GAIN0__0__DR EQU CYREG_PRT0_DR
AUD_GAIN0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AUD_GAIN0__0__HSIOM_MASK EQU 0x000000F0
AUD_GAIN0__0__HSIOM_SHIFT EQU 4
AUD_GAIN0__0__INTCFG EQU CYREG_PRT0_INTCFG
AUD_GAIN0__0__INTSTAT EQU CYREG_PRT0_INTSTAT
AUD_GAIN0__0__MASK EQU 0x02
AUD_GAIN0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AUD_GAIN0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AUD_GAIN0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AUD_GAIN0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AUD_GAIN0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AUD_GAIN0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AUD_GAIN0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AUD_GAIN0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AUD_GAIN0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AUD_GAIN0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AUD_GAIN0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AUD_GAIN0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AUD_GAIN0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AUD_GAIN0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AUD_GAIN0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AUD_GAIN0__0__PC EQU CYREG_PRT0_PC
AUD_GAIN0__0__PC2 EQU CYREG_PRT0_PC2
AUD_GAIN0__0__PORT EQU 0
AUD_GAIN0__0__PS EQU CYREG_PRT0_PS
AUD_GAIN0__0__SHIFT EQU 1
AUD_GAIN0__DR EQU CYREG_PRT0_DR
AUD_GAIN0__INTCFG EQU CYREG_PRT0_INTCFG
AUD_GAIN0__INTSTAT EQU CYREG_PRT0_INTSTAT
AUD_GAIN0__MASK EQU 0x02
AUD_GAIN0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AUD_GAIN0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AUD_GAIN0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AUD_GAIN0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AUD_GAIN0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AUD_GAIN0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AUD_GAIN0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AUD_GAIN0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AUD_GAIN0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AUD_GAIN0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AUD_GAIN0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AUD_GAIN0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AUD_GAIN0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AUD_GAIN0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AUD_GAIN0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AUD_GAIN0__PC EQU CYREG_PRT0_PC
AUD_GAIN0__PC2 EQU CYREG_PRT0_PC2
AUD_GAIN0__PORT EQU 0
AUD_GAIN0__PS EQU CYREG_PRT0_PS
AUD_GAIN0__SHIFT EQU 1

/* AUD_GAIN1 */
AUD_GAIN1__0__DM__MASK EQU 0x1C0
AUD_GAIN1__0__DM__SHIFT EQU 6
AUD_GAIN1__0__DR EQU CYREG_PRT0_DR
AUD_GAIN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AUD_GAIN1__0__HSIOM_MASK EQU 0x00000F00
AUD_GAIN1__0__HSIOM_SHIFT EQU 8
AUD_GAIN1__0__INTCFG EQU CYREG_PRT0_INTCFG
AUD_GAIN1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
AUD_GAIN1__0__MASK EQU 0x04
AUD_GAIN1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AUD_GAIN1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AUD_GAIN1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AUD_GAIN1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AUD_GAIN1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AUD_GAIN1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AUD_GAIN1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AUD_GAIN1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AUD_GAIN1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AUD_GAIN1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AUD_GAIN1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AUD_GAIN1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AUD_GAIN1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AUD_GAIN1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AUD_GAIN1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AUD_GAIN1__0__PC EQU CYREG_PRT0_PC
AUD_GAIN1__0__PC2 EQU CYREG_PRT0_PC2
AUD_GAIN1__0__PORT EQU 0
AUD_GAIN1__0__PS EQU CYREG_PRT0_PS
AUD_GAIN1__0__SHIFT EQU 2
AUD_GAIN1__DR EQU CYREG_PRT0_DR
AUD_GAIN1__INTCFG EQU CYREG_PRT0_INTCFG
AUD_GAIN1__INTSTAT EQU CYREG_PRT0_INTSTAT
AUD_GAIN1__MASK EQU 0x04
AUD_GAIN1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AUD_GAIN1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AUD_GAIN1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AUD_GAIN1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AUD_GAIN1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AUD_GAIN1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AUD_GAIN1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AUD_GAIN1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AUD_GAIN1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AUD_GAIN1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AUD_GAIN1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AUD_GAIN1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AUD_GAIN1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AUD_GAIN1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AUD_GAIN1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AUD_GAIN1__PC EQU CYREG_PRT0_PC
AUD_GAIN1__PC2 EQU CYREG_PRT0_PC2
AUD_GAIN1__PORT EQU 0
AUD_GAIN1__PS EQU CYREG_PRT0_PS
AUD_GAIN1__SHIFT EQU 2

/* CAM_SPARE */
CAM_SPARE__0__DM__MASK EQU 0xE00000
CAM_SPARE__0__DM__SHIFT EQU 21
CAM_SPARE__0__DR EQU CYREG_PRT0_DR
CAM_SPARE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CAM_SPARE__0__HSIOM_MASK EQU 0xF0000000
CAM_SPARE__0__HSIOM_SHIFT EQU 28
CAM_SPARE__0__INTCFG EQU CYREG_PRT0_INTCFG
CAM_SPARE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CAM_SPARE__0__MASK EQU 0x80
CAM_SPARE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CAM_SPARE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CAM_SPARE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CAM_SPARE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CAM_SPARE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CAM_SPARE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CAM_SPARE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CAM_SPARE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CAM_SPARE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CAM_SPARE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CAM_SPARE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CAM_SPARE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CAM_SPARE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CAM_SPARE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CAM_SPARE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CAM_SPARE__0__PC EQU CYREG_PRT0_PC
CAM_SPARE__0__PC2 EQU CYREG_PRT0_PC2
CAM_SPARE__0__PORT EQU 0
CAM_SPARE__0__PS EQU CYREG_PRT0_PS
CAM_SPARE__0__SHIFT EQU 7
CAM_SPARE__DR EQU CYREG_PRT0_DR
CAM_SPARE__INTCFG EQU CYREG_PRT0_INTCFG
CAM_SPARE__INTSTAT EQU CYREG_PRT0_INTSTAT
CAM_SPARE__MASK EQU 0x80
CAM_SPARE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CAM_SPARE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CAM_SPARE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CAM_SPARE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CAM_SPARE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CAM_SPARE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CAM_SPARE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CAM_SPARE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CAM_SPARE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CAM_SPARE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CAM_SPARE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CAM_SPARE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CAM_SPARE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CAM_SPARE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CAM_SPARE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CAM_SPARE__PC EQU CYREG_PRT0_PC
CAM_SPARE__PC2 EQU CYREG_PRT0_PC2
CAM_SPARE__PORT EQU 0
CAM_SPARE__PS EQU CYREG_PRT0_PS
CAM_SPARE__SHIFT EQU 7

/* EZI2C_CAM */
EZI2C_CAM_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
EZI2C_CAM_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
EZI2C_CAM_SCB__CTRL EQU CYREG_SCB1_CTRL
EZI2C_CAM_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
EZI2C_CAM_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
EZI2C_CAM_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
EZI2C_CAM_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
EZI2C_CAM_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
EZI2C_CAM_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
EZI2C_CAM_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
EZI2C_CAM_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
EZI2C_CAM_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
EZI2C_CAM_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
EZI2C_CAM_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
EZI2C_CAM_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
EZI2C_CAM_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
EZI2C_CAM_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
EZI2C_CAM_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
EZI2C_CAM_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
EZI2C_CAM_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
EZI2C_CAM_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
EZI2C_CAM_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
EZI2C_CAM_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
EZI2C_CAM_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
EZI2C_CAM_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
EZI2C_CAM_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
EZI2C_CAM_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
EZI2C_CAM_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
EZI2C_CAM_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
EZI2C_CAM_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
EZI2C_CAM_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
EZI2C_CAM_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
EZI2C_CAM_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
EZI2C_CAM_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
EZI2C_CAM_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
EZI2C_CAM_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
EZI2C_CAM_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
EZI2C_CAM_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
EZI2C_CAM_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
EZI2C_CAM_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
EZI2C_CAM_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
EZI2C_CAM_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
EZI2C_CAM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
EZI2C_CAM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
EZI2C_CAM_SCB__INTR_M EQU CYREG_SCB1_INTR_M
EZI2C_CAM_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
EZI2C_CAM_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
EZI2C_CAM_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
EZI2C_CAM_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
EZI2C_CAM_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
EZI2C_CAM_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
EZI2C_CAM_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
EZI2C_CAM_SCB__INTR_S EQU CYREG_SCB1_INTR_S
EZI2C_CAM_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
EZI2C_CAM_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
EZI2C_CAM_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
EZI2C_CAM_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
EZI2C_CAM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
EZI2C_CAM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
EZI2C_CAM_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
EZI2C_CAM_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
EZI2C_CAM_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
EZI2C_CAM_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
EZI2C_CAM_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
EZI2C_CAM_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
EZI2C_CAM_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
EZI2C_CAM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
EZI2C_CAM_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
EZI2C_CAM_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
EZI2C_CAM_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
EZI2C_CAM_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
EZI2C_CAM_SCB__SS0_POSISTION EQU 0
EZI2C_CAM_SCB__SS1_POSISTION EQU 1
EZI2C_CAM_SCB__SS2_POSISTION EQU 2
EZI2C_CAM_SCB__SS3_POSISTION EQU 3
EZI2C_CAM_SCB__STATUS EQU CYREG_SCB1_STATUS
EZI2C_CAM_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
EZI2C_CAM_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
EZI2C_CAM_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
EZI2C_CAM_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
EZI2C_CAM_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
EZI2C_CAM_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
EZI2C_CAM_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
EZI2C_CAM_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
EZI2C_CAM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_CAM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_CAM_SCB_IRQ__INTC_MASK EQU 0x800
EZI2C_CAM_SCB_IRQ__INTC_NUMBER EQU 11
EZI2C_CAM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
EZI2C_CAM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_CAM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_CAM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_CAM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
EZI2C_CAM_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
EZI2C_CAM_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B02
EZI2C_CAM_SCBCLK__ENABLE_MASK EQU 0x80000000
EZI2C_CAM_SCBCLK__MASK EQU 0x80000000
EZI2C_CAM_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B02
EZI2C_CAM_scl__0__DM__MASK EQU 0x07
EZI2C_CAM_scl__0__DM__SHIFT EQU 0
EZI2C_CAM_scl__0__DR EQU CYREG_PRT3_DR
EZI2C_CAM_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_CAM_scl__0__HSIOM_GPIO EQU 0
EZI2C_CAM_scl__0__HSIOM_I2C EQU 14
EZI2C_CAM_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_CAM_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_CAM_scl__0__HSIOM_SHIFT EQU 0
EZI2C_CAM_scl__0__HSIOM_SPI EQU 15
EZI2C_CAM_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_CAM_scl__0__HSIOM_UART EQU 9
EZI2C_CAM_scl__0__HSIOM_UART_RX EQU 9
EZI2C_CAM_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
EZI2C_CAM_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
EZI2C_CAM_scl__0__MASK EQU 0x01
EZI2C_CAM_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_CAM_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_CAM_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_CAM_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_CAM_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_CAM_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_CAM_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_CAM_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_CAM_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_CAM_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_CAM_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_CAM_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_CAM_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_CAM_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_CAM_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_CAM_scl__0__PC EQU CYREG_PRT3_PC
EZI2C_CAM_scl__0__PC2 EQU CYREG_PRT3_PC2
EZI2C_CAM_scl__0__PORT EQU 3
EZI2C_CAM_scl__0__PS EQU CYREG_PRT3_PS
EZI2C_CAM_scl__0__SHIFT EQU 0
EZI2C_CAM_scl__DR EQU CYREG_PRT3_DR
EZI2C_CAM_scl__INTCFG EQU CYREG_PRT3_INTCFG
EZI2C_CAM_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
EZI2C_CAM_scl__MASK EQU 0x01
EZI2C_CAM_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_CAM_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_CAM_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_CAM_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_CAM_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_CAM_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_CAM_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_CAM_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_CAM_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_CAM_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_CAM_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_CAM_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_CAM_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_CAM_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_CAM_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_CAM_scl__PC EQU CYREG_PRT3_PC
EZI2C_CAM_scl__PC2 EQU CYREG_PRT3_PC2
EZI2C_CAM_scl__PORT EQU 3
EZI2C_CAM_scl__PS EQU CYREG_PRT3_PS
EZI2C_CAM_scl__SHIFT EQU 0
EZI2C_CAM_sda__0__DM__MASK EQU 0x38
EZI2C_CAM_sda__0__DM__SHIFT EQU 3
EZI2C_CAM_sda__0__DR EQU CYREG_PRT3_DR
EZI2C_CAM_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_CAM_sda__0__HSIOM_GPIO EQU 0
EZI2C_CAM_sda__0__HSIOM_I2C EQU 14
EZI2C_CAM_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_CAM_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_CAM_sda__0__HSIOM_SHIFT EQU 4
EZI2C_CAM_sda__0__HSIOM_SPI EQU 15
EZI2C_CAM_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_CAM_sda__0__HSIOM_UART EQU 9
EZI2C_CAM_sda__0__HSIOM_UART_TX EQU 9
EZI2C_CAM_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
EZI2C_CAM_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
EZI2C_CAM_sda__0__MASK EQU 0x02
EZI2C_CAM_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_CAM_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_CAM_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_CAM_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_CAM_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_CAM_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_CAM_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_CAM_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_CAM_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_CAM_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_CAM_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_CAM_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_CAM_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_CAM_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_CAM_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_CAM_sda__0__PC EQU CYREG_PRT3_PC
EZI2C_CAM_sda__0__PC2 EQU CYREG_PRT3_PC2
EZI2C_CAM_sda__0__PORT EQU 3
EZI2C_CAM_sda__0__PS EQU CYREG_PRT3_PS
EZI2C_CAM_sda__0__SHIFT EQU 1
EZI2C_CAM_sda__DR EQU CYREG_PRT3_DR
EZI2C_CAM_sda__INTCFG EQU CYREG_PRT3_INTCFG
EZI2C_CAM_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
EZI2C_CAM_sda__MASK EQU 0x02
EZI2C_CAM_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_CAM_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_CAM_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_CAM_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_CAM_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_CAM_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_CAM_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_CAM_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_CAM_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_CAM_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_CAM_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_CAM_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_CAM_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_CAM_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_CAM_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_CAM_sda__PC EQU CYREG_PRT3_PC
EZI2C_CAM_sda__PC2 EQU CYREG_PRT3_PC2
EZI2C_CAM_sda__PORT EQU 3
EZI2C_CAM_sda__PS EQU CYREG_PRT3_PS
EZI2C_CAM_sda__SHIFT EQU 1

/* STEP_COUNT */
STEP_COUNT_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
STEP_COUNT_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
STEP_COUNT_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
STEP_COUNT_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
STEP_COUNT_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
STEP_COUNT_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
STEP_COUNT_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
STEP_COUNT_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
STEP_COUNT_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
STEP_COUNT_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
STEP_COUNT_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
STEP_COUNT_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
STEP_COUNT_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
STEP_COUNT_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
STEP_COUNT_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Timer_Tick */
Timer_Tick_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_Tick_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_Tick_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_Tick_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_Tick_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_Tick_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_Tick_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_Tick_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_Tick_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_Tick_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_Tick_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_Tick_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_Tick_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_Tick_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_Tick_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Comp_ISENSE */
Comp_ISENSE_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Comp_ISENSE_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Comp_ISENSE_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Comp_ISENSE_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Comp_ISENSE_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Comp_ISENSE_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Comp_ISENSE_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Comp_ISENSE_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Comp_ISENSE_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Comp_ISENSE_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Comp_ISENSE_cy_psoc4_abuf__INTR_SHIFT EQU 0
Comp_ISENSE_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Comp_ISENSE_cy_psoc4_abuf__OA_NUMBER EQU 0
Comp_ISENSE_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Comp_ISENSE_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Comp_ISENSE_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
Comp_ISENSE_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM_OA0_SW
Comp_ISENSE_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM_OA0_SW_CLEAR

/* Control_PWM */
Control_PWM_Sync_ctrl_reg__0__MASK EQU 0x01
Control_PWM_Sync_ctrl_reg__0__POS EQU 0
Control_PWM_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Control_PWM_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Control_PWM_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Control_PWM_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Control_PWM_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Control_PWM_Sync_ctrl_reg__MASK EQU 0x01
Control_PWM_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Control_PWM_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Control_PWM_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03

/* isr_Capture */
isr_Capture__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Capture__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Capture__INTC_MASK EQU 0x80000
isr_Capture__INTC_NUMBER EQU 19
isr_Capture__INTC_PRIOR_MASK EQU 0xC0000000
isr_Capture__INTC_PRIOR_NUM EQU 3
isr_Capture__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_Capture__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Capture__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04B61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
