

================================================================
== Vitis HLS Report for 'conv2d_layer'
================================================================
* Date:           Mon Apr  7 00:42:47 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   119549|   119549| 1.506 ms | 1.506 ms |  119549|  119549|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                                           |     1024|     1024|         1|          1|          1|  1024|    yes   |
        |- VITIS_LOOP_21_1_VITIS_LOOP_22_2                  |      785|      785|         3|          1|          1|   784|    yes   |
        |- VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5  |   117728|   117728|       146|         25|          1|  4704|    yes   |
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 25, depth = 146


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 160
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-2 : II = 25, D = 146, States = { 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 160 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 14 
160 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 162 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 163 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%padded_0_0 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 164 'alloca' 'padded_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%padded_0_1 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 165 'alloca' 'padded_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%padded_0_2 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 166 'alloca' 'padded_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%padded_0_3 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 167 'alloca' 'padded_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%padded_1_0 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 168 'alloca' 'padded_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%padded_1_1 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 169 'alloca' 'padded_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%padded_1_2 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 170 'alloca' 'padded_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%padded_1_3 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 171 'alloca' 'padded_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%padded_2_0 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 172 'alloca' 'padded_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%padded_2_1 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 173 'alloca' 'padded_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%padded_2_2 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 174 'alloca' 'padded_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%padded_2_3 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 175 'alloca' 'padded_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%padded_3_0 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 176 'alloca' 'padded_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%padded_3_1 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 177 'alloca' 'padded_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%padded_3_2 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 178 'alloca' 'padded_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%padded_3_3 = alloca i64" [lenet_proj/lenet_support.cpp:13]   --->   Operation 179 'alloca' 'padded_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 180 [1/1] (1.76ns)   --->   "%br_ln13 = br void %memset.loop" [lenet_proj/lenet_support.cpp:13]   --->   Operation 180 'br' 'br_ln13' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.11>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%empty = phi i11, void, i11 %empty_45, void %memset.loop.split255"   --->   Operation 181 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (1.88ns)   --->   "%exitcond4211 = icmp_eq  i11 %empty, i11"   --->   Operation 183 'icmp' 'exitcond4211' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 184 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (1.63ns)   --->   "%empty_45 = add i11 %empty, i11"   --->   Operation 185 'add' 'empty_45' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4211, void %memset.loop.split, void %split"   --->   Operation 186 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %empty, i32, i32"   --->   Operation 187 'partselect' 'tmp' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty, i32, i32"   --->   Operation 188 'partselect' 'p_cast3' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty, i32, i32"   --->   Operation 189 'partselect' 'p_cast6' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%empty_46 = trunc i11 %empty"   --->   Operation 190 'trunc' 'empty_46' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp, i3 %empty_46"   --->   Operation 191 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i6 %tmp_5"   --->   Operation 192 'zext' 'tmp_5_cast' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%padded_0_0_addr = getelementptr i32 %padded_0_0, i64, i64 %tmp_5_cast"   --->   Operation 193 'getelementptr' 'padded_0_0_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%padded_0_1_addr = getelementptr i32 %padded_0_1, i64, i64 %tmp_5_cast"   --->   Operation 194 'getelementptr' 'padded_0_1_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%padded_0_2_addr = getelementptr i32 %padded_0_2, i64, i64 %tmp_5_cast"   --->   Operation 195 'getelementptr' 'padded_0_2_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%padded_0_3_addr = getelementptr i32 %padded_0_3, i64, i64 %tmp_5_cast"   --->   Operation 196 'getelementptr' 'padded_0_3_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%padded_1_0_addr = getelementptr i32 %padded_1_0, i64, i64 %tmp_5_cast"   --->   Operation 197 'getelementptr' 'padded_1_0_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%padded_1_1_addr = getelementptr i32 %padded_1_1, i64, i64 %tmp_5_cast"   --->   Operation 198 'getelementptr' 'padded_1_1_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%padded_1_2_addr = getelementptr i32 %padded_1_2, i64, i64 %tmp_5_cast"   --->   Operation 199 'getelementptr' 'padded_1_2_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%padded_1_3_addr = getelementptr i32 %padded_1_3, i64, i64 %tmp_5_cast"   --->   Operation 200 'getelementptr' 'padded_1_3_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%padded_2_0_addr = getelementptr i32 %padded_2_0, i64, i64 %tmp_5_cast"   --->   Operation 201 'getelementptr' 'padded_2_0_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%padded_2_1_addr = getelementptr i32 %padded_2_1, i64, i64 %tmp_5_cast"   --->   Operation 202 'getelementptr' 'padded_2_1_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%padded_2_2_addr = getelementptr i32 %padded_2_2, i64, i64 %tmp_5_cast"   --->   Operation 203 'getelementptr' 'padded_2_2_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%padded_2_3_addr = getelementptr i32 %padded_2_3, i64, i64 %tmp_5_cast"   --->   Operation 204 'getelementptr' 'padded_2_3_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%padded_3_0_addr = getelementptr i32 %padded_3_0, i64, i64 %tmp_5_cast"   --->   Operation 205 'getelementptr' 'padded_3_0_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%padded_3_1_addr = getelementptr i32 %padded_3_1, i64, i64 %tmp_5_cast"   --->   Operation 206 'getelementptr' 'padded_3_1_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%padded_3_2_addr = getelementptr i32 %padded_3_2, i64, i64 %tmp_5_cast"   --->   Operation 207 'getelementptr' 'padded_3_2_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%padded_3_3_addr = getelementptr i32 %padded_3_3, i64, i64 %tmp_5_cast"   --->   Operation 208 'getelementptr' 'padded_3_3_addr' <Predicate = (!exitcond4211)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %p_cast3, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2"   --->   Operation 209 'switch' 'switch_ln0' <Predicate = (!exitcond4211)> <Delay = 1.30>
ST_2 : Operation 210 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %p_cast6, void %branch31, i2, void %branch28, i2, void %branch29, i2, void %branch30"   --->   Operation 210 'switch' 'switch_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2)> <Delay = 1.30>
ST_2 : Operation 211 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_2_2_addr"   --->   Operation 211 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2 & p_cast6 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch2535"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2 & p_cast6 == 2)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_2_1_addr"   --->   Operation 213 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2 & p_cast6 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch2535"   --->   Operation 214 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2 & p_cast6 == 1)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_2_0_addr"   --->   Operation 215 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2 & p_cast6 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch2535"   --->   Operation 216 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2 & p_cast6 == 0)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_2_3_addr"   --->   Operation 217 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2 & p_cast6 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch2535"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2 & p_cast6 == 3)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split255"   --->   Operation 219 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 2)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %p_cast6, void %branch23, i2, void %branch20, i2, void %branch21, i2, void %branch22"   --->   Operation 220 'switch' 'switch_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1)> <Delay = 1.30>
ST_2 : Operation 221 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_1_2_addr"   --->   Operation 221 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1 & p_cast6 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch1444"   --->   Operation 222 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1 & p_cast6 == 2)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_1_1_addr"   --->   Operation 223 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1 & p_cast6 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch1444"   --->   Operation 224 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1 & p_cast6 == 1)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_1_0_addr"   --->   Operation 225 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1 & p_cast6 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch1444"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1 & p_cast6 == 0)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_1_3_addr"   --->   Operation 227 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1 & p_cast6 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch1444"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1 & p_cast6 == 3)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split255"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 1)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %p_cast6, void %branch15, i2, void %branch12, i2, void %branch13, i2, void %branch14"   --->   Operation 230 'switch' 'switch_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0)> <Delay = 1.30>
ST_2 : Operation 231 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_0_2_addr"   --->   Operation 231 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0 & p_cast6 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch0279"   --->   Operation 232 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0 & p_cast6 == 2)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_0_1_addr"   --->   Operation 233 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0 & p_cast6 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch0279"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0 & p_cast6 == 1)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_0_0_addr"   --->   Operation 235 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0 & p_cast6 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch0279"   --->   Operation 236 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0 & p_cast6 == 0)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_0_3_addr"   --->   Operation 237 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0 & p_cast6 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch0279"   --->   Operation 238 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0 & p_cast6 == 3)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split255"   --->   Operation 239 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 0)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.30ns)   --->   "%switch_ln0 = switch i2 %p_cast6, void %branch39, i2, void %branch36, i2, void %branch37, i2, void %branch38"   --->   Operation 240 'switch' 'switch_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3)> <Delay = 1.30>
ST_2 : Operation 241 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_3_2_addr"   --->   Operation 241 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3 & p_cast6 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch3626"   --->   Operation 242 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3 & p_cast6 == 2)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_3_1_addr"   --->   Operation 243 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3 & p_cast6 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch3626"   --->   Operation 244 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3 & p_cast6 == 1)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_3_0_addr"   --->   Operation 245 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3 & p_cast6 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch3626"   --->   Operation 246 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3 & p_cast6 == 0)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (2.32ns)   --->   "%store_ln0 = store i32, i6 %padded_3_3_addr"   --->   Operation 247 'store' 'store_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3 & p_cast6 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch3626"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3 & p_cast6 == 3)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split255"   --->   Operation 249 'br' 'br_ln0' <Predicate = (!exitcond4211 & p_cast3 == 3)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 250 'br' 'br_ln0' <Predicate = (!exitcond4211)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.19>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32, i32" [lenet_proj/lenet_support.cpp:21]   --->   Operation 251 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i62 %trunc_ln" [lenet_proj/lenet_support.cpp:21]   --->   Operation 252 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln21" [lenet_proj/lenet_support.cpp:21]   --->   Operation 253 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [7/7] (9.19ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:21]   --->   Operation 254 'readreq' 'empty_47' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 9.19>
ST_4 : Operation 255 [6/7] (9.19ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:21]   --->   Operation 255 'readreq' 'empty_47' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.19>
ST_5 : Operation 256 [5/7] (9.19ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:21]   --->   Operation 256 'readreq' 'empty_47' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.19>
ST_6 : Operation 257 [4/7] (9.19ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:21]   --->   Operation 257 'readreq' 'empty_47' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.19>
ST_7 : Operation 258 [3/7] (9.19ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:21]   --->   Operation 258 'readreq' 'empty_47' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.19>
ST_8 : Operation 259 [2/7] (9.19ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:21]   --->   Operation 259 'readreq' 'empty_47' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i32 %padded_0_0, i32 %padded_0_1, i32 %padded_0_2, i32 %padded_0_3, i32 %padded_1_0, i32 %padded_1_1, i32 %padded_1_2, i32 %padded_1_3, i32 %padded_2_0, i32 %padded_2_1, i32 %padded_2_2, i32 %padded_2_3, i32 %padded_3_0, i32 %padded_3_1, i32 %padded_3_2, i32 %padded_3_3, i64, i64, i64" [lenet_proj/lenet_support.cpp:17]   --->   Operation 260 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/7] (9.19ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:21]   --->   Operation 261 'readreq' 'empty_47' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 262 [1/1] (1.76ns)   --->   "%br_ln21 = br void %bb44" [lenet_proj/lenet_support.cpp:21]   --->   Operation 262 'br' 'br_ln21' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 1.77>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10, void %split, i10 %add_ln21_3, void %bb44.split263" [lenet_proj/lenet_support.cpp:21]   --->   Operation 263 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%i = phi i5, void %split, i5 %select_ln21_2, void %bb44.split263" [lenet_proj/lenet_support.cpp:21]   --->   Operation 264 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%j = phi i5, void %split, i5 %add_ln22, void %bb44.split263" [lenet_proj/lenet_support.cpp:22]   --->   Operation 265 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 266 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (1.77ns)   --->   "%icmp_ln21 = icmp_eq  i10 %indvar_flatten, i10" [lenet_proj/lenet_support.cpp:21]   --->   Operation 267 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (1.73ns)   --->   "%add_ln21_3 = add i10 %indvar_flatten, i10" [lenet_proj/lenet_support.cpp:21]   --->   Operation 268 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split9, void %bb43.preheader.preheader" [lenet_proj/lenet_support.cpp:21]   --->   Operation 269 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 270 [1/1] (1.78ns)   --->   "%add_ln21 = add i5, i5 %i" [lenet_proj/lenet_support.cpp:21]   --->   Operation 270 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp_eq  i5 %j, i5" [lenet_proj/lenet_support.cpp:22]   --->   Operation 271 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (1.21ns)   --->   "%select_ln21 = select i1 %icmp_ln22, i5, i5 %j" [lenet_proj/lenet_support.cpp:21]   --->   Operation 272 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%select_ln21_1 = select i1 %icmp_ln22, i5, i5" [lenet_proj/lenet_support.cpp:21]   --->   Operation 273 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln21_1 = add i5 %i, i5 %select_ln21_1" [lenet_proj/lenet_support.cpp:21]   --->   Operation 274 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln23_1_mid2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln21_1, i32, i32" [lenet_proj/lenet_support.cpp:21]   --->   Operation 275 'partselect' 'trunc_ln23_1_mid2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (1.21ns)   --->   "%select_ln21_2 = select i1 %icmp_ln22, i5 %add_ln21, i5 %i" [lenet_proj/lenet_support.cpp:21]   --->   Operation 276 'select' 'select_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i5 %select_ln21_2" [lenet_proj/lenet_support.cpp:21]   --->   Operation 277 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (9.19ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_47" [lenet_proj/lenet_support.cpp:23]   --->   Operation 278 'read' 'gmem_addr_read' <Predicate = (!icmp_ln21)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %select_ln21" [lenet_proj/lenet_support.cpp:23]   --->   Operation 279 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (1.78ns)   --->   "%add_ln23 = add i5, i5 %select_ln21" [lenet_proj/lenet_support.cpp:23]   --->   Operation 280 'add' 'add_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln23, i32, i32" [lenet_proj/lenet_support.cpp:23]   --->   Operation 281 'partselect' 'trunc_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (1.30ns)   --->   "%switch_ln23 = switch i2 %trunc_ln23_1_mid2, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [lenet_proj/lenet_support.cpp:23]   --->   Operation 282 'switch' 'switch_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.30>
ST_11 : Operation 283 [1/1] (1.30ns)   --->   "%switch_ln23 = switch i2 %trunc_ln23_2, void %branch27, i2, void %branch24, i2, void %branch25, i2, void %branch26" [lenet_proj/lenet_support.cpp:23]   --->   Operation 283 'switch' 'switch_ln23' <Predicate = (trunc_ln23_1_mid2 == 2)> <Delay = 1.30>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln23 = br void %bb44.split263" [lenet_proj/lenet_support.cpp:23]   --->   Operation 284 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 2)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (1.30ns)   --->   "%switch_ln23 = switch i2 %trunc_ln23_2, void %branch19, i2, void %branch16, i2, void %branch17, i2, void %branch18" [lenet_proj/lenet_support.cpp:23]   --->   Operation 285 'switch' 'switch_ln23' <Predicate = (trunc_ln23_1_mid2 == 1)> <Delay = 1.30>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln23 = br void %bb44.split263" [lenet_proj/lenet_support.cpp:23]   --->   Operation 286 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 1)> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (1.30ns)   --->   "%switch_ln23 = switch i2 %trunc_ln23_2, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10" [lenet_proj/lenet_support.cpp:23]   --->   Operation 287 'switch' 'switch_ln23' <Predicate = (trunc_ln23_1_mid2 == 0)> <Delay = 1.30>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln23 = br void %bb44.split263" [lenet_proj/lenet_support.cpp:23]   --->   Operation 288 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 0)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (1.30ns)   --->   "%switch_ln23 = switch i2 %trunc_ln23_2, void %branch35, i2, void %branch32, i2, void %branch33, i2, void %branch34" [lenet_proj/lenet_support.cpp:23]   --->   Operation 289 'switch' 'switch_ln23' <Predicate = (trunc_ln23_1_mid2 == 3)> <Delay = 1.30>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln23 = br void %bb44.split263" [lenet_proj/lenet_support.cpp:23]   --->   Operation 290 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 3)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (1.78ns)   --->   "%add_ln22 = add i5 %select_ln21, i5" [lenet_proj/lenet_support.cpp:22]   --->   Operation 291 'add' 'add_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb44"   --->   Operation 292 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.97>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_1_VITIS_LOOP_22_2_str"   --->   Operation 293 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 294 'speclooptripcount' 'empty_48' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (1.65ns)   --->   "%add_ln21_2 = add i3, i3 %trunc_ln21" [lenet_proj/lenet_support.cpp:21]   --->   Operation 295 'add' 'add_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 296 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [lenet_proj/lenet_support.cpp:22]   --->   Operation 297 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (1.65ns)   --->   "%add_ln23_1 = add i3, i3 %trunc_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 298 'add' 'add_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln21_2, i3 %add_ln23_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 299 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %tmp_6" [lenet_proj/lenet_support.cpp:23]   --->   Operation 300 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%padded_0_0_addr_1 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 301 'getelementptr' 'padded_0_0_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%padded_0_1_addr_1 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 302 'getelementptr' 'padded_0_1_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%padded_0_2_addr_1 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 303 'getelementptr' 'padded_0_2_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%padded_0_3_addr_1 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 304 'getelementptr' 'padded_0_3_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%padded_1_0_addr_1 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 305 'getelementptr' 'padded_1_0_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%padded_1_1_addr_1 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 306 'getelementptr' 'padded_1_1_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%padded_1_2_addr_1 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 307 'getelementptr' 'padded_1_2_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%padded_1_3_addr_1 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 308 'getelementptr' 'padded_1_3_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%padded_2_0_addr_1 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 309 'getelementptr' 'padded_2_0_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%padded_2_1_addr_1 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 310 'getelementptr' 'padded_2_1_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%padded_2_2_addr_1 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 311 'getelementptr' 'padded_2_2_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%padded_2_3_addr_1 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 312 'getelementptr' 'padded_2_3_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%padded_3_0_addr_1 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 313 'getelementptr' 'padded_3_0_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%padded_3_1_addr_1 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 314 'getelementptr' 'padded_3_1_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%padded_3_2_addr_1 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 315 'getelementptr' 'padded_3_2_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%padded_3_3_addr_1 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln23" [lenet_proj/lenet_support.cpp:23]   --->   Operation 316 'getelementptr' 'padded_3_3_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_2_2_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 317 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 2 & trunc_ln23_2 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch6527" [lenet_proj/lenet_support.cpp:23]   --->   Operation 318 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 2 & trunc_ln23_2 == 2)> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_2_1_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 319 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 2 & trunc_ln23_2 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch6527" [lenet_proj/lenet_support.cpp:23]   --->   Operation 320 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 2 & trunc_ln23_2 == 1)> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_2_0_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 321 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 2 & trunc_ln23_2 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch6527" [lenet_proj/lenet_support.cpp:23]   --->   Operation 322 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 2 & trunc_ln23_2 == 0)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_2_3_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 323 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 2 & trunc_ln23_2 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch6527" [lenet_proj/lenet_support.cpp:23]   --->   Operation 324 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 2 & trunc_ln23_2 == 3)> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_1_2_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 325 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 1 & trunc_ln23_2 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch5436" [lenet_proj/lenet_support.cpp:23]   --->   Operation 326 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 1 & trunc_ln23_2 == 2)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_1_1_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 327 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 1 & trunc_ln23_2 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch5436" [lenet_proj/lenet_support.cpp:23]   --->   Operation 328 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 1 & trunc_ln23_2 == 1)> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_1_0_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 329 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 1 & trunc_ln23_2 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch5436" [lenet_proj/lenet_support.cpp:23]   --->   Operation 330 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 1 & trunc_ln23_2 == 0)> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_1_3_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 331 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 1 & trunc_ln23_2 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch5436" [lenet_proj/lenet_support.cpp:23]   --->   Operation 332 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 1 & trunc_ln23_2 == 3)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_0_2_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 333 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 0 & trunc_ln23_2 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch4271" [lenet_proj/lenet_support.cpp:23]   --->   Operation 334 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 0 & trunc_ln23_2 == 2)> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_0_1_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 335 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 0 & trunc_ln23_2 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch4271" [lenet_proj/lenet_support.cpp:23]   --->   Operation 336 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 0 & trunc_ln23_2 == 1)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_0_0_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 337 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 0 & trunc_ln23_2 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch4271" [lenet_proj/lenet_support.cpp:23]   --->   Operation 338 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 0 & trunc_ln23_2 == 0)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_0_3_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 339 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 0 & trunc_ln23_2 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch4271" [lenet_proj/lenet_support.cpp:23]   --->   Operation 340 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 0 & trunc_ln23_2 == 3)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_3_2_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 341 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 3 & trunc_ln23_2 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch7618" [lenet_proj/lenet_support.cpp:23]   --->   Operation 342 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 3 & trunc_ln23_2 == 2)> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_3_1_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 343 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 3 & trunc_ln23_2 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch7618" [lenet_proj/lenet_support.cpp:23]   --->   Operation 344 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 3 & trunc_ln23_2 == 1)> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_3_0_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 345 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 3 & trunc_ln23_2 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch7618" [lenet_proj/lenet_support.cpp:23]   --->   Operation 346 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 3 & trunc_ln23_2 == 0)> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (2.32ns)   --->   "%store_ln23 = store i32 %gmem_addr_read, i6 %padded_3_3_addr_1" [lenet_proj/lenet_support.cpp:23]   --->   Operation 347 'store' 'store_ln23' <Predicate = (trunc_ln23_1_mid2 == 3 & trunc_ln23_2 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln23 = br void %branch7618" [lenet_proj/lenet_support.cpp:23]   --->   Operation 348 'br' 'br_ln23' <Predicate = (trunc_ln23_1_mid2 == 3 & trunc_ln23_2 == 3)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 349 [1/1] (1.76ns)   --->   "%br_ln28 = br void %bb43.preheader" [lenet_proj/lenet_support.cpp:28]   --->   Operation 349 'br' 'br_ln28' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 8.06>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%indvar_flatten122 = phi i13 %add_ln28_2, void %bb43, i13, void %bb43.preheader.preheader" [lenet_proj/lenet_support.cpp:28]   --->   Operation 350 'phi' 'indvar_flatten122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%out_c = phi i3 %select_ln28_2, void %bb43, i3, void %bb43.preheader.preheader" [lenet_proj/lenet_support.cpp:28]   --->   Operation 351 'phi' 'out_c' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i10 %select_ln29_13, void %bb43, i10, void %bb43.preheader.preheader" [lenet_proj/lenet_support.cpp:29]   --->   Operation 352 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %select_ln29_12, void %bb43, i5, void %bb43.preheader.preheader" [lenet_proj/lenet_support.cpp:29]   --->   Operation 353 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%j_1 = phi i5 %add_ln36_1, void %bb43, i5, void %bb43.preheader.preheader" [lenet_proj/lenet_support.cpp:36]   --->   Operation 354 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i5 %i_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 355 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_1, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 356 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_7, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 357 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (2.09ns)   --->   "%icmp_ln28 = icmp_eq  i13 %indvar_flatten122, i13" [lenet_proj/lenet_support.cpp:28]   --->   Operation 358 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %bb43, void" [lenet_proj/lenet_support.cpp:28]   --->   Operation 359 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (1.65ns)   --->   "%add_ln28 = add i3, i3 %out_c" [lenet_proj/lenet_support.cpp:28]   --->   Operation 360 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (1.77ns)   --->   "%icmp_ln29 = icmp_eq  i10 %indvar_flatten20, i10" [lenet_proj/lenet_support.cpp:29]   --->   Operation 361 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (1.21ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i5, i5 %i_1" [lenet_proj/lenet_support.cpp:28]   --->   Operation 362 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 363 [1/1] (0.98ns)   --->   "%select_ln28_2 = select i1 %icmp_ln29, i3 %add_ln28, i3 %out_c" [lenet_proj/lenet_support.cpp:28]   --->   Operation 363 'select' 'select_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %select_ln28_2" [lenet_proj/lenet_support.cpp:28]   --->   Operation 364 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%conv1_weights_0_0_0_addr = getelementptr i32 %conv1_weights_0_0_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 365 'getelementptr' 'conv1_weights_0_0_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 366 [2/2] (2.32ns)   --->   "%conv1_weights_0_0_0_load = load i3 %conv1_weights_0_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 366 'load' 'conv1_weights_0_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%conv1_weights_0_1_0_addr = getelementptr i32 %conv1_weights_0_1_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 367 'getelementptr' 'conv1_weights_0_1_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 368 [2/2] (2.32ns)   --->   "%conv1_weights_0_1_0_load = load i3 %conv1_weights_0_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 368 'load' 'conv1_weights_0_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%conv1_weights_0_2_0_addr = getelementptr i32 %conv1_weights_0_2_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 369 'getelementptr' 'conv1_weights_0_2_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 370 [2/2] (2.32ns)   --->   "%conv1_weights_0_2_0_load = load i3 %conv1_weights_0_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 370 'load' 'conv1_weights_0_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%conv1_weights_0_3_0_addr = getelementptr i32 %conv1_weights_0_3_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 371 'getelementptr' 'conv1_weights_0_3_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 372 [2/2] (2.32ns)   --->   "%conv1_weights_0_3_0_load = load i3 %conv1_weights_0_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 372 'load' 'conv1_weights_0_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%conv1_weights_0_4_0_addr = getelementptr i32 %conv1_weights_0_4_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 373 'getelementptr' 'conv1_weights_0_4_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 374 [2/2] (2.32ns)   --->   "%conv1_weights_0_4_0_load = load i3 %conv1_weights_0_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 374 'load' 'conv1_weights_0_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%conv1_weights_1_0_0_addr = getelementptr i32 %conv1_weights_1_0_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 375 'getelementptr' 'conv1_weights_1_0_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 376 [2/2] (2.32ns)   --->   "%conv1_weights_1_0_0_load = load i3 %conv1_weights_1_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 376 'load' 'conv1_weights_1_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%conv1_weights_1_1_0_addr = getelementptr i32 %conv1_weights_1_1_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 377 'getelementptr' 'conv1_weights_1_1_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 378 [2/2] (2.32ns)   --->   "%conv1_weights_1_1_0_load = load i3 %conv1_weights_1_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 378 'load' 'conv1_weights_1_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%conv1_weights_1_2_0_addr = getelementptr i32 %conv1_weights_1_2_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 379 'getelementptr' 'conv1_weights_1_2_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 380 [2/2] (2.32ns)   --->   "%conv1_weights_1_2_0_load = load i3 %conv1_weights_1_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 380 'load' 'conv1_weights_1_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%conv1_weights_1_3_0_addr = getelementptr i32 %conv1_weights_1_3_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 381 'getelementptr' 'conv1_weights_1_3_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 382 [2/2] (2.32ns)   --->   "%conv1_weights_1_3_0_load = load i3 %conv1_weights_1_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 382 'load' 'conv1_weights_1_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%conv1_weights_1_4_0_addr = getelementptr i32 %conv1_weights_1_4_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 383 'getelementptr' 'conv1_weights_1_4_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 384 [2/2] (2.32ns)   --->   "%conv1_weights_1_4_0_load = load i3 %conv1_weights_1_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 384 'load' 'conv1_weights_1_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%conv1_weights_2_0_0_addr = getelementptr i32 %conv1_weights_2_0_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 385 'getelementptr' 'conv1_weights_2_0_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 386 [2/2] (2.32ns)   --->   "%conv1_weights_2_0_0_load = load i3 %conv1_weights_2_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 386 'load' 'conv1_weights_2_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%conv1_weights_2_1_0_addr = getelementptr i32 %conv1_weights_2_1_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 387 'getelementptr' 'conv1_weights_2_1_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 388 [2/2] (2.32ns)   --->   "%conv1_weights_2_1_0_load = load i3 %conv1_weights_2_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 388 'load' 'conv1_weights_2_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%conv1_weights_2_2_0_addr = getelementptr i32 %conv1_weights_2_2_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 389 'getelementptr' 'conv1_weights_2_2_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 390 [2/2] (2.32ns)   --->   "%conv1_weights_2_2_0_load = load i3 %conv1_weights_2_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 390 'load' 'conv1_weights_2_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%conv1_weights_2_3_0_addr = getelementptr i32 %conv1_weights_2_3_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 391 'getelementptr' 'conv1_weights_2_3_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 392 [2/2] (2.32ns)   --->   "%conv1_weights_2_3_0_load = load i3 %conv1_weights_2_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 392 'load' 'conv1_weights_2_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%conv1_weights_2_4_0_addr = getelementptr i32 %conv1_weights_2_4_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 393 'getelementptr' 'conv1_weights_2_4_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 394 [2/2] (2.32ns)   --->   "%conv1_weights_2_4_0_load = load i3 %conv1_weights_2_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 394 'load' 'conv1_weights_2_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%conv1_weights_3_0_0_addr = getelementptr i32 %conv1_weights_3_0_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 395 'getelementptr' 'conv1_weights_3_0_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 396 [2/2] (2.32ns)   --->   "%conv1_weights_3_0_0_load = load i3 %conv1_weights_3_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 396 'load' 'conv1_weights_3_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%conv1_weights_3_1_0_addr = getelementptr i32 %conv1_weights_3_1_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 397 'getelementptr' 'conv1_weights_3_1_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 398 [2/2] (2.32ns)   --->   "%conv1_weights_3_1_0_load = load i3 %conv1_weights_3_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 398 'load' 'conv1_weights_3_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "%conv1_weights_3_2_0_addr = getelementptr i32 %conv1_weights_3_2_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 399 'getelementptr' 'conv1_weights_3_2_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 400 [2/2] (2.32ns)   --->   "%conv1_weights_3_2_0_load = load i3 %conv1_weights_3_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 400 'load' 'conv1_weights_3_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%conv1_weights_3_3_0_addr = getelementptr i32 %conv1_weights_3_3_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 401 'getelementptr' 'conv1_weights_3_3_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 402 [2/2] (2.32ns)   --->   "%conv1_weights_3_3_0_load = load i3 %conv1_weights_3_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 402 'load' 'conv1_weights_3_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "%conv1_weights_3_4_0_addr = getelementptr i32 %conv1_weights_3_4_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 403 'getelementptr' 'conv1_weights_3_4_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 404 [2/2] (2.32ns)   --->   "%conv1_weights_3_4_0_load = load i3 %conv1_weights_3_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 404 'load' 'conv1_weights_3_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 405 [1/1] (0.00ns)   --->   "%conv1_weights_4_0_0_addr = getelementptr i32 %conv1_weights_4_0_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 405 'getelementptr' 'conv1_weights_4_0_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 406 [2/2] (2.32ns)   --->   "%conv1_weights_4_0_0_load = load i3 %conv1_weights_4_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 406 'load' 'conv1_weights_4_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%conv1_weights_4_1_0_addr = getelementptr i32 %conv1_weights_4_1_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 407 'getelementptr' 'conv1_weights_4_1_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 408 [2/2] (2.32ns)   --->   "%conv1_weights_4_1_0_load = load i3 %conv1_weights_4_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 408 'load' 'conv1_weights_4_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%conv1_weights_4_2_0_addr = getelementptr i32 %conv1_weights_4_2_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 409 'getelementptr' 'conv1_weights_4_2_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 410 [2/2] (2.32ns)   --->   "%conv1_weights_4_2_0_load = load i3 %conv1_weights_4_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 410 'load' 'conv1_weights_4_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%conv1_weights_4_3_0_addr = getelementptr i32 %conv1_weights_4_3_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 411 'getelementptr' 'conv1_weights_4_3_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 412 [2/2] (2.32ns)   --->   "%conv1_weights_4_3_0_load = load i3 %conv1_weights_4_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 412 'load' 'conv1_weights_4_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_14 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_3)   --->   "%select_ln28_4 = select i1 %icmp_ln29, i4, i4 %and_ln" [lenet_proj/lenet_support.cpp:28]   --->   Operation 413 'select' 'select_ln28_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%xor_ln28 = xor i1 %icmp_ln29, i1" [lenet_proj/lenet_support.cpp:28]   --->   Operation 414 'xor' 'xor_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 415 [1/1] (1.36ns)   --->   "%icmp_ln30 = icmp_eq  i5 %j_1, i5" [lenet_proj/lenet_support.cpp:30]   --->   Operation 415 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 416 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28 = and i1 %icmp_ln30, i1 %xor_ln28" [lenet_proj/lenet_support.cpp:28]   --->   Operation 416 'and' 'and_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 417 [1/1] (1.78ns)   --->   "%p_dup7 = add i5, i5 %select_ln28" [lenet_proj/lenet_support.cpp:28]   --->   Operation 417 'add' 'p_dup7' <Predicate = (!icmp_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %and_ln28, i1 %icmp_ln29" [lenet_proj/lenet_support.cpp:29]   --->   Operation 418 'or' 'or_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 419 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %or_ln29, i5, i5 %j_1" [lenet_proj/lenet_support.cpp:29]   --->   Operation 419 'select' 'select_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i5 %p_dup7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 420 'trunc' 'trunc_ln36_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_2)   --->   "%select_ln28_9 = select i1 %icmp_ln29, i3, i3 %trunc_ln36" [lenet_proj/lenet_support.cpp:28]   --->   Operation 421 'select' 'select_ln28_9' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 422 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln28, i3 %trunc_ln36_1, i3 %select_ln28_9" [lenet_proj/lenet_support.cpp:29]   --->   Operation 422 'select' 'select_ln29_2' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_3)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_dup7, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 423 'partselect' 'tmp_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_3)   --->   "%and_ln36_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_4, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 424 'bitconcatenate' 'and_ln36_mid1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 425 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln28, i4 %and_ln36_mid1, i4 %select_ln28_4" [lenet_proj/lenet_support.cpp:29]   --->   Operation 425 'select' 'select_ln29_3' <Predicate = (!icmp_ln28)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i5 %select_ln29" [lenet_proj/lenet_support.cpp:36]   --->   Operation 426 'trunc' 'trunc_ln36_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %trunc_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 427 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i6 %tmp_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 428 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%padded_0_0_addr_2 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 429 'getelementptr' 'padded_0_0_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%padded_0_1_addr_2 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 430 'getelementptr' 'padded_0_1_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%padded_0_2_addr_2 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 431 'getelementptr' 'padded_0_2_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (0.00ns)   --->   "%padded_0_3_addr_2 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 432 'getelementptr' 'padded_0_3_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%padded_1_0_addr_2 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 433 'getelementptr' 'padded_1_0_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%padded_1_1_addr_2 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 434 'getelementptr' 'padded_1_1_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%padded_1_2_addr_2 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 435 'getelementptr' 'padded_1_2_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%padded_1_3_addr_2 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 436 'getelementptr' 'padded_1_3_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%padded_2_0_addr_2 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 437 'getelementptr' 'padded_2_0_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%padded_2_1_addr_2 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 438 'getelementptr' 'padded_2_1_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%padded_2_2_addr_2 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 439 'getelementptr' 'padded_2_2_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%padded_2_3_addr_2 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 440 'getelementptr' 'padded_2_3_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (0.00ns)   --->   "%padded_3_0_addr_2 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 441 'getelementptr' 'padded_3_0_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%padded_3_1_addr_2 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 442 'getelementptr' 'padded_3_1_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%padded_3_2_addr_2 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 443 'getelementptr' 'padded_3_2_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%padded_3_3_addr_2 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 444 'getelementptr' 'padded_3_3_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %select_ln29, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 445 'partselect' 'tmp_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln36_3 = trunc i4 %select_ln29_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 446 'trunc' 'trunc_ln36_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_3, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 447 'partselect' 'tmp_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 448 [2/2] (2.32ns)   --->   "%padded_0_0_load = load i6 %padded_0_0_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 448 'load' 'padded_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 449 [2/2] (2.32ns)   --->   "%padded_0_1_load = load i6 %padded_0_1_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 449 'load' 'padded_0_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 450 [2/2] (2.32ns)   --->   "%padded_0_2_load = load i6 %padded_0_2_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 450 'load' 'padded_0_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 451 [2/2] (2.32ns)   --->   "%padded_0_3_load = load i6 %padded_0_3_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 451 'load' 'padded_0_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 452 [2/2] (2.32ns)   --->   "%padded_1_0_load = load i6 %padded_1_0_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 452 'load' 'padded_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 453 [2/2] (2.32ns)   --->   "%padded_1_1_load = load i6 %padded_1_1_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 453 'load' 'padded_1_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 454 [2/2] (2.32ns)   --->   "%padded_1_2_load = load i6 %padded_1_2_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 454 'load' 'padded_1_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 455 [2/2] (2.32ns)   --->   "%padded_1_3_load = load i6 %padded_1_3_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 455 'load' 'padded_1_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 456 [2/2] (2.32ns)   --->   "%padded_2_0_load = load i6 %padded_2_0_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 456 'load' 'padded_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 457 [2/2] (2.32ns)   --->   "%padded_2_1_load = load i6 %padded_2_1_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 457 'load' 'padded_2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 458 [2/2] (2.32ns)   --->   "%padded_2_2_load = load i6 %padded_2_2_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 458 'load' 'padded_2_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 459 [2/2] (2.32ns)   --->   "%padded_2_3_load = load i6 %padded_2_3_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 459 'load' 'padded_2_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 460 [2/2] (2.32ns)   --->   "%padded_3_0_load = load i6 %padded_3_0_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 460 'load' 'padded_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 461 [2/2] (2.32ns)   --->   "%padded_3_1_load = load i6 %padded_3_1_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 461 'load' 'padded_3_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 462 [2/2] (2.32ns)   --->   "%padded_3_2_load = load i6 %padded_3_2_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 462 'load' 'padded_3_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 463 [2/2] (2.32ns)   --->   "%padded_3_3_load = load i6 %padded_3_3_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 463 'load' 'padded_3_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 12> <Delay = 4.38>
ST_15 : Operation 464 [1/2] (2.32ns)   --->   "%conv1_weights_0_0_0_load = load i3 %conv1_weights_0_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 464 'load' 'conv1_weights_0_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 465 [1/2] (2.32ns)   --->   "%conv1_weights_0_1_0_load = load i3 %conv1_weights_0_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 465 'load' 'conv1_weights_0_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 466 [1/2] (2.32ns)   --->   "%conv1_weights_0_2_0_load = load i3 %conv1_weights_0_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 466 'load' 'conv1_weights_0_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 467 [1/2] (2.32ns)   --->   "%conv1_weights_0_3_0_load = load i3 %conv1_weights_0_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 467 'load' 'conv1_weights_0_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 468 [1/2] (2.32ns)   --->   "%conv1_weights_0_4_0_load = load i3 %conv1_weights_0_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 468 'load' 'conv1_weights_0_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 469 [1/2] (2.32ns)   --->   "%conv1_weights_1_0_0_load = load i3 %conv1_weights_1_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 469 'load' 'conv1_weights_1_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 470 [1/2] (2.32ns)   --->   "%conv1_weights_1_1_0_load = load i3 %conv1_weights_1_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 470 'load' 'conv1_weights_1_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 471 [1/2] (2.32ns)   --->   "%conv1_weights_1_2_0_load = load i3 %conv1_weights_1_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 471 'load' 'conv1_weights_1_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 472 [1/2] (2.32ns)   --->   "%conv1_weights_1_3_0_load = load i3 %conv1_weights_1_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 472 'load' 'conv1_weights_1_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 473 [1/2] (2.32ns)   --->   "%conv1_weights_1_4_0_load = load i3 %conv1_weights_1_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 473 'load' 'conv1_weights_1_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 474 [1/2] (2.32ns)   --->   "%conv1_weights_2_0_0_load = load i3 %conv1_weights_2_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 474 'load' 'conv1_weights_2_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 475 [1/2] (2.32ns)   --->   "%conv1_weights_2_1_0_load = load i3 %conv1_weights_2_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 475 'load' 'conv1_weights_2_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 476 [1/2] (2.32ns)   --->   "%conv1_weights_2_2_0_load = load i3 %conv1_weights_2_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 476 'load' 'conv1_weights_2_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 477 [1/2] (2.32ns)   --->   "%conv1_weights_2_3_0_load = load i3 %conv1_weights_2_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 477 'load' 'conv1_weights_2_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 478 [1/2] (2.32ns)   --->   "%conv1_weights_2_4_0_load = load i3 %conv1_weights_2_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 478 'load' 'conv1_weights_2_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 479 [1/2] (2.32ns)   --->   "%conv1_weights_3_0_0_load = load i3 %conv1_weights_3_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 479 'load' 'conv1_weights_3_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 480 [1/2] (2.32ns)   --->   "%conv1_weights_3_1_0_load = load i3 %conv1_weights_3_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 480 'load' 'conv1_weights_3_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 481 [1/2] (2.32ns)   --->   "%conv1_weights_3_2_0_load = load i3 %conv1_weights_3_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 481 'load' 'conv1_weights_3_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 482 [1/2] (2.32ns)   --->   "%conv1_weights_3_3_0_load = load i3 %conv1_weights_3_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 482 'load' 'conv1_weights_3_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 483 [1/2] (2.32ns)   --->   "%conv1_weights_3_4_0_load = load i3 %conv1_weights_3_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 483 'load' 'conv1_weights_3_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 484 [1/2] (2.32ns)   --->   "%conv1_weights_4_0_0_load = load i3 %conv1_weights_4_0_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 484 'load' 'conv1_weights_4_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 485 [1/2] (2.32ns)   --->   "%conv1_weights_4_1_0_load = load i3 %conv1_weights_4_1_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 485 'load' 'conv1_weights_4_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 486 [1/2] (2.32ns)   --->   "%conv1_weights_4_2_0_load = load i3 %conv1_weights_4_2_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 486 'load' 'conv1_weights_4_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 487 [1/2] (2.32ns)   --->   "%conv1_weights_4_3_0_load = load i3 %conv1_weights_4_3_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 487 'load' 'conv1_weights_4_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_15 : Operation 488 [1/1] (0.97ns)   --->   "%or_ln36 = or i2 %trunc_ln36_3, i2 %tmp_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 488 'or' 'or_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 489 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 490 [1/2] (2.32ns)   --->   "%padded_0_0_load = load i6 %padded_0_0_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 490 'load' 'padded_0_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 491 [1/2] (2.32ns)   --->   "%padded_0_1_load = load i6 %padded_0_1_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 491 'load' 'padded_0_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 492 [1/2] (2.32ns)   --->   "%padded_0_2_load = load i6 %padded_0_2_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 492 'load' 'padded_0_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 493 [1/2] (2.32ns)   --->   "%padded_0_3_load = load i6 %padded_0_3_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 493 'load' 'padded_0_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 494 [1/2] (2.32ns)   --->   "%padded_1_0_load = load i6 %padded_1_0_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 494 'load' 'padded_1_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 495 [1/2] (2.32ns)   --->   "%padded_1_1_load = load i6 %padded_1_1_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 495 'load' 'padded_1_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 496 [1/2] (2.32ns)   --->   "%padded_1_2_load = load i6 %padded_1_2_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 496 'load' 'padded_1_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 497 [1/2] (2.32ns)   --->   "%padded_1_3_load = load i6 %padded_1_3_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 497 'load' 'padded_1_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 498 [1/2] (2.32ns)   --->   "%padded_2_0_load = load i6 %padded_2_0_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 498 'load' 'padded_2_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 499 [1/2] (2.32ns)   --->   "%padded_2_1_load = load i6 %padded_2_1_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 499 'load' 'padded_2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 500 [1/2] (2.32ns)   --->   "%padded_2_2_load = load i6 %padded_2_2_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 500 'load' 'padded_2_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 501 [1/2] (2.32ns)   --->   "%padded_2_3_load = load i6 %padded_2_3_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 501 'load' 'padded_2_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 502 [1/2] (2.32ns)   --->   "%padded_3_0_load = load i6 %padded_3_0_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 502 'load' 'padded_3_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 503 [1/2] (2.32ns)   --->   "%padded_3_1_load = load i6 %padded_3_1_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 503 'load' 'padded_3_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 504 [1/2] (2.32ns)   --->   "%padded_3_2_load = load i6 %padded_3_2_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 504 'load' 'padded_3_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 505 [1/2] (2.32ns)   --->   "%padded_3_3_load = load i6 %padded_3_3_addr_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 505 'load' 'padded_3_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 506 [1/1] (2.06ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load, i32 %padded_0_1_load, i32 %padded_0_2_load, i32 %padded_0_3_load, i32 %padded_1_0_load, i32 %padded_1_1_load, i32 %padded_1_2_load, i32 %padded_1_3_load, i32 %padded_2_0_load, i32 %padded_2_1_load, i32 %padded_2_2_load, i32 %padded_2_3_load, i32 %padded_3_0_load, i32 %padded_3_1_load, i32 %padded_3_2_load, i32 %padded_3_3_load, i5 %add_ln" [lenet_proj/lenet_support.cpp:36]   --->   Operation 506 'mux' 'tmp_s' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [1/1] (1.65ns)   --->   "%add_ln36 = add i3, i3 %trunc_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 507 'add' 'add_ln36' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %add_ln36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 508 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i6 %tmp_46" [lenet_proj/lenet_support.cpp:36]   --->   Operation 509 'zext' 'zext_ln36_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 510 [1/1] (0.00ns)   --->   "%padded_0_0_addr_3 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 510 'getelementptr' 'padded_0_0_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%padded_0_1_addr_3 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 511 'getelementptr' 'padded_0_1_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%padded_0_2_addr_3 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 512 'getelementptr' 'padded_0_2_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 513 [1/1] (0.00ns)   --->   "%padded_0_3_addr_3 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 513 'getelementptr' 'padded_0_3_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%padded_1_0_addr_3 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 514 'getelementptr' 'padded_1_0_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%padded_1_1_addr_3 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 515 'getelementptr' 'padded_1_1_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 516 [1/1] (0.00ns)   --->   "%padded_1_2_addr_3 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 516 'getelementptr' 'padded_1_2_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%padded_1_3_addr_3 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 517 'getelementptr' 'padded_1_3_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (0.00ns)   --->   "%padded_2_0_addr_3 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 518 'getelementptr' 'padded_2_0_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "%padded_2_1_addr_3 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 519 'getelementptr' 'padded_2_1_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%padded_2_2_addr_3 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 520 'getelementptr' 'padded_2_2_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%padded_2_3_addr_3 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 521 'getelementptr' 'padded_2_3_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%padded_3_0_addr_3 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 522 'getelementptr' 'padded_3_0_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 523 [1/1] (0.00ns)   --->   "%padded_3_1_addr_3 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 523 'getelementptr' 'padded_3_1_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%padded_3_2_addr_3 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 524 'getelementptr' 'padded_3_2_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%padded_3_3_addr_3 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 525 'getelementptr' 'padded_3_3_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 526 [2/2] (2.32ns)   --->   "%padded_0_0_load_1 = load i6 %padded_0_0_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 526 'load' 'padded_0_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 527 [2/2] (2.32ns)   --->   "%padded_0_1_load_1 = load i6 %padded_0_1_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 527 'load' 'padded_0_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 528 [2/2] (2.32ns)   --->   "%padded_0_2_load_1 = load i6 %padded_0_2_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 528 'load' 'padded_0_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 529 [2/2] (2.32ns)   --->   "%padded_0_3_load_1 = load i6 %padded_0_3_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 529 'load' 'padded_0_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 530 [2/2] (2.32ns)   --->   "%padded_1_0_load_1 = load i6 %padded_1_0_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 530 'load' 'padded_1_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 531 [2/2] (2.32ns)   --->   "%padded_1_1_load_1 = load i6 %padded_1_1_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 531 'load' 'padded_1_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 532 [2/2] (2.32ns)   --->   "%padded_1_2_load_1 = load i6 %padded_1_2_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 532 'load' 'padded_1_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 533 [2/2] (2.32ns)   --->   "%padded_1_3_load_1 = load i6 %padded_1_3_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 533 'load' 'padded_1_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 534 [2/2] (2.32ns)   --->   "%padded_2_0_load_1 = load i6 %padded_2_0_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 534 'load' 'padded_2_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 535 [2/2] (2.32ns)   --->   "%padded_2_1_load_1 = load i6 %padded_2_1_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 535 'load' 'padded_2_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 536 [2/2] (2.32ns)   --->   "%padded_2_2_load_1 = load i6 %padded_2_2_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 536 'load' 'padded_2_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 537 [2/2] (2.32ns)   --->   "%padded_2_3_load_1 = load i6 %padded_2_3_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 537 'load' 'padded_2_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 538 [2/2] (2.32ns)   --->   "%padded_3_0_load_1 = load i6 %padded_3_0_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 538 'load' 'padded_3_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 539 [2/2] (2.32ns)   --->   "%padded_3_1_load_1 = load i6 %padded_3_1_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 539 'load' 'padded_3_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 540 [2/2] (2.32ns)   --->   "%padded_3_2_load_1 = load i6 %padded_3_2_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 540 'load' 'padded_3_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 541 [2/2] (2.32ns)   --->   "%padded_3_3_load_1 = load i6 %padded_3_3_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 541 'load' 'padded_3_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 13> <Delay = 5.70>
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %tmp_s" [lenet_proj/lenet_support.cpp:36]   --->   Operation 542 'bitcast' 'bitcast_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 543 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %conv1_weights_0_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 543 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 544 [1/1] (1.78ns)   --->   "%add_ln36_1 = add i5, i5 %select_ln29" [lenet_proj/lenet_support.cpp:36]   --->   Operation 544 'add' 'add_ln36_1' <Predicate = (!icmp_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln36_1, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 545 'partselect' 'tmp_51' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 546 [1/1] (0.97ns)   --->   "%or_ln36_1 = or i2 %trunc_ln36_3, i2 %tmp_51" [lenet_proj/lenet_support.cpp:36]   --->   Operation 546 'or' 'or_ln36_1' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%add_ln36_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 547 'bitconcatenate' 'add_ln36_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 548 [1/2] (2.32ns)   --->   "%padded_0_0_load_1 = load i6 %padded_0_0_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 548 'load' 'padded_0_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 549 [1/2] (2.32ns)   --->   "%padded_0_1_load_1 = load i6 %padded_0_1_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 549 'load' 'padded_0_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 550 [1/2] (2.32ns)   --->   "%padded_0_2_load_1 = load i6 %padded_0_2_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 550 'load' 'padded_0_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 551 [1/2] (2.32ns)   --->   "%padded_0_3_load_1 = load i6 %padded_0_3_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 551 'load' 'padded_0_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 552 [1/2] (2.32ns)   --->   "%padded_1_0_load_1 = load i6 %padded_1_0_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 552 'load' 'padded_1_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 553 [1/2] (2.32ns)   --->   "%padded_1_1_load_1 = load i6 %padded_1_1_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 553 'load' 'padded_1_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 554 [1/2] (2.32ns)   --->   "%padded_1_2_load_1 = load i6 %padded_1_2_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 554 'load' 'padded_1_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 555 [1/2] (2.32ns)   --->   "%padded_1_3_load_1 = load i6 %padded_1_3_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 555 'load' 'padded_1_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 556 [1/2] (2.32ns)   --->   "%padded_2_0_load_1 = load i6 %padded_2_0_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 556 'load' 'padded_2_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 557 [1/2] (2.32ns)   --->   "%padded_2_1_load_1 = load i6 %padded_2_1_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 557 'load' 'padded_2_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 558 [1/2] (2.32ns)   --->   "%padded_2_2_load_1 = load i6 %padded_2_2_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 558 'load' 'padded_2_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 559 [1/2] (2.32ns)   --->   "%padded_2_3_load_1 = load i6 %padded_2_3_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 559 'load' 'padded_2_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 560 [1/2] (2.32ns)   --->   "%padded_3_0_load_1 = load i6 %padded_3_0_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 560 'load' 'padded_3_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 561 [1/2] (2.32ns)   --->   "%padded_3_1_load_1 = load i6 %padded_3_1_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 561 'load' 'padded_3_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 562 [1/2] (2.32ns)   --->   "%padded_3_2_load_1 = load i6 %padded_3_2_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 562 'load' 'padded_3_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 563 [1/2] (2.32ns)   --->   "%padded_3_3_load_1 = load i6 %padded_3_3_addr_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 563 'load' 'padded_3_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 564 [1/1] (2.06ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_1, i32 %padded_0_1_load_1, i32 %padded_0_2_load_1, i32 %padded_0_3_load_1, i32 %padded_1_0_load_1, i32 %padded_1_1_load_1, i32 %padded_1_2_load_1, i32 %padded_1_3_load_1, i32 %padded_2_0_load_1, i32 %padded_2_1_load_1, i32 %padded_2_2_load_1, i32 %padded_2_3_load_1, i32 %padded_3_0_load_1, i32 %padded_3_1_load_1, i32 %padded_3_2_load_1, i32 %padded_3_3_load_1, i5 %add_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 564 'mux' 'tmp_20' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 565 [1/1] (1.65ns)   --->   "%add_ln36_32 = add i3, i3 %trunc_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 565 'add' 'add_ln36_32' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %add_ln36_32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 566 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i6 %tmp_52" [lenet_proj/lenet_support.cpp:36]   --->   Operation 567 'zext' 'zext_ln36_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%padded_0_0_addr_4 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 568 'getelementptr' 'padded_0_0_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 569 [1/1] (0.00ns)   --->   "%padded_0_1_addr_4 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 569 'getelementptr' 'padded_0_1_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 570 [1/1] (0.00ns)   --->   "%padded_0_2_addr_4 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 570 'getelementptr' 'padded_0_2_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 571 [1/1] (0.00ns)   --->   "%padded_0_3_addr_4 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 571 'getelementptr' 'padded_0_3_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 572 [1/1] (0.00ns)   --->   "%padded_1_0_addr_4 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 572 'getelementptr' 'padded_1_0_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 573 [1/1] (0.00ns)   --->   "%padded_1_1_addr_4 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 573 'getelementptr' 'padded_1_1_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 574 [1/1] (0.00ns)   --->   "%padded_1_2_addr_4 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 574 'getelementptr' 'padded_1_2_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%padded_1_3_addr_4 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 575 'getelementptr' 'padded_1_3_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%padded_2_0_addr_4 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 576 'getelementptr' 'padded_2_0_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%padded_2_1_addr_4 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 577 'getelementptr' 'padded_2_1_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (0.00ns)   --->   "%padded_2_2_addr_4 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 578 'getelementptr' 'padded_2_2_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 579 [1/1] (0.00ns)   --->   "%padded_2_3_addr_4 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 579 'getelementptr' 'padded_2_3_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%padded_3_0_addr_4 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 580 'getelementptr' 'padded_3_0_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "%padded_3_1_addr_4 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 581 'getelementptr' 'padded_3_1_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%padded_3_2_addr_4 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 582 'getelementptr' 'padded_3_2_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%padded_3_3_addr_4 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 583 'getelementptr' 'padded_3_3_addr_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 584 [2/2] (2.32ns)   --->   "%padded_0_0_load_2 = load i6 %padded_0_0_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 584 'load' 'padded_0_0_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 585 [2/2] (2.32ns)   --->   "%padded_0_1_load_2 = load i6 %padded_0_1_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 585 'load' 'padded_0_1_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 586 [2/2] (2.32ns)   --->   "%padded_0_2_load_2 = load i6 %padded_0_2_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 586 'load' 'padded_0_2_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 587 [2/2] (2.32ns)   --->   "%padded_0_3_load_2 = load i6 %padded_0_3_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 587 'load' 'padded_0_3_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 588 [2/2] (2.32ns)   --->   "%padded_1_0_load_2 = load i6 %padded_1_0_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 588 'load' 'padded_1_0_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 589 [2/2] (2.32ns)   --->   "%padded_1_1_load_2 = load i6 %padded_1_1_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 589 'load' 'padded_1_1_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 590 [2/2] (2.32ns)   --->   "%padded_1_2_load_2 = load i6 %padded_1_2_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 590 'load' 'padded_1_2_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 591 [2/2] (2.32ns)   --->   "%padded_1_3_load_2 = load i6 %padded_1_3_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 591 'load' 'padded_1_3_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 592 [2/2] (2.32ns)   --->   "%padded_2_0_load_2 = load i6 %padded_2_0_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 592 'load' 'padded_2_0_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 593 [2/2] (2.32ns)   --->   "%padded_2_1_load_2 = load i6 %padded_2_1_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 593 'load' 'padded_2_1_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 594 [2/2] (2.32ns)   --->   "%padded_2_2_load_2 = load i6 %padded_2_2_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 594 'load' 'padded_2_2_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 595 [2/2] (2.32ns)   --->   "%padded_2_3_load_2 = load i6 %padded_2_3_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 595 'load' 'padded_2_3_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 596 [2/2] (2.32ns)   --->   "%padded_3_0_load_2 = load i6 %padded_3_0_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 596 'load' 'padded_3_0_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 597 [2/2] (2.32ns)   --->   "%padded_3_1_load_2 = load i6 %padded_3_1_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 597 'load' 'padded_3_1_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 598 [2/2] (2.32ns)   --->   "%padded_3_2_load_2 = load i6 %padded_3_2_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 598 'load' 'padded_3_2_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 599 [2/2] (2.32ns)   --->   "%padded_3_3_load_2 = load i6 %padded_3_3_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 599 'load' 'padded_3_3_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 14> <Delay = 5.70>
ST_17 : Operation 600 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %conv1_weights_0_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 600 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i32 %tmp_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 601 'bitcast' 'bitcast_ln36_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 602 [4/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln36_1, i32 %conv1_weights_0_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 602 'fmul' 'mul_0_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 603 [1/1] (1.78ns)   --->   "%add_ln36_3 = add i5, i5 %select_ln29" [lenet_proj/lenet_support.cpp:36]   --->   Operation 603 'add' 'add_ln36_3' <Predicate = (!icmp_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln36_3, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 604 'partselect' 'tmp_57' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 605 [1/1] (0.97ns)   --->   "%or_ln36_2 = or i2 %trunc_ln36_3, i2 %tmp_57" [lenet_proj/lenet_support.cpp:36]   --->   Operation 605 'or' 'or_ln36_2' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%add_ln36_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 606 'bitconcatenate' 'add_ln36_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 607 [1/2] (2.32ns)   --->   "%padded_0_0_load_2 = load i6 %padded_0_0_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 607 'load' 'padded_0_0_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 608 [1/2] (2.32ns)   --->   "%padded_0_1_load_2 = load i6 %padded_0_1_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 608 'load' 'padded_0_1_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 609 [1/2] (2.32ns)   --->   "%padded_0_2_load_2 = load i6 %padded_0_2_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 609 'load' 'padded_0_2_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 610 [1/2] (2.32ns)   --->   "%padded_0_3_load_2 = load i6 %padded_0_3_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 610 'load' 'padded_0_3_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 611 [1/2] (2.32ns)   --->   "%padded_1_0_load_2 = load i6 %padded_1_0_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 611 'load' 'padded_1_0_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 612 [1/2] (2.32ns)   --->   "%padded_1_1_load_2 = load i6 %padded_1_1_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 612 'load' 'padded_1_1_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 613 [1/2] (2.32ns)   --->   "%padded_1_2_load_2 = load i6 %padded_1_2_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 613 'load' 'padded_1_2_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 614 [1/2] (2.32ns)   --->   "%padded_1_3_load_2 = load i6 %padded_1_3_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 614 'load' 'padded_1_3_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 615 [1/2] (2.32ns)   --->   "%padded_2_0_load_2 = load i6 %padded_2_0_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 615 'load' 'padded_2_0_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 616 [1/2] (2.32ns)   --->   "%padded_2_1_load_2 = load i6 %padded_2_1_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 616 'load' 'padded_2_1_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 617 [1/2] (2.32ns)   --->   "%padded_2_2_load_2 = load i6 %padded_2_2_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 617 'load' 'padded_2_2_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 618 [1/2] (2.32ns)   --->   "%padded_2_3_load_2 = load i6 %padded_2_3_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 618 'load' 'padded_2_3_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 619 [1/2] (2.32ns)   --->   "%padded_3_0_load_2 = load i6 %padded_3_0_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 619 'load' 'padded_3_0_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 620 [1/2] (2.32ns)   --->   "%padded_3_1_load_2 = load i6 %padded_3_1_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 620 'load' 'padded_3_1_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 621 [1/2] (2.32ns)   --->   "%padded_3_2_load_2 = load i6 %padded_3_2_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 621 'load' 'padded_3_2_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 622 [1/2] (2.32ns)   --->   "%padded_3_3_load_2 = load i6 %padded_3_3_addr_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 622 'load' 'padded_3_3_load_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 623 [1/1] (2.06ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_2, i32 %padded_0_1_load_2, i32 %padded_0_2_load_2, i32 %padded_0_3_load_2, i32 %padded_1_0_load_2, i32 %padded_1_1_load_2, i32 %padded_1_2_load_2, i32 %padded_1_3_load_2, i32 %padded_2_0_load_2, i32 %padded_2_1_load_2, i32 %padded_2_2_load_2, i32 %padded_2_3_load_2, i32 %padded_3_0_load_2, i32 %padded_3_1_load_2, i32 %padded_3_2_load_2, i32 %padded_3_3_load_2, i5 %add_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 623 'mux' 'tmp_21' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 624 [1/1] (1.65ns)   --->   "%add_ln36_33 = add i3, i3 %trunc_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 624 'add' 'add_ln36_33' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %add_ln36_33" [lenet_proj/lenet_support.cpp:36]   --->   Operation 625 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln36_16 = zext i6 %tmp_58" [lenet_proj/lenet_support.cpp:36]   --->   Operation 626 'zext' 'zext_ln36_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 627 [1/1] (0.00ns)   --->   "%padded_0_0_addr_5 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 627 'getelementptr' 'padded_0_0_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 628 [1/1] (0.00ns)   --->   "%padded_0_1_addr_5 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 628 'getelementptr' 'padded_0_1_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 629 [1/1] (0.00ns)   --->   "%padded_0_2_addr_5 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 629 'getelementptr' 'padded_0_2_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 630 [1/1] (0.00ns)   --->   "%padded_0_3_addr_5 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 630 'getelementptr' 'padded_0_3_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 631 [1/1] (0.00ns)   --->   "%padded_1_0_addr_5 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 631 'getelementptr' 'padded_1_0_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 632 [1/1] (0.00ns)   --->   "%padded_1_1_addr_5 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 632 'getelementptr' 'padded_1_1_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 633 [1/1] (0.00ns)   --->   "%padded_1_2_addr_5 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 633 'getelementptr' 'padded_1_2_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 634 [1/1] (0.00ns)   --->   "%padded_1_3_addr_5 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 634 'getelementptr' 'padded_1_3_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 635 [1/1] (0.00ns)   --->   "%padded_2_0_addr_5 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 635 'getelementptr' 'padded_2_0_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 636 [1/1] (0.00ns)   --->   "%padded_2_1_addr_5 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 636 'getelementptr' 'padded_2_1_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 637 [1/1] (0.00ns)   --->   "%padded_2_2_addr_5 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 637 'getelementptr' 'padded_2_2_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 638 [1/1] (0.00ns)   --->   "%padded_2_3_addr_5 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 638 'getelementptr' 'padded_2_3_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 639 [1/1] (0.00ns)   --->   "%padded_3_0_addr_5 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 639 'getelementptr' 'padded_3_0_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 640 [1/1] (0.00ns)   --->   "%padded_3_1_addr_5 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 640 'getelementptr' 'padded_3_1_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 641 [1/1] (0.00ns)   --->   "%padded_3_2_addr_5 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 641 'getelementptr' 'padded_3_2_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 642 [1/1] (0.00ns)   --->   "%padded_3_3_addr_5 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 642 'getelementptr' 'padded_3_3_addr_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 643 [2/2] (2.32ns)   --->   "%padded_0_0_load_3 = load i6 %padded_0_0_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 643 'load' 'padded_0_0_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 644 [2/2] (2.32ns)   --->   "%padded_0_1_load_3 = load i6 %padded_0_1_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 644 'load' 'padded_0_1_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 645 [2/2] (2.32ns)   --->   "%padded_0_2_load_3 = load i6 %padded_0_2_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 645 'load' 'padded_0_2_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 646 [2/2] (2.32ns)   --->   "%padded_0_3_load_3 = load i6 %padded_0_3_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 646 'load' 'padded_0_3_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 647 [2/2] (2.32ns)   --->   "%padded_1_0_load_3 = load i6 %padded_1_0_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 647 'load' 'padded_1_0_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 648 [2/2] (2.32ns)   --->   "%padded_1_1_load_3 = load i6 %padded_1_1_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 648 'load' 'padded_1_1_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 649 [2/2] (2.32ns)   --->   "%padded_1_2_load_3 = load i6 %padded_1_2_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 649 'load' 'padded_1_2_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 650 [2/2] (2.32ns)   --->   "%padded_1_3_load_3 = load i6 %padded_1_3_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 650 'load' 'padded_1_3_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 651 [2/2] (2.32ns)   --->   "%padded_2_0_load_3 = load i6 %padded_2_0_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 651 'load' 'padded_2_0_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 652 [2/2] (2.32ns)   --->   "%padded_2_1_load_3 = load i6 %padded_2_1_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 652 'load' 'padded_2_1_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 653 [2/2] (2.32ns)   --->   "%padded_2_2_load_3 = load i6 %padded_2_2_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 653 'load' 'padded_2_2_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 654 [2/2] (2.32ns)   --->   "%padded_2_3_load_3 = load i6 %padded_2_3_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 654 'load' 'padded_2_3_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 655 [2/2] (2.32ns)   --->   "%padded_3_0_load_3 = load i6 %padded_3_0_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 655 'load' 'padded_3_0_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 656 [2/2] (2.32ns)   --->   "%padded_3_1_load_3 = load i6 %padded_3_1_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 656 'load' 'padded_3_1_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 657 [2/2] (2.32ns)   --->   "%padded_3_2_load_3 = load i6 %padded_3_2_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 657 'load' 'padded_3_2_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 658 [2/2] (2.32ns)   --->   "%padded_3_3_load_3 = load i6 %padded_3_3_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 658 'load' 'padded_3_3_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 15> <Delay = 5.70>
ST_18 : Operation 659 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %conv1_weights_0_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 659 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 660 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln36_1, i32 %conv1_weights_0_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 660 'fmul' 'mul_0_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 661 [1/1] (0.00ns)   --->   "%bitcast_ln36_2 = bitcast i32 %tmp_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 661 'bitcast' 'bitcast_ln36_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 662 [4/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln36_2, i32 %conv1_weights_0_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 662 'fmul' 'mul_0_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 663 [1/1] (1.78ns)   --->   "%add_ln36_5 = add i5, i5 %select_ln29" [lenet_proj/lenet_support.cpp:36]   --->   Operation 663 'add' 'add_ln36_5' <Predicate = (!icmp_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln36_5, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 664 'partselect' 'tmp_63' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 665 [1/1] (0.97ns)   --->   "%or_ln36_3 = or i2 %trunc_ln36_3, i2 %tmp_63" [lenet_proj/lenet_support.cpp:36]   --->   Operation 665 'or' 'or_ln36_3' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 666 [1/1] (0.00ns)   --->   "%add_ln36_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 666 'bitconcatenate' 'add_ln36_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 667 [1/2] (2.32ns)   --->   "%padded_0_0_load_3 = load i6 %padded_0_0_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 667 'load' 'padded_0_0_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 668 [1/2] (2.32ns)   --->   "%padded_0_1_load_3 = load i6 %padded_0_1_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 668 'load' 'padded_0_1_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 669 [1/2] (2.32ns)   --->   "%padded_0_2_load_3 = load i6 %padded_0_2_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 669 'load' 'padded_0_2_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 670 [1/2] (2.32ns)   --->   "%padded_0_3_load_3 = load i6 %padded_0_3_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 670 'load' 'padded_0_3_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 671 [1/2] (2.32ns)   --->   "%padded_1_0_load_3 = load i6 %padded_1_0_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 671 'load' 'padded_1_0_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 672 [1/2] (2.32ns)   --->   "%padded_1_1_load_3 = load i6 %padded_1_1_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 672 'load' 'padded_1_1_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 673 [1/2] (2.32ns)   --->   "%padded_1_2_load_3 = load i6 %padded_1_2_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 673 'load' 'padded_1_2_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 674 [1/2] (2.32ns)   --->   "%padded_1_3_load_3 = load i6 %padded_1_3_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 674 'load' 'padded_1_3_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 675 [1/2] (2.32ns)   --->   "%padded_2_0_load_3 = load i6 %padded_2_0_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 675 'load' 'padded_2_0_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 676 [1/2] (2.32ns)   --->   "%padded_2_1_load_3 = load i6 %padded_2_1_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 676 'load' 'padded_2_1_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 677 [1/2] (2.32ns)   --->   "%padded_2_2_load_3 = load i6 %padded_2_2_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 677 'load' 'padded_2_2_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 678 [1/2] (2.32ns)   --->   "%padded_2_3_load_3 = load i6 %padded_2_3_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 678 'load' 'padded_2_3_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 679 [1/2] (2.32ns)   --->   "%padded_3_0_load_3 = load i6 %padded_3_0_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 679 'load' 'padded_3_0_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 680 [1/2] (2.32ns)   --->   "%padded_3_1_load_3 = load i6 %padded_3_1_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 680 'load' 'padded_3_1_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 681 [1/2] (2.32ns)   --->   "%padded_3_2_load_3 = load i6 %padded_3_2_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 681 'load' 'padded_3_2_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 682 [1/2] (2.32ns)   --->   "%padded_3_3_load_3 = load i6 %padded_3_3_addr_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 682 'load' 'padded_3_3_load_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 683 [1/1] (2.06ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_3, i32 %padded_0_1_load_3, i32 %padded_0_2_load_3, i32 %padded_0_3_load_3, i32 %padded_1_0_load_3, i32 %padded_1_1_load_3, i32 %padded_1_2_load_3, i32 %padded_1_3_load_3, i32 %padded_2_0_load_3, i32 %padded_2_1_load_3, i32 %padded_2_2_load_3, i32 %padded_2_3_load_3, i32 %padded_3_0_load_3, i32 %padded_3_1_load_3, i32 %padded_3_2_load_3, i32 %padded_3_3_load_3, i5 %add_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 683 'mux' 'tmp_22' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 684 [1/1] (0.96ns)   --->   "%xor_ln36_1 = xor i3 %trunc_ln36_2, i3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 684 'xor' 'xor_ln36_1' <Predicate = (!icmp_ln28)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %xor_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 685 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln36_21 = zext i6 %tmp_64" [lenet_proj/lenet_support.cpp:36]   --->   Operation 686 'zext' 'zext_ln36_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 687 [1/1] (0.00ns)   --->   "%padded_0_0_addr_6 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 687 'getelementptr' 'padded_0_0_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 688 [1/1] (0.00ns)   --->   "%padded_0_1_addr_6 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 688 'getelementptr' 'padded_0_1_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 689 [1/1] (0.00ns)   --->   "%padded_0_2_addr_6 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 689 'getelementptr' 'padded_0_2_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 690 [1/1] (0.00ns)   --->   "%padded_0_3_addr_6 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 690 'getelementptr' 'padded_0_3_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 691 [1/1] (0.00ns)   --->   "%padded_1_0_addr_6 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 691 'getelementptr' 'padded_1_0_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 692 [1/1] (0.00ns)   --->   "%padded_1_1_addr_6 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 692 'getelementptr' 'padded_1_1_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 693 [1/1] (0.00ns)   --->   "%padded_1_2_addr_6 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 693 'getelementptr' 'padded_1_2_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 694 [1/1] (0.00ns)   --->   "%padded_1_3_addr_6 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 694 'getelementptr' 'padded_1_3_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 695 [1/1] (0.00ns)   --->   "%padded_2_0_addr_6 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 695 'getelementptr' 'padded_2_0_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 696 [1/1] (0.00ns)   --->   "%padded_2_1_addr_6 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 696 'getelementptr' 'padded_2_1_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 697 [1/1] (0.00ns)   --->   "%padded_2_2_addr_6 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 697 'getelementptr' 'padded_2_2_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 698 [1/1] (0.00ns)   --->   "%padded_2_3_addr_6 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 698 'getelementptr' 'padded_2_3_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 699 [1/1] (0.00ns)   --->   "%padded_3_0_addr_6 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 699 'getelementptr' 'padded_3_0_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 700 [1/1] (0.00ns)   --->   "%padded_3_1_addr_6 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 700 'getelementptr' 'padded_3_1_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 701 [1/1] (0.00ns)   --->   "%padded_3_2_addr_6 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 701 'getelementptr' 'padded_3_2_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 702 [1/1] (0.00ns)   --->   "%padded_3_3_addr_6 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 702 'getelementptr' 'padded_3_3_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_18 : Operation 703 [2/2] (2.32ns)   --->   "%padded_0_0_load_4 = load i6 %padded_0_0_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 703 'load' 'padded_0_0_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 704 [2/2] (2.32ns)   --->   "%padded_0_1_load_4 = load i6 %padded_0_1_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 704 'load' 'padded_0_1_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 705 [2/2] (2.32ns)   --->   "%padded_0_2_load_4 = load i6 %padded_0_2_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 705 'load' 'padded_0_2_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 706 [2/2] (2.32ns)   --->   "%padded_0_3_load_4 = load i6 %padded_0_3_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 706 'load' 'padded_0_3_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 707 [2/2] (2.32ns)   --->   "%padded_1_0_load_4 = load i6 %padded_1_0_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 707 'load' 'padded_1_0_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 708 [2/2] (2.32ns)   --->   "%padded_1_1_load_4 = load i6 %padded_1_1_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 708 'load' 'padded_1_1_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 709 [2/2] (2.32ns)   --->   "%padded_1_2_load_4 = load i6 %padded_1_2_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 709 'load' 'padded_1_2_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 710 [2/2] (2.32ns)   --->   "%padded_1_3_load_4 = load i6 %padded_1_3_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 710 'load' 'padded_1_3_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 711 [2/2] (2.32ns)   --->   "%padded_2_0_load_4 = load i6 %padded_2_0_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 711 'load' 'padded_2_0_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 712 [2/2] (2.32ns)   --->   "%padded_2_1_load_4 = load i6 %padded_2_1_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 712 'load' 'padded_2_1_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 713 [2/2] (2.32ns)   --->   "%padded_2_2_load_4 = load i6 %padded_2_2_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 713 'load' 'padded_2_2_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 714 [2/2] (2.32ns)   --->   "%padded_2_3_load_4 = load i6 %padded_2_3_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 714 'load' 'padded_2_3_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 715 [2/2] (2.32ns)   --->   "%padded_3_0_load_4 = load i6 %padded_3_0_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 715 'load' 'padded_3_0_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 716 [2/2] (2.32ns)   --->   "%padded_3_1_load_4 = load i6 %padded_3_1_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 716 'load' 'padded_3_1_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 717 [2/2] (2.32ns)   --->   "%padded_3_2_load_4 = load i6 %padded_3_2_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 717 'load' 'padded_3_2_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 718 [2/2] (2.32ns)   --->   "%padded_3_3_load_4 = load i6 %padded_3_3_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 718 'load' 'padded_3_3_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 16> <Delay = 5.70>
ST_19 : Operation 719 [1/1] (1.65ns)   --->   "%add_ln36_28 = add i3, i3 %trunc_ln36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 719 'add' 'add_ln36_28' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 720 [1/1] (1.65ns)   --->   "%add_ln36_31 = add i3, i3 %trunc_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 720 'add' 'add_ln36_31' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%select_ln28_10 = select i1 %icmp_ln29, i3, i3 %add_ln36_28" [lenet_proj/lenet_support.cpp:28]   --->   Operation 721 'select' 'select_ln28_10' <Predicate = (!icmp_ln28 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 722 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln28, i3 %add_ln36_31, i3 %select_ln28_10" [lenet_proj/lenet_support.cpp:29]   --->   Operation 722 'select' 'select_ln29_4' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %trunc_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 723 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i6 %tmp_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 724 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 725 [1/1] (0.00ns)   --->   "%padded_0_0_addr_7 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 725 'getelementptr' 'padded_0_0_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 726 [1/1] (0.00ns)   --->   "%padded_0_1_addr_7 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 726 'getelementptr' 'padded_0_1_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 727 [1/1] (0.00ns)   --->   "%padded_0_2_addr_7 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 727 'getelementptr' 'padded_0_2_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 728 [1/1] (0.00ns)   --->   "%padded_0_3_addr_7 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 728 'getelementptr' 'padded_0_3_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 729 [1/1] (0.00ns)   --->   "%padded_1_0_addr_7 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 729 'getelementptr' 'padded_1_0_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 730 [1/1] (0.00ns)   --->   "%padded_1_1_addr_7 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 730 'getelementptr' 'padded_1_1_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 731 [1/1] (0.00ns)   --->   "%padded_1_2_addr_7 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 731 'getelementptr' 'padded_1_2_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 732 [1/1] (0.00ns)   --->   "%padded_1_3_addr_7 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 732 'getelementptr' 'padded_1_3_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 733 [1/1] (0.00ns)   --->   "%padded_2_0_addr_7 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 733 'getelementptr' 'padded_2_0_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 734 [1/1] (0.00ns)   --->   "%padded_2_1_addr_7 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 734 'getelementptr' 'padded_2_1_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 735 [1/1] (0.00ns)   --->   "%padded_2_2_addr_7 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 735 'getelementptr' 'padded_2_2_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 736 [1/1] (0.00ns)   --->   "%padded_2_3_addr_7 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 736 'getelementptr' 'padded_2_3_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 737 [1/1] (0.00ns)   --->   "%padded_3_0_addr_7 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 737 'getelementptr' 'padded_3_0_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 738 [1/1] (0.00ns)   --->   "%padded_3_1_addr_7 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 738 'getelementptr' 'padded_3_1_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 739 [1/1] (0.00ns)   --->   "%padded_3_2_addr_7 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 739 'getelementptr' 'padded_3_2_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 740 [1/1] (0.00ns)   --->   "%padded_3_3_addr_7 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 740 'getelementptr' 'padded_3_3_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 741 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %conv1_weights_0_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 741 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 742 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln36_1, i32 %conv1_weights_0_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 742 'fmul' 'mul_0_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 743 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln36_2, i32 %conv1_weights_0_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 743 'fmul' 'mul_0_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 744 [1/1] (0.00ns)   --->   "%bitcast_ln36_3 = bitcast i32 %tmp_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 744 'bitcast' 'bitcast_ln36_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 745 [4/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln36_3, i32 %conv1_weights_0_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 745 'fmul' 'mul_0_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 746 [1/1] (1.78ns)   --->   "%add_ln36_7 = add i5, i5 %select_ln29" [lenet_proj/lenet_support.cpp:36]   --->   Operation 746 'add' 'add_ln36_7' <Predicate = (!icmp_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln36_7, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 747 'partselect' 'tmp_69' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 748 [1/1] (0.97ns)   --->   "%or_ln36_4 = or i2 %trunc_ln36_3, i2 %tmp_69" [lenet_proj/lenet_support.cpp:36]   --->   Operation 748 'or' 'or_ln36_4' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 749 [1/1] (0.00ns)   --->   "%add_ln36_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 749 'bitconcatenate' 'add_ln36_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 750 [1/2] (2.32ns)   --->   "%padded_0_0_load_4 = load i6 %padded_0_0_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 750 'load' 'padded_0_0_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 751 [1/2] (2.32ns)   --->   "%padded_0_1_load_4 = load i6 %padded_0_1_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 751 'load' 'padded_0_1_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 752 [1/2] (2.32ns)   --->   "%padded_0_2_load_4 = load i6 %padded_0_2_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 752 'load' 'padded_0_2_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 753 [1/2] (2.32ns)   --->   "%padded_0_3_load_4 = load i6 %padded_0_3_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 753 'load' 'padded_0_3_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 754 [1/2] (2.32ns)   --->   "%padded_1_0_load_4 = load i6 %padded_1_0_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 754 'load' 'padded_1_0_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 755 [1/2] (2.32ns)   --->   "%padded_1_1_load_4 = load i6 %padded_1_1_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 755 'load' 'padded_1_1_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 756 [1/2] (2.32ns)   --->   "%padded_1_2_load_4 = load i6 %padded_1_2_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 756 'load' 'padded_1_2_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 757 [1/2] (2.32ns)   --->   "%padded_1_3_load_4 = load i6 %padded_1_3_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 757 'load' 'padded_1_3_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 758 [1/2] (2.32ns)   --->   "%padded_2_0_load_4 = load i6 %padded_2_0_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 758 'load' 'padded_2_0_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 759 [1/2] (2.32ns)   --->   "%padded_2_1_load_4 = load i6 %padded_2_1_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 759 'load' 'padded_2_1_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 760 [1/2] (2.32ns)   --->   "%padded_2_2_load_4 = load i6 %padded_2_2_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 760 'load' 'padded_2_2_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 761 [1/2] (2.32ns)   --->   "%padded_2_3_load_4 = load i6 %padded_2_3_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 761 'load' 'padded_2_3_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 762 [1/2] (2.32ns)   --->   "%padded_3_0_load_4 = load i6 %padded_3_0_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 762 'load' 'padded_3_0_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 763 [1/2] (2.32ns)   --->   "%padded_3_1_load_4 = load i6 %padded_3_1_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 763 'load' 'padded_3_1_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 764 [1/2] (2.32ns)   --->   "%padded_3_2_load_4 = load i6 %padded_3_2_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 764 'load' 'padded_3_2_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 765 [1/2] (2.32ns)   --->   "%padded_3_3_load_4 = load i6 %padded_3_3_addr_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 765 'load' 'padded_3_3_load_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 766 [1/1] (2.06ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_4, i32 %padded_0_1_load_4, i32 %padded_0_2_load_4, i32 %padded_0_3_load_4, i32 %padded_1_0_load_4, i32 %padded_1_1_load_4, i32 %padded_1_2_load_4, i32 %padded_1_3_load_4, i32 %padded_2_0_load_4, i32 %padded_2_1_load_4, i32 %padded_2_2_load_4, i32 %padded_2_3_load_4, i32 %padded_3_0_load_4, i32 %padded_3_1_load_4, i32 %padded_3_2_load_4, i32 %padded_3_3_load_4, i5 %add_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 766 'mux' 'tmp_23' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 767 [2/2] (2.32ns)   --->   "%padded_0_0_load_5 = load i6 %padded_0_0_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 767 'load' 'padded_0_0_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 768 [2/2] (2.32ns)   --->   "%padded_0_1_load_5 = load i6 %padded_0_1_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 768 'load' 'padded_0_1_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 769 [2/2] (2.32ns)   --->   "%padded_0_2_load_5 = load i6 %padded_0_2_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 769 'load' 'padded_0_2_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 770 [2/2] (2.32ns)   --->   "%padded_0_3_load_5 = load i6 %padded_0_3_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 770 'load' 'padded_0_3_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 771 [2/2] (2.32ns)   --->   "%padded_1_0_load_5 = load i6 %padded_1_0_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 771 'load' 'padded_1_0_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 772 [2/2] (2.32ns)   --->   "%padded_1_1_load_5 = load i6 %padded_1_1_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 772 'load' 'padded_1_1_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 773 [2/2] (2.32ns)   --->   "%padded_1_2_load_5 = load i6 %padded_1_2_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 773 'load' 'padded_1_2_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 774 [2/2] (2.32ns)   --->   "%padded_1_3_load_5 = load i6 %padded_1_3_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 774 'load' 'padded_1_3_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 775 [2/2] (2.32ns)   --->   "%padded_2_0_load_5 = load i6 %padded_2_0_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 775 'load' 'padded_2_0_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 776 [2/2] (2.32ns)   --->   "%padded_2_1_load_5 = load i6 %padded_2_1_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 776 'load' 'padded_2_1_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 777 [2/2] (2.32ns)   --->   "%padded_2_2_load_5 = load i6 %padded_2_2_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 777 'load' 'padded_2_2_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 778 [2/2] (2.32ns)   --->   "%padded_2_3_load_5 = load i6 %padded_2_3_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 778 'load' 'padded_2_3_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 779 [2/2] (2.32ns)   --->   "%padded_3_0_load_5 = load i6 %padded_3_0_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 779 'load' 'padded_3_0_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 780 [2/2] (2.32ns)   --->   "%padded_3_1_load_5 = load i6 %padded_3_1_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 780 'load' 'padded_3_1_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 781 [2/2] (2.32ns)   --->   "%padded_3_2_load_5 = load i6 %padded_3_2_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 781 'load' 'padded_3_2_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 782 [2/2] (2.32ns)   --->   "%padded_3_3_load_5 = load i6 %padded_3_3_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 782 'load' 'padded_3_3_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 17> <Delay = 7.25>
ST_20 : Operation 783 [1/1] (1.78ns)   --->   "%empty_49 = add i5, i5 %i_1" [lenet_proj/lenet_support.cpp:29]   --->   Operation 783 'add' 'empty_49' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_49, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 784 'partselect' 'tmp_8' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00>
ST_20 : Operation 785 [1/1] (0.00ns)   --->   "%and_ln36_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_8, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 785 'bitconcatenate' 'and_ln36_1' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00>
ST_20 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_5)   --->   "%select_ln28_5 = select i1 %icmp_ln29, i4, i4 %and_ln36_1" [lenet_proj/lenet_support.cpp:28]   --->   Operation 786 'select' 'select_ln28_5' <Predicate = (!icmp_ln28 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 787 [1/1] (1.78ns)   --->   "%p_mid112 = add i5, i5 %select_ln28" [lenet_proj/lenet_support.cpp:28]   --->   Operation 787 'add' 'p_mid112' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_5)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_mid112, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 788 'partselect' 'tmp_10' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00>
ST_20 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_5)   --->   "%and_ln36_1_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_10, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 789 'bitconcatenate' 'and_ln36_1_mid1' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00>
ST_20 : Operation 790 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln28, i4 %and_ln36_1_mid1, i4 %select_ln28_5" [lenet_proj/lenet_support.cpp:29]   --->   Operation 790 'select' 'select_ln29_5' <Predicate = (!icmp_ln28)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 791 [5/5] (7.25ns)   --->   "%sum_4 = fadd i32 %mul, i32" [lenet_proj/lenet_support.cpp:38]   --->   Operation 791 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %add_ln36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 792 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i6 %tmp_47" [lenet_proj/lenet_support.cpp:36]   --->   Operation 793 'zext' 'zext_ln36_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 794 [1/1] (0.00ns)   --->   "%padded_0_0_addr_8 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 794 'getelementptr' 'padded_0_0_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 795 [1/1] (0.00ns)   --->   "%padded_0_1_addr_8 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 795 'getelementptr' 'padded_0_1_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 796 [1/1] (0.00ns)   --->   "%padded_0_2_addr_8 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 796 'getelementptr' 'padded_0_2_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 797 [1/1] (0.00ns)   --->   "%padded_0_3_addr_8 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 797 'getelementptr' 'padded_0_3_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 798 [1/1] (0.00ns)   --->   "%padded_1_0_addr_8 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 798 'getelementptr' 'padded_1_0_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 799 [1/1] (0.00ns)   --->   "%padded_1_1_addr_8 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 799 'getelementptr' 'padded_1_1_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 800 [1/1] (0.00ns)   --->   "%padded_1_2_addr_8 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 800 'getelementptr' 'padded_1_2_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 801 [1/1] (0.00ns)   --->   "%padded_1_3_addr_8 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 801 'getelementptr' 'padded_1_3_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 802 [1/1] (0.00ns)   --->   "%padded_2_0_addr_8 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 802 'getelementptr' 'padded_2_0_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 803 [1/1] (0.00ns)   --->   "%padded_2_1_addr_8 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 803 'getelementptr' 'padded_2_1_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 804 [1/1] (0.00ns)   --->   "%padded_2_2_addr_8 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 804 'getelementptr' 'padded_2_2_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "%padded_2_3_addr_8 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 805 'getelementptr' 'padded_2_3_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 806 [1/1] (0.00ns)   --->   "%padded_3_0_addr_8 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 806 'getelementptr' 'padded_3_0_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 807 [1/1] (0.00ns)   --->   "%padded_3_1_addr_8 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 807 'getelementptr' 'padded_3_1_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 808 [1/1] (0.00ns)   --->   "%padded_3_2_addr_8 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 808 'getelementptr' 'padded_3_2_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 809 [1/1] (0.00ns)   --->   "%padded_3_3_addr_8 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 809 'getelementptr' 'padded_3_3_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 810 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln36_1, i32 %conv1_weights_0_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 810 'fmul' 'mul_0_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 811 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln36_2, i32 %conv1_weights_0_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 811 'fmul' 'mul_0_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 812 [3/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln36_3, i32 %conv1_weights_0_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 812 'fmul' 'mul_0_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 813 [1/1] (0.00ns)   --->   "%bitcast_ln36_4 = bitcast i32 %tmp_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 813 'bitcast' 'bitcast_ln36_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 814 [4/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln36_4, i32 %conv1_weights_0_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 814 'fmul' 'mul_0_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln36_4 = trunc i4 %select_ln29_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 815 'trunc' 'trunc_ln36_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 816 [1/1] (0.97ns)   --->   "%or_ln36_5 = or i2 %trunc_ln36_4, i2 %tmp_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 816 'or' 'or_ln36_5' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_5, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 817 'partselect' 'tmp_70' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 818 [1/1] (0.00ns)   --->   "%add_ln36_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 818 'bitconcatenate' 'add_ln36_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_20 : Operation 819 [1/2] (2.32ns)   --->   "%padded_0_0_load_5 = load i6 %padded_0_0_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 819 'load' 'padded_0_0_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 820 [1/2] (2.32ns)   --->   "%padded_0_1_load_5 = load i6 %padded_0_1_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 820 'load' 'padded_0_1_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 821 [1/2] (2.32ns)   --->   "%padded_0_2_load_5 = load i6 %padded_0_2_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 821 'load' 'padded_0_2_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 822 [1/2] (2.32ns)   --->   "%padded_0_3_load_5 = load i6 %padded_0_3_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 822 'load' 'padded_0_3_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 823 [1/2] (2.32ns)   --->   "%padded_1_0_load_5 = load i6 %padded_1_0_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 823 'load' 'padded_1_0_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 824 [1/2] (2.32ns)   --->   "%padded_1_1_load_5 = load i6 %padded_1_1_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 824 'load' 'padded_1_1_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 825 [1/2] (2.32ns)   --->   "%padded_1_2_load_5 = load i6 %padded_1_2_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 825 'load' 'padded_1_2_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 826 [1/2] (2.32ns)   --->   "%padded_1_3_load_5 = load i6 %padded_1_3_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 826 'load' 'padded_1_3_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 827 [1/2] (2.32ns)   --->   "%padded_2_0_load_5 = load i6 %padded_2_0_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 827 'load' 'padded_2_0_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 828 [1/2] (2.32ns)   --->   "%padded_2_1_load_5 = load i6 %padded_2_1_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 828 'load' 'padded_2_1_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 829 [1/2] (2.32ns)   --->   "%padded_2_2_load_5 = load i6 %padded_2_2_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 829 'load' 'padded_2_2_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 830 [1/2] (2.32ns)   --->   "%padded_2_3_load_5 = load i6 %padded_2_3_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 830 'load' 'padded_2_3_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 831 [1/2] (2.32ns)   --->   "%padded_3_0_load_5 = load i6 %padded_3_0_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 831 'load' 'padded_3_0_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 832 [1/2] (2.32ns)   --->   "%padded_3_1_load_5 = load i6 %padded_3_1_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 832 'load' 'padded_3_1_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 833 [1/2] (2.32ns)   --->   "%padded_3_2_load_5 = load i6 %padded_3_2_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 833 'load' 'padded_3_2_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 834 [1/2] (2.32ns)   --->   "%padded_3_3_load_5 = load i6 %padded_3_3_addr_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 834 'load' 'padded_3_3_load_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 835 [1/1] (2.06ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_5, i32 %padded_0_1_load_5, i32 %padded_0_2_load_5, i32 %padded_0_3_load_5, i32 %padded_1_0_load_5, i32 %padded_1_1_load_5, i32 %padded_1_2_load_5, i32 %padded_1_3_load_5, i32 %padded_2_0_load_5, i32 %padded_2_1_load_5, i32 %padded_2_2_load_5, i32 %padded_2_3_load_5, i32 %padded_3_0_load_5, i32 %padded_3_1_load_5, i32 %padded_3_2_load_5, i32 %padded_3_3_load_5, i5 %add_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 835 'mux' 'tmp_24' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 836 [2/2] (2.32ns)   --->   "%padded_0_0_load_6 = load i6 %padded_0_0_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 836 'load' 'padded_0_0_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 837 [2/2] (2.32ns)   --->   "%padded_0_1_load_6 = load i6 %padded_0_1_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 837 'load' 'padded_0_1_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 838 [2/2] (2.32ns)   --->   "%padded_0_2_load_6 = load i6 %padded_0_2_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 838 'load' 'padded_0_2_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 839 [2/2] (2.32ns)   --->   "%padded_0_3_load_6 = load i6 %padded_0_3_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 839 'load' 'padded_0_3_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 840 [2/2] (2.32ns)   --->   "%padded_1_0_load_6 = load i6 %padded_1_0_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 840 'load' 'padded_1_0_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 841 [2/2] (2.32ns)   --->   "%padded_1_1_load_6 = load i6 %padded_1_1_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 841 'load' 'padded_1_1_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 842 [2/2] (2.32ns)   --->   "%padded_1_2_load_6 = load i6 %padded_1_2_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 842 'load' 'padded_1_2_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 843 [2/2] (2.32ns)   --->   "%padded_1_3_load_6 = load i6 %padded_1_3_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 843 'load' 'padded_1_3_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 844 [2/2] (2.32ns)   --->   "%padded_2_0_load_6 = load i6 %padded_2_0_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 844 'load' 'padded_2_0_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 845 [2/2] (2.32ns)   --->   "%padded_2_1_load_6 = load i6 %padded_2_1_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 845 'load' 'padded_2_1_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 846 [2/2] (2.32ns)   --->   "%padded_2_2_load_6 = load i6 %padded_2_2_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 846 'load' 'padded_2_2_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 847 [2/2] (2.32ns)   --->   "%padded_2_3_load_6 = load i6 %padded_2_3_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 847 'load' 'padded_2_3_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 848 [2/2] (2.32ns)   --->   "%padded_3_0_load_6 = load i6 %padded_3_0_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 848 'load' 'padded_3_0_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 849 [2/2] (2.32ns)   --->   "%padded_3_1_load_6 = load i6 %padded_3_1_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 849 'load' 'padded_3_1_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 850 [2/2] (2.32ns)   --->   "%padded_3_2_load_6 = load i6 %padded_3_2_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 850 'load' 'padded_3_2_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 851 [2/2] (2.32ns)   --->   "%padded_3_3_load_6 = load i6 %padded_3_3_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 851 'load' 'padded_3_3_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 18> <Delay = 7.25>
ST_21 : Operation 852 [4/5] (7.25ns)   --->   "%sum_4 = fadd i32 %mul, i32" [lenet_proj/lenet_support.cpp:38]   --->   Operation 852 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %add_ln36_32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 853 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i6 %tmp_53" [lenet_proj/lenet_support.cpp:36]   --->   Operation 854 'zext' 'zext_ln36_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 855 [1/1] (0.00ns)   --->   "%padded_0_0_addr_9 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 855 'getelementptr' 'padded_0_0_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 856 [1/1] (0.00ns)   --->   "%padded_0_1_addr_9 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 856 'getelementptr' 'padded_0_1_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 857 [1/1] (0.00ns)   --->   "%padded_0_2_addr_9 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 857 'getelementptr' 'padded_0_2_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 858 [1/1] (0.00ns)   --->   "%padded_0_3_addr_9 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 858 'getelementptr' 'padded_0_3_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 859 [1/1] (0.00ns)   --->   "%padded_1_0_addr_9 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 859 'getelementptr' 'padded_1_0_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 860 [1/1] (0.00ns)   --->   "%padded_1_1_addr_9 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 860 'getelementptr' 'padded_1_1_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 861 [1/1] (0.00ns)   --->   "%padded_1_2_addr_9 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 861 'getelementptr' 'padded_1_2_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 862 [1/1] (0.00ns)   --->   "%padded_1_3_addr_9 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 862 'getelementptr' 'padded_1_3_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 863 [1/1] (0.00ns)   --->   "%padded_2_0_addr_9 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 863 'getelementptr' 'padded_2_0_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 864 [1/1] (0.00ns)   --->   "%padded_2_1_addr_9 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 864 'getelementptr' 'padded_2_1_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 865 [1/1] (0.00ns)   --->   "%padded_2_2_addr_9 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 865 'getelementptr' 'padded_2_2_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 866 [1/1] (0.00ns)   --->   "%padded_2_3_addr_9 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 866 'getelementptr' 'padded_2_3_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 867 [1/1] (0.00ns)   --->   "%padded_3_0_addr_9 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 867 'getelementptr' 'padded_3_0_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 868 [1/1] (0.00ns)   --->   "%padded_3_1_addr_9 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 868 'getelementptr' 'padded_3_1_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 869 [1/1] (0.00ns)   --->   "%padded_3_2_addr_9 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 869 'getelementptr' 'padded_3_2_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 870 [1/1] (0.00ns)   --->   "%padded_3_3_addr_9 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 870 'getelementptr' 'padded_3_3_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 871 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln36_2, i32 %conv1_weights_0_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 871 'fmul' 'mul_0_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 872 [2/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln36_3, i32 %conv1_weights_0_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 872 'fmul' 'mul_0_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 873 [3/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln36_4, i32 %conv1_weights_0_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 873 'fmul' 'mul_0_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 874 [1/1] (0.00ns)   --->   "%bitcast_ln36_5 = bitcast i32 %tmp_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 874 'bitcast' 'bitcast_ln36_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 875 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_5, i32 %conv1_weights_1_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 875 'fmul' 'mul_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 876 [1/1] (0.97ns)   --->   "%or_ln36_6 = or i2 %trunc_ln36_4, i2 %tmp_51" [lenet_proj/lenet_support.cpp:36]   --->   Operation 876 'or' 'or_ln36_6' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 877 [1/1] (0.00ns)   --->   "%add_ln36_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_6" [lenet_proj/lenet_support.cpp:36]   --->   Operation 877 'bitconcatenate' 'add_ln36_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_21 : Operation 878 [1/2] (2.32ns)   --->   "%padded_0_0_load_6 = load i6 %padded_0_0_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 878 'load' 'padded_0_0_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 879 [1/2] (2.32ns)   --->   "%padded_0_1_load_6 = load i6 %padded_0_1_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 879 'load' 'padded_0_1_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 880 [1/2] (2.32ns)   --->   "%padded_0_2_load_6 = load i6 %padded_0_2_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 880 'load' 'padded_0_2_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 881 [1/2] (2.32ns)   --->   "%padded_0_3_load_6 = load i6 %padded_0_3_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 881 'load' 'padded_0_3_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 882 [1/2] (2.32ns)   --->   "%padded_1_0_load_6 = load i6 %padded_1_0_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 882 'load' 'padded_1_0_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 883 [1/2] (2.32ns)   --->   "%padded_1_1_load_6 = load i6 %padded_1_1_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 883 'load' 'padded_1_1_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 884 [1/2] (2.32ns)   --->   "%padded_1_2_load_6 = load i6 %padded_1_2_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 884 'load' 'padded_1_2_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 885 [1/2] (2.32ns)   --->   "%padded_1_3_load_6 = load i6 %padded_1_3_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 885 'load' 'padded_1_3_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 886 [1/2] (2.32ns)   --->   "%padded_2_0_load_6 = load i6 %padded_2_0_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 886 'load' 'padded_2_0_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 887 [1/2] (2.32ns)   --->   "%padded_2_1_load_6 = load i6 %padded_2_1_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 887 'load' 'padded_2_1_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 888 [1/2] (2.32ns)   --->   "%padded_2_2_load_6 = load i6 %padded_2_2_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 888 'load' 'padded_2_2_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 889 [1/2] (2.32ns)   --->   "%padded_2_3_load_6 = load i6 %padded_2_3_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 889 'load' 'padded_2_3_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 890 [1/2] (2.32ns)   --->   "%padded_3_0_load_6 = load i6 %padded_3_0_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 890 'load' 'padded_3_0_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 891 [1/2] (2.32ns)   --->   "%padded_3_1_load_6 = load i6 %padded_3_1_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 891 'load' 'padded_3_1_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 892 [1/2] (2.32ns)   --->   "%padded_3_2_load_6 = load i6 %padded_3_2_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 892 'load' 'padded_3_2_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 893 [1/2] (2.32ns)   --->   "%padded_3_3_load_6 = load i6 %padded_3_3_addr_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 893 'load' 'padded_3_3_load_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 894 [1/1] (2.06ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_6, i32 %padded_0_1_load_6, i32 %padded_0_2_load_6, i32 %padded_0_3_load_6, i32 %padded_1_0_load_6, i32 %padded_1_1_load_6, i32 %padded_1_2_load_6, i32 %padded_1_3_load_6, i32 %padded_2_0_load_6, i32 %padded_2_1_load_6, i32 %padded_2_2_load_6, i32 %padded_2_3_load_6, i32 %padded_3_0_load_6, i32 %padded_3_1_load_6, i32 %padded_3_2_load_6, i32 %padded_3_3_load_6, i5 %add_ln36_s" [lenet_proj/lenet_support.cpp:36]   --->   Operation 894 'mux' 'tmp_25' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 895 [2/2] (2.32ns)   --->   "%padded_0_0_load_7 = load i6 %padded_0_0_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 895 'load' 'padded_0_0_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 896 [2/2] (2.32ns)   --->   "%padded_0_1_load_7 = load i6 %padded_0_1_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 896 'load' 'padded_0_1_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 897 [2/2] (2.32ns)   --->   "%padded_0_2_load_7 = load i6 %padded_0_2_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 897 'load' 'padded_0_2_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 898 [2/2] (2.32ns)   --->   "%padded_0_3_load_7 = load i6 %padded_0_3_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 898 'load' 'padded_0_3_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 899 [2/2] (2.32ns)   --->   "%padded_1_0_load_7 = load i6 %padded_1_0_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 899 'load' 'padded_1_0_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 900 [2/2] (2.32ns)   --->   "%padded_1_1_load_7 = load i6 %padded_1_1_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 900 'load' 'padded_1_1_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 901 [2/2] (2.32ns)   --->   "%padded_1_2_load_7 = load i6 %padded_1_2_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 901 'load' 'padded_1_2_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 902 [2/2] (2.32ns)   --->   "%padded_1_3_load_7 = load i6 %padded_1_3_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 902 'load' 'padded_1_3_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 903 [2/2] (2.32ns)   --->   "%padded_2_0_load_7 = load i6 %padded_2_0_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 903 'load' 'padded_2_0_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 904 [2/2] (2.32ns)   --->   "%padded_2_1_load_7 = load i6 %padded_2_1_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 904 'load' 'padded_2_1_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 905 [2/2] (2.32ns)   --->   "%padded_2_2_load_7 = load i6 %padded_2_2_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 905 'load' 'padded_2_2_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 906 [2/2] (2.32ns)   --->   "%padded_2_3_load_7 = load i6 %padded_2_3_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 906 'load' 'padded_2_3_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 907 [2/2] (2.32ns)   --->   "%padded_3_0_load_7 = load i6 %padded_3_0_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 907 'load' 'padded_3_0_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 908 [2/2] (2.32ns)   --->   "%padded_3_1_load_7 = load i6 %padded_3_1_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 908 'load' 'padded_3_1_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 909 [2/2] (2.32ns)   --->   "%padded_3_2_load_7 = load i6 %padded_3_2_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 909 'load' 'padded_3_2_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 910 [2/2] (2.32ns)   --->   "%padded_3_3_load_7 = load i6 %padded_3_3_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 910 'load' 'padded_3_3_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 19> <Delay = 7.25>
ST_22 : Operation 911 [3/5] (7.25ns)   --->   "%sum_4 = fadd i32 %mul, i32" [lenet_proj/lenet_support.cpp:38]   --->   Operation 911 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %add_ln36_33" [lenet_proj/lenet_support.cpp:36]   --->   Operation 912 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln36_17 = zext i6 %tmp_59" [lenet_proj/lenet_support.cpp:36]   --->   Operation 913 'zext' 'zext_ln36_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 914 [1/1] (0.00ns)   --->   "%padded_0_0_addr_10 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 914 'getelementptr' 'padded_0_0_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 915 [1/1] (0.00ns)   --->   "%padded_0_1_addr_10 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 915 'getelementptr' 'padded_0_1_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 916 [1/1] (0.00ns)   --->   "%padded_0_2_addr_10 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 916 'getelementptr' 'padded_0_2_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 917 [1/1] (0.00ns)   --->   "%padded_0_3_addr_10 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 917 'getelementptr' 'padded_0_3_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 918 [1/1] (0.00ns)   --->   "%padded_1_0_addr_10 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 918 'getelementptr' 'padded_1_0_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 919 [1/1] (0.00ns)   --->   "%padded_1_1_addr_10 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 919 'getelementptr' 'padded_1_1_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 920 [1/1] (0.00ns)   --->   "%padded_1_2_addr_10 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 920 'getelementptr' 'padded_1_2_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 921 [1/1] (0.00ns)   --->   "%padded_1_3_addr_10 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 921 'getelementptr' 'padded_1_3_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 922 [1/1] (0.00ns)   --->   "%padded_2_0_addr_10 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 922 'getelementptr' 'padded_2_0_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 923 [1/1] (0.00ns)   --->   "%padded_2_1_addr_10 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 923 'getelementptr' 'padded_2_1_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 924 [1/1] (0.00ns)   --->   "%padded_2_2_addr_10 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 924 'getelementptr' 'padded_2_2_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 925 [1/1] (0.00ns)   --->   "%padded_2_3_addr_10 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 925 'getelementptr' 'padded_2_3_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 926 [1/1] (0.00ns)   --->   "%padded_3_0_addr_10 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 926 'getelementptr' 'padded_3_0_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 927 [1/1] (0.00ns)   --->   "%padded_3_1_addr_10 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 927 'getelementptr' 'padded_3_1_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 928 [1/1] (0.00ns)   --->   "%padded_3_2_addr_10 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 928 'getelementptr' 'padded_3_2_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 929 [1/1] (0.00ns)   --->   "%padded_3_3_addr_10 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 929 'getelementptr' 'padded_3_3_addr_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 930 [1/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln36_3, i32 %conv1_weights_0_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 930 'fmul' 'mul_0_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 931 [2/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln36_4, i32 %conv1_weights_0_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 931 'fmul' 'mul_0_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 932 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_5, i32 %conv1_weights_1_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 932 'fmul' 'mul_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 933 [1/1] (0.00ns)   --->   "%bitcast_ln36_6 = bitcast i32 %tmp_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 933 'bitcast' 'bitcast_ln36_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 934 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln36_6, i32 %conv1_weights_1_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 934 'fmul' 'mul_1_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 935 [1/1] (0.97ns)   --->   "%or_ln36_7 = or i2 %trunc_ln36_4, i2 %tmp_57" [lenet_proj/lenet_support.cpp:36]   --->   Operation 935 'or' 'or_ln36_7' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 936 [1/1] (0.00ns)   --->   "%add_ln36_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 936 'bitconcatenate' 'add_ln36_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_22 : Operation 937 [1/2] (2.32ns)   --->   "%padded_0_0_load_7 = load i6 %padded_0_0_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 937 'load' 'padded_0_0_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 938 [1/2] (2.32ns)   --->   "%padded_0_1_load_7 = load i6 %padded_0_1_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 938 'load' 'padded_0_1_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 939 [1/2] (2.32ns)   --->   "%padded_0_2_load_7 = load i6 %padded_0_2_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 939 'load' 'padded_0_2_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 940 [1/2] (2.32ns)   --->   "%padded_0_3_load_7 = load i6 %padded_0_3_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 940 'load' 'padded_0_3_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 941 [1/2] (2.32ns)   --->   "%padded_1_0_load_7 = load i6 %padded_1_0_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 941 'load' 'padded_1_0_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 942 [1/2] (2.32ns)   --->   "%padded_1_1_load_7 = load i6 %padded_1_1_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 942 'load' 'padded_1_1_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 943 [1/2] (2.32ns)   --->   "%padded_1_2_load_7 = load i6 %padded_1_2_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 943 'load' 'padded_1_2_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 944 [1/2] (2.32ns)   --->   "%padded_1_3_load_7 = load i6 %padded_1_3_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 944 'load' 'padded_1_3_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 945 [1/2] (2.32ns)   --->   "%padded_2_0_load_7 = load i6 %padded_2_0_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 945 'load' 'padded_2_0_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 946 [1/2] (2.32ns)   --->   "%padded_2_1_load_7 = load i6 %padded_2_1_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 946 'load' 'padded_2_1_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 947 [1/2] (2.32ns)   --->   "%padded_2_2_load_7 = load i6 %padded_2_2_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 947 'load' 'padded_2_2_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 948 [1/2] (2.32ns)   --->   "%padded_2_3_load_7 = load i6 %padded_2_3_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 948 'load' 'padded_2_3_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 949 [1/2] (2.32ns)   --->   "%padded_3_0_load_7 = load i6 %padded_3_0_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 949 'load' 'padded_3_0_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 950 [1/2] (2.32ns)   --->   "%padded_3_1_load_7 = load i6 %padded_3_1_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 950 'load' 'padded_3_1_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 951 [1/2] (2.32ns)   --->   "%padded_3_2_load_7 = load i6 %padded_3_2_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 951 'load' 'padded_3_2_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 952 [1/2] (2.32ns)   --->   "%padded_3_3_load_7 = load i6 %padded_3_3_addr_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 952 'load' 'padded_3_3_load_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 953 [1/1] (2.06ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_7, i32 %padded_0_1_load_7, i32 %padded_0_2_load_7, i32 %padded_0_3_load_7, i32 %padded_1_0_load_7, i32 %padded_1_1_load_7, i32 %padded_1_2_load_7, i32 %padded_1_3_load_7, i32 %padded_2_0_load_7, i32 %padded_2_1_load_7, i32 %padded_2_2_load_7, i32 %padded_2_3_load_7, i32 %padded_3_0_load_7, i32 %padded_3_1_load_7, i32 %padded_3_2_load_7, i32 %padded_3_3_load_7, i5 %add_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 953 'mux' 'tmp_26' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 954 [2/2] (2.32ns)   --->   "%padded_0_0_load_8 = load i6 %padded_0_0_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 954 'load' 'padded_0_0_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 955 [2/2] (2.32ns)   --->   "%padded_0_1_load_8 = load i6 %padded_0_1_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 955 'load' 'padded_0_1_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 956 [2/2] (2.32ns)   --->   "%padded_0_2_load_8 = load i6 %padded_0_2_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 956 'load' 'padded_0_2_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 957 [2/2] (2.32ns)   --->   "%padded_0_3_load_8 = load i6 %padded_0_3_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 957 'load' 'padded_0_3_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 958 [2/2] (2.32ns)   --->   "%padded_1_0_load_8 = load i6 %padded_1_0_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 958 'load' 'padded_1_0_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 959 [2/2] (2.32ns)   --->   "%padded_1_1_load_8 = load i6 %padded_1_1_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 959 'load' 'padded_1_1_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 960 [2/2] (2.32ns)   --->   "%padded_1_2_load_8 = load i6 %padded_1_2_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 960 'load' 'padded_1_2_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 961 [2/2] (2.32ns)   --->   "%padded_1_3_load_8 = load i6 %padded_1_3_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 961 'load' 'padded_1_3_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 962 [2/2] (2.32ns)   --->   "%padded_2_0_load_8 = load i6 %padded_2_0_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 962 'load' 'padded_2_0_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 963 [2/2] (2.32ns)   --->   "%padded_2_1_load_8 = load i6 %padded_2_1_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 963 'load' 'padded_2_1_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 964 [2/2] (2.32ns)   --->   "%padded_2_2_load_8 = load i6 %padded_2_2_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 964 'load' 'padded_2_2_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 965 [2/2] (2.32ns)   --->   "%padded_2_3_load_8 = load i6 %padded_2_3_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 965 'load' 'padded_2_3_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 966 [2/2] (2.32ns)   --->   "%padded_3_0_load_8 = load i6 %padded_3_0_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 966 'load' 'padded_3_0_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 967 [2/2] (2.32ns)   --->   "%padded_3_1_load_8 = load i6 %padded_3_1_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 967 'load' 'padded_3_1_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 968 [2/2] (2.32ns)   --->   "%padded_3_2_load_8 = load i6 %padded_3_2_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 968 'load' 'padded_3_2_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 969 [2/2] (2.32ns)   --->   "%padded_3_3_load_8 = load i6 %padded_3_3_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 969 'load' 'padded_3_3_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 20> <Delay = 7.25>
ST_23 : Operation 970 [2/5] (7.25ns)   --->   "%sum_4 = fadd i32 %mul, i32" [lenet_proj/lenet_support.cpp:38]   --->   Operation 970 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %xor_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 971 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln36_22 = zext i6 %tmp_65" [lenet_proj/lenet_support.cpp:36]   --->   Operation 972 'zext' 'zext_ln36_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 973 [1/1] (0.00ns)   --->   "%padded_0_0_addr_11 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 973 'getelementptr' 'padded_0_0_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 974 [1/1] (0.00ns)   --->   "%padded_0_1_addr_11 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 974 'getelementptr' 'padded_0_1_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 975 [1/1] (0.00ns)   --->   "%padded_0_2_addr_11 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 975 'getelementptr' 'padded_0_2_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 976 [1/1] (0.00ns)   --->   "%padded_0_3_addr_11 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 976 'getelementptr' 'padded_0_3_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 977 [1/1] (0.00ns)   --->   "%padded_1_0_addr_11 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 977 'getelementptr' 'padded_1_0_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 978 [1/1] (0.00ns)   --->   "%padded_1_1_addr_11 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 978 'getelementptr' 'padded_1_1_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 979 [1/1] (0.00ns)   --->   "%padded_1_2_addr_11 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 979 'getelementptr' 'padded_1_2_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 980 [1/1] (0.00ns)   --->   "%padded_1_3_addr_11 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 980 'getelementptr' 'padded_1_3_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 981 [1/1] (0.00ns)   --->   "%padded_2_0_addr_11 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 981 'getelementptr' 'padded_2_0_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 982 [1/1] (0.00ns)   --->   "%padded_2_1_addr_11 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 982 'getelementptr' 'padded_2_1_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 983 [1/1] (0.00ns)   --->   "%padded_2_2_addr_11 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 983 'getelementptr' 'padded_2_2_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 984 [1/1] (0.00ns)   --->   "%padded_2_3_addr_11 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 984 'getelementptr' 'padded_2_3_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 985 [1/1] (0.00ns)   --->   "%padded_3_0_addr_11 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 985 'getelementptr' 'padded_3_0_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 986 [1/1] (0.00ns)   --->   "%padded_3_1_addr_11 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 986 'getelementptr' 'padded_3_1_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 987 [1/1] (0.00ns)   --->   "%padded_3_2_addr_11 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 987 'getelementptr' 'padded_3_2_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 988 [1/1] (0.00ns)   --->   "%padded_3_3_addr_11 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 988 'getelementptr' 'padded_3_3_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 989 [1/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln36_4, i32 %conv1_weights_0_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 989 'fmul' 'mul_0_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 990 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_5, i32 %conv1_weights_1_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 990 'fmul' 'mul_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 991 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln36_6, i32 %conv1_weights_1_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 991 'fmul' 'mul_1_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 992 [1/1] (0.00ns)   --->   "%bitcast_ln36_7 = bitcast i32 %tmp_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 992 'bitcast' 'bitcast_ln36_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 993 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln36_7, i32 %conv1_weights_1_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 993 'fmul' 'mul_1_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 994 [1/1] (0.97ns)   --->   "%or_ln36_8 = or i2 %trunc_ln36_4, i2 %tmp_63" [lenet_proj/lenet_support.cpp:36]   --->   Operation 994 'or' 'or_ln36_8' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 995 [1/1] (0.00ns)   --->   "%add_ln36_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 995 'bitconcatenate' 'add_ln36_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 996 [1/2] (2.32ns)   --->   "%padded_0_0_load_8 = load i6 %padded_0_0_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 996 'load' 'padded_0_0_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 997 [1/2] (2.32ns)   --->   "%padded_0_1_load_8 = load i6 %padded_0_1_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 997 'load' 'padded_0_1_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 998 [1/2] (2.32ns)   --->   "%padded_0_2_load_8 = load i6 %padded_0_2_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 998 'load' 'padded_0_2_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 999 [1/2] (2.32ns)   --->   "%padded_0_3_load_8 = load i6 %padded_0_3_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 999 'load' 'padded_0_3_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1000 [1/2] (2.32ns)   --->   "%padded_1_0_load_8 = load i6 %padded_1_0_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1000 'load' 'padded_1_0_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1001 [1/2] (2.32ns)   --->   "%padded_1_1_load_8 = load i6 %padded_1_1_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1001 'load' 'padded_1_1_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1002 [1/2] (2.32ns)   --->   "%padded_1_2_load_8 = load i6 %padded_1_2_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1002 'load' 'padded_1_2_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1003 [1/2] (2.32ns)   --->   "%padded_1_3_load_8 = load i6 %padded_1_3_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1003 'load' 'padded_1_3_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1004 [1/2] (2.32ns)   --->   "%padded_2_0_load_8 = load i6 %padded_2_0_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1004 'load' 'padded_2_0_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1005 [1/2] (2.32ns)   --->   "%padded_2_1_load_8 = load i6 %padded_2_1_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1005 'load' 'padded_2_1_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1006 [1/2] (2.32ns)   --->   "%padded_2_2_load_8 = load i6 %padded_2_2_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1006 'load' 'padded_2_2_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1007 [1/2] (2.32ns)   --->   "%padded_2_3_load_8 = load i6 %padded_2_3_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1007 'load' 'padded_2_3_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1008 [1/2] (2.32ns)   --->   "%padded_3_0_load_8 = load i6 %padded_3_0_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1008 'load' 'padded_3_0_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1009 [1/2] (2.32ns)   --->   "%padded_3_1_load_8 = load i6 %padded_3_1_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1009 'load' 'padded_3_1_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1010 [1/2] (2.32ns)   --->   "%padded_3_2_load_8 = load i6 %padded_3_2_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1010 'load' 'padded_3_2_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1011 [1/2] (2.32ns)   --->   "%padded_3_3_load_8 = load i6 %padded_3_3_addr_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1011 'load' 'padded_3_3_load_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1012 [1/1] (2.06ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_8, i32 %padded_0_1_load_8, i32 %padded_0_2_load_8, i32 %padded_0_3_load_8, i32 %padded_1_0_load_8, i32 %padded_1_1_load_8, i32 %padded_1_2_load_8, i32 %padded_1_3_load_8, i32 %padded_2_0_load_8, i32 %padded_2_1_load_8, i32 %padded_2_2_load_8, i32 %padded_2_3_load_8, i32 %padded_3_0_load_8, i32 %padded_3_1_load_8, i32 %padded_3_2_load_8, i32 %padded_3_3_load_8, i5 %add_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1012 'mux' 'tmp_27' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1013 [2/2] (2.32ns)   --->   "%padded_0_0_load_9 = load i6 %padded_0_0_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1013 'load' 'padded_0_0_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1014 [2/2] (2.32ns)   --->   "%padded_0_1_load_9 = load i6 %padded_0_1_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1014 'load' 'padded_0_1_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1015 [2/2] (2.32ns)   --->   "%padded_0_2_load_9 = load i6 %padded_0_2_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1015 'load' 'padded_0_2_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1016 [2/2] (2.32ns)   --->   "%padded_0_3_load_9 = load i6 %padded_0_3_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1016 'load' 'padded_0_3_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1017 [2/2] (2.32ns)   --->   "%padded_1_0_load_9 = load i6 %padded_1_0_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1017 'load' 'padded_1_0_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1018 [2/2] (2.32ns)   --->   "%padded_1_1_load_9 = load i6 %padded_1_1_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1018 'load' 'padded_1_1_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1019 [2/2] (2.32ns)   --->   "%padded_1_2_load_9 = load i6 %padded_1_2_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1019 'load' 'padded_1_2_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1020 [2/2] (2.32ns)   --->   "%padded_1_3_load_9 = load i6 %padded_1_3_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1020 'load' 'padded_1_3_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1021 [2/2] (2.32ns)   --->   "%padded_2_0_load_9 = load i6 %padded_2_0_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1021 'load' 'padded_2_0_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1022 [2/2] (2.32ns)   --->   "%padded_2_1_load_9 = load i6 %padded_2_1_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1022 'load' 'padded_2_1_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1023 [2/2] (2.32ns)   --->   "%padded_2_2_load_9 = load i6 %padded_2_2_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1023 'load' 'padded_2_2_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1024 [2/2] (2.32ns)   --->   "%padded_2_3_load_9 = load i6 %padded_2_3_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1024 'load' 'padded_2_3_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1025 [2/2] (2.32ns)   --->   "%padded_3_0_load_9 = load i6 %padded_3_0_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1025 'load' 'padded_3_0_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1026 [2/2] (2.32ns)   --->   "%padded_3_1_load_9 = load i6 %padded_3_1_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1026 'load' 'padded_3_1_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1027 [2/2] (2.32ns)   --->   "%padded_3_2_load_9 = load i6 %padded_3_2_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1027 'load' 'padded_3_2_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 1028 [2/2] (2.32ns)   --->   "%padded_3_3_load_9 = load i6 %padded_3_3_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1028 'load' 'padded_3_3_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 21> <Delay = 7.25>
ST_24 : Operation 1029 [1/1] (1.65ns)   --->   "%add_ln36_29 = add i3, i3 %trunc_ln36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1029 'add' 'add_ln36_29' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1030 [1/1] (1.65ns)   --->   "%add_ln36_34 = add i3, i3 %trunc_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1030 'add' 'add_ln36_34' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_6)   --->   "%select_ln28_11 = select i1 %icmp_ln29, i3, i3 %add_ln36_29" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1031 'select' 'select_ln28_11' <Predicate = (!icmp_ln28 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1032 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln28, i3 %add_ln36_34, i3 %select_ln28_11" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1032 'select' 'select_ln29_6' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %trunc_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1033 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i6 %tmp_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1034 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1035 [1/1] (0.00ns)   --->   "%padded_0_0_addr_12 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1035 'getelementptr' 'padded_0_0_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1036 [1/1] (0.00ns)   --->   "%padded_0_1_addr_12 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1036 'getelementptr' 'padded_0_1_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1037 [1/1] (0.00ns)   --->   "%padded_0_2_addr_12 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1037 'getelementptr' 'padded_0_2_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1038 [1/1] (0.00ns)   --->   "%padded_0_3_addr_12 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1038 'getelementptr' 'padded_0_3_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1039 [1/1] (0.00ns)   --->   "%padded_1_0_addr_12 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1039 'getelementptr' 'padded_1_0_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1040 [1/1] (0.00ns)   --->   "%padded_1_1_addr_12 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1040 'getelementptr' 'padded_1_1_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1041 [1/1] (0.00ns)   --->   "%padded_1_2_addr_12 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1041 'getelementptr' 'padded_1_2_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1042 [1/1] (0.00ns)   --->   "%padded_1_3_addr_12 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1042 'getelementptr' 'padded_1_3_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1043 [1/1] (0.00ns)   --->   "%padded_2_0_addr_12 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1043 'getelementptr' 'padded_2_0_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1044 [1/1] (0.00ns)   --->   "%padded_2_1_addr_12 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1044 'getelementptr' 'padded_2_1_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1045 [1/1] (0.00ns)   --->   "%padded_2_2_addr_12 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1045 'getelementptr' 'padded_2_2_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1046 [1/1] (0.00ns)   --->   "%padded_2_3_addr_12 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1046 'getelementptr' 'padded_2_3_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1047 [1/1] (0.00ns)   --->   "%padded_3_0_addr_12 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1047 'getelementptr' 'padded_3_0_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1048 [1/1] (0.00ns)   --->   "%padded_3_1_addr_12 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1048 'getelementptr' 'padded_3_1_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1049 [1/1] (0.00ns)   --->   "%padded_3_2_addr_12 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1049 'getelementptr' 'padded_3_2_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1050 [1/1] (0.00ns)   --->   "%padded_3_3_addr_12 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1050 'getelementptr' 'padded_3_3_addr_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1051 [1/5] (7.25ns)   --->   "%sum_4 = fadd i32 %mul, i32" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1051 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1052 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_5, i32 %conv1_weights_1_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1052 'fmul' 'mul_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1053 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln36_6, i32 %conv1_weights_1_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1053 'fmul' 'mul_1_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1054 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln36_7, i32 %conv1_weights_1_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1054 'fmul' 'mul_1_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1055 [1/1] (0.00ns)   --->   "%bitcast_ln36_8 = bitcast i32 %tmp_27" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1055 'bitcast' 'bitcast_ln36_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1056 [4/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln36_8, i32 %conv1_weights_1_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1056 'fmul' 'mul_1_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1057 [1/1] (0.97ns)   --->   "%or_ln36_9 = or i2 %trunc_ln36_4, i2 %tmp_69" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1057 'or' 'or_ln36_9' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1058 [1/1] (0.00ns)   --->   "%add_ln36_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1058 'bitconcatenate' 'add_ln36_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_24 : Operation 1059 [1/2] (2.32ns)   --->   "%padded_0_0_load_9 = load i6 %padded_0_0_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1059 'load' 'padded_0_0_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1060 [1/2] (2.32ns)   --->   "%padded_0_1_load_9 = load i6 %padded_0_1_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1060 'load' 'padded_0_1_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1061 [1/2] (2.32ns)   --->   "%padded_0_2_load_9 = load i6 %padded_0_2_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1061 'load' 'padded_0_2_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1062 [1/2] (2.32ns)   --->   "%padded_0_3_load_9 = load i6 %padded_0_3_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1062 'load' 'padded_0_3_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1063 [1/2] (2.32ns)   --->   "%padded_1_0_load_9 = load i6 %padded_1_0_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1063 'load' 'padded_1_0_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1064 [1/2] (2.32ns)   --->   "%padded_1_1_load_9 = load i6 %padded_1_1_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1064 'load' 'padded_1_1_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1065 [1/2] (2.32ns)   --->   "%padded_1_2_load_9 = load i6 %padded_1_2_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1065 'load' 'padded_1_2_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1066 [1/2] (2.32ns)   --->   "%padded_1_3_load_9 = load i6 %padded_1_3_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1066 'load' 'padded_1_3_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1067 [1/2] (2.32ns)   --->   "%padded_2_0_load_9 = load i6 %padded_2_0_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1067 'load' 'padded_2_0_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1068 [1/2] (2.32ns)   --->   "%padded_2_1_load_9 = load i6 %padded_2_1_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1068 'load' 'padded_2_1_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1069 [1/2] (2.32ns)   --->   "%padded_2_2_load_9 = load i6 %padded_2_2_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1069 'load' 'padded_2_2_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1070 [1/2] (2.32ns)   --->   "%padded_2_3_load_9 = load i6 %padded_2_3_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1070 'load' 'padded_2_3_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1071 [1/2] (2.32ns)   --->   "%padded_3_0_load_9 = load i6 %padded_3_0_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1071 'load' 'padded_3_0_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1072 [1/2] (2.32ns)   --->   "%padded_3_1_load_9 = load i6 %padded_3_1_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1072 'load' 'padded_3_1_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1073 [1/2] (2.32ns)   --->   "%padded_3_2_load_9 = load i6 %padded_3_2_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1073 'load' 'padded_3_2_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1074 [1/2] (2.32ns)   --->   "%padded_3_3_load_9 = load i6 %padded_3_3_addr_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1074 'load' 'padded_3_3_load_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1075 [1/1] (2.06ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_9, i32 %padded_0_1_load_9, i32 %padded_0_2_load_9, i32 %padded_0_3_load_9, i32 %padded_1_0_load_9, i32 %padded_1_1_load_9, i32 %padded_1_2_load_9, i32 %padded_1_3_load_9, i32 %padded_2_0_load_9, i32 %padded_2_1_load_9, i32 %padded_2_2_load_9, i32 %padded_2_3_load_9, i32 %padded_3_0_load_9, i32 %padded_3_1_load_9, i32 %padded_3_2_load_9, i32 %padded_3_3_load_9, i5 %add_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1075 'mux' 'tmp_28' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1076 [2/2] (2.32ns)   --->   "%padded_0_0_load_10 = load i6 %padded_0_0_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1076 'load' 'padded_0_0_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1077 [2/2] (2.32ns)   --->   "%padded_0_1_load_10 = load i6 %padded_0_1_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1077 'load' 'padded_0_1_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1078 [2/2] (2.32ns)   --->   "%padded_0_2_load_10 = load i6 %padded_0_2_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1078 'load' 'padded_0_2_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1079 [2/2] (2.32ns)   --->   "%padded_0_3_load_10 = load i6 %padded_0_3_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1079 'load' 'padded_0_3_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1080 [2/2] (2.32ns)   --->   "%padded_1_0_load_10 = load i6 %padded_1_0_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1080 'load' 'padded_1_0_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1081 [2/2] (2.32ns)   --->   "%padded_1_1_load_10 = load i6 %padded_1_1_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1081 'load' 'padded_1_1_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1082 [2/2] (2.32ns)   --->   "%padded_1_2_load_10 = load i6 %padded_1_2_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1082 'load' 'padded_1_2_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1083 [2/2] (2.32ns)   --->   "%padded_1_3_load_10 = load i6 %padded_1_3_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1083 'load' 'padded_1_3_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1084 [2/2] (2.32ns)   --->   "%padded_2_0_load_10 = load i6 %padded_2_0_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1084 'load' 'padded_2_0_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1085 [2/2] (2.32ns)   --->   "%padded_2_1_load_10 = load i6 %padded_2_1_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1085 'load' 'padded_2_1_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1086 [2/2] (2.32ns)   --->   "%padded_2_2_load_10 = load i6 %padded_2_2_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1086 'load' 'padded_2_2_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1087 [2/2] (2.32ns)   --->   "%padded_2_3_load_10 = load i6 %padded_2_3_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1087 'load' 'padded_2_3_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1088 [2/2] (2.32ns)   --->   "%padded_3_0_load_10 = load i6 %padded_3_0_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1088 'load' 'padded_3_0_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1089 [2/2] (2.32ns)   --->   "%padded_3_1_load_10 = load i6 %padded_3_1_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1089 'load' 'padded_3_1_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1090 [2/2] (2.32ns)   --->   "%padded_3_2_load_10 = load i6 %padded_3_2_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1090 'load' 'padded_3_2_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 1091 [2/2] (2.32ns)   --->   "%padded_3_3_load_10 = load i6 %padded_3_3_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1091 'load' 'padded_3_3_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 22> <Delay = 7.25>
ST_25 : Operation 1092 [1/1] (1.78ns)   --->   "%empty_50 = add i5, i5 %i_1" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1092 'add' 'empty_50' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_50, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1093 'partselect' 'tmp_9' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00>
ST_25 : Operation 1094 [1/1] (0.00ns)   --->   "%and_ln36_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_9, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1094 'bitconcatenate' 'and_ln36_2' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00>
ST_25 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_7)   --->   "%select_ln28_6 = select i1 %icmp_ln29, i4, i4 %and_ln36_2" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1095 'select' 'select_ln28_6' <Predicate = (!icmp_ln28 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1096 [1/1] (1.78ns)   --->   "%p_mid114 = add i5, i5 %select_ln28" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1096 'add' 'p_mid114' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_7)   --->   "%tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_mid114, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1097 'partselect' 'tmp_11' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00>
ST_25 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_7)   --->   "%and_ln36_2_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_11, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1098 'bitconcatenate' 'and_ln36_2_mid1' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00>
ST_25 : Operation 1099 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln28, i4 %and_ln36_2_mid1, i4 %select_ln28_6" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1099 'select' 'select_ln29_7' <Predicate = (!icmp_ln28)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %add_ln36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1100 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i6 %tmp_48" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1101 'zext' 'zext_ln36_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1102 [1/1] (0.00ns)   --->   "%padded_0_0_addr_13 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1102 'getelementptr' 'padded_0_0_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1103 [1/1] (0.00ns)   --->   "%padded_0_1_addr_13 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1103 'getelementptr' 'padded_0_1_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1104 [1/1] (0.00ns)   --->   "%padded_0_2_addr_13 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1104 'getelementptr' 'padded_0_2_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1105 [1/1] (0.00ns)   --->   "%padded_0_3_addr_13 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1105 'getelementptr' 'padded_0_3_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1106 [1/1] (0.00ns)   --->   "%padded_1_0_addr_13 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1106 'getelementptr' 'padded_1_0_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1107 [1/1] (0.00ns)   --->   "%padded_1_1_addr_13 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1107 'getelementptr' 'padded_1_1_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1108 [1/1] (0.00ns)   --->   "%padded_1_2_addr_13 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1108 'getelementptr' 'padded_1_2_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1109 [1/1] (0.00ns)   --->   "%padded_1_3_addr_13 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1109 'getelementptr' 'padded_1_3_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1110 [1/1] (0.00ns)   --->   "%padded_2_0_addr_13 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1110 'getelementptr' 'padded_2_0_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1111 [1/1] (0.00ns)   --->   "%padded_2_1_addr_13 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1111 'getelementptr' 'padded_2_1_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1112 [1/1] (0.00ns)   --->   "%padded_2_2_addr_13 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1112 'getelementptr' 'padded_2_2_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1113 [1/1] (0.00ns)   --->   "%padded_2_3_addr_13 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1113 'getelementptr' 'padded_2_3_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1114 [1/1] (0.00ns)   --->   "%padded_3_0_addr_13 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1114 'getelementptr' 'padded_3_0_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1115 [1/1] (0.00ns)   --->   "%padded_3_1_addr_13 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1115 'getelementptr' 'padded_3_1_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1116 [1/1] (0.00ns)   --->   "%padded_3_2_addr_13 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1116 'getelementptr' 'padded_3_2_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1117 [1/1] (0.00ns)   --->   "%padded_3_3_addr_13 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_8" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1117 'getelementptr' 'padded_3_3_addr_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1118 [5/5] (7.25ns)   --->   "%sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1118 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1119 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln36_6, i32 %conv1_weights_1_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1119 'fmul' 'mul_1_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1120 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln36_7, i32 %conv1_weights_1_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1120 'fmul' 'mul_1_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1121 [3/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln36_8, i32 %conv1_weights_1_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1121 'fmul' 'mul_1_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1122 [1/1] (0.00ns)   --->   "%bitcast_ln36_9 = bitcast i32 %tmp_28" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1122 'bitcast' 'bitcast_ln36_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1123 [4/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln36_9, i32 %conv1_weights_1_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1123 'fmul' 'mul_1_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln36_5 = trunc i4 %select_ln29_7" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1124 'trunc' 'trunc_ln36_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1125 [1/1] (0.97ns)   --->   "%or_ln36_10 = or i2 %trunc_ln36_5, i2 %tmp_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1125 'or' 'or_ln36_10' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_7, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1126 'partselect' 'tmp_71' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1127 [1/1] (0.00ns)   --->   "%add_ln36_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1127 'bitconcatenate' 'add_ln36_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_25 : Operation 1128 [1/2] (2.32ns)   --->   "%padded_0_0_load_10 = load i6 %padded_0_0_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1128 'load' 'padded_0_0_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1129 [1/2] (2.32ns)   --->   "%padded_0_1_load_10 = load i6 %padded_0_1_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1129 'load' 'padded_0_1_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1130 [1/2] (2.32ns)   --->   "%padded_0_2_load_10 = load i6 %padded_0_2_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1130 'load' 'padded_0_2_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1131 [1/2] (2.32ns)   --->   "%padded_0_3_load_10 = load i6 %padded_0_3_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1131 'load' 'padded_0_3_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1132 [1/2] (2.32ns)   --->   "%padded_1_0_load_10 = load i6 %padded_1_0_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1132 'load' 'padded_1_0_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1133 [1/2] (2.32ns)   --->   "%padded_1_1_load_10 = load i6 %padded_1_1_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1133 'load' 'padded_1_1_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1134 [1/2] (2.32ns)   --->   "%padded_1_2_load_10 = load i6 %padded_1_2_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1134 'load' 'padded_1_2_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1135 [1/2] (2.32ns)   --->   "%padded_1_3_load_10 = load i6 %padded_1_3_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1135 'load' 'padded_1_3_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1136 [1/2] (2.32ns)   --->   "%padded_2_0_load_10 = load i6 %padded_2_0_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1136 'load' 'padded_2_0_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1137 [1/2] (2.32ns)   --->   "%padded_2_1_load_10 = load i6 %padded_2_1_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1137 'load' 'padded_2_1_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1138 [1/2] (2.32ns)   --->   "%padded_2_2_load_10 = load i6 %padded_2_2_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1138 'load' 'padded_2_2_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1139 [1/2] (2.32ns)   --->   "%padded_2_3_load_10 = load i6 %padded_2_3_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1139 'load' 'padded_2_3_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1140 [1/2] (2.32ns)   --->   "%padded_3_0_load_10 = load i6 %padded_3_0_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1140 'load' 'padded_3_0_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1141 [1/2] (2.32ns)   --->   "%padded_3_1_load_10 = load i6 %padded_3_1_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1141 'load' 'padded_3_1_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1142 [1/2] (2.32ns)   --->   "%padded_3_2_load_10 = load i6 %padded_3_2_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1142 'load' 'padded_3_2_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1143 [1/2] (2.32ns)   --->   "%padded_3_3_load_10 = load i6 %padded_3_3_addr_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1143 'load' 'padded_3_3_load_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1144 [1/1] (2.06ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_10, i32 %padded_0_1_load_10, i32 %padded_0_2_load_10, i32 %padded_0_3_load_10, i32 %padded_1_0_load_10, i32 %padded_1_1_load_10, i32 %padded_1_2_load_10, i32 %padded_1_3_load_10, i32 %padded_2_0_load_10, i32 %padded_2_1_load_10, i32 %padded_2_2_load_10, i32 %padded_2_3_load_10, i32 %padded_3_0_load_10, i32 %padded_3_1_load_10, i32 %padded_3_2_load_10, i32 %padded_3_3_load_10, i5 %add_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1144 'mux' 'tmp_29' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1145 [2/2] (2.32ns)   --->   "%padded_0_0_load_11 = load i6 %padded_0_0_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1145 'load' 'padded_0_0_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1146 [2/2] (2.32ns)   --->   "%padded_0_1_load_11 = load i6 %padded_0_1_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1146 'load' 'padded_0_1_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1147 [2/2] (2.32ns)   --->   "%padded_0_2_load_11 = load i6 %padded_0_2_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1147 'load' 'padded_0_2_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1148 [2/2] (2.32ns)   --->   "%padded_0_3_load_11 = load i6 %padded_0_3_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1148 'load' 'padded_0_3_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1149 [2/2] (2.32ns)   --->   "%padded_1_0_load_11 = load i6 %padded_1_0_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1149 'load' 'padded_1_0_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1150 [2/2] (2.32ns)   --->   "%padded_1_1_load_11 = load i6 %padded_1_1_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1150 'load' 'padded_1_1_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1151 [2/2] (2.32ns)   --->   "%padded_1_2_load_11 = load i6 %padded_1_2_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1151 'load' 'padded_1_2_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1152 [2/2] (2.32ns)   --->   "%padded_1_3_load_11 = load i6 %padded_1_3_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1152 'load' 'padded_1_3_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1153 [2/2] (2.32ns)   --->   "%padded_2_0_load_11 = load i6 %padded_2_0_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1153 'load' 'padded_2_0_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1154 [2/2] (2.32ns)   --->   "%padded_2_1_load_11 = load i6 %padded_2_1_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1154 'load' 'padded_2_1_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1155 [2/2] (2.32ns)   --->   "%padded_2_2_load_11 = load i6 %padded_2_2_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1155 'load' 'padded_2_2_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1156 [2/2] (2.32ns)   --->   "%padded_2_3_load_11 = load i6 %padded_2_3_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1156 'load' 'padded_2_3_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1157 [2/2] (2.32ns)   --->   "%padded_3_0_load_11 = load i6 %padded_3_0_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1157 'load' 'padded_3_0_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1158 [2/2] (2.32ns)   --->   "%padded_3_1_load_11 = load i6 %padded_3_1_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1158 'load' 'padded_3_1_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1159 [2/2] (2.32ns)   --->   "%padded_3_2_load_11 = load i6 %padded_3_2_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1159 'load' 'padded_3_2_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1160 [2/2] (2.32ns)   --->   "%padded_3_3_load_11 = load i6 %padded_3_3_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1160 'load' 'padded_3_3_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 23> <Delay = 7.25>
ST_26 : Operation 1161 [4/5] (7.25ns)   --->   "%sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1161 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %add_ln36_32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1162 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln36_13 = zext i6 %tmp_54" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1163 'zext' 'zext_ln36_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1164 [1/1] (0.00ns)   --->   "%padded_0_0_addr_14 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1164 'getelementptr' 'padded_0_0_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1165 [1/1] (0.00ns)   --->   "%padded_0_1_addr_14 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1165 'getelementptr' 'padded_0_1_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1166 [1/1] (0.00ns)   --->   "%padded_0_2_addr_14 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1166 'getelementptr' 'padded_0_2_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1167 [1/1] (0.00ns)   --->   "%padded_0_3_addr_14 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1167 'getelementptr' 'padded_0_3_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1168 [1/1] (0.00ns)   --->   "%padded_1_0_addr_14 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1168 'getelementptr' 'padded_1_0_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1169 [1/1] (0.00ns)   --->   "%padded_1_1_addr_14 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1169 'getelementptr' 'padded_1_1_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1170 [1/1] (0.00ns)   --->   "%padded_1_2_addr_14 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1170 'getelementptr' 'padded_1_2_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1171 [1/1] (0.00ns)   --->   "%padded_1_3_addr_14 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1171 'getelementptr' 'padded_1_3_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1172 [1/1] (0.00ns)   --->   "%padded_2_0_addr_14 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1172 'getelementptr' 'padded_2_0_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1173 [1/1] (0.00ns)   --->   "%padded_2_1_addr_14 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1173 'getelementptr' 'padded_2_1_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1174 [1/1] (0.00ns)   --->   "%padded_2_2_addr_14 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1174 'getelementptr' 'padded_2_2_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1175 [1/1] (0.00ns)   --->   "%padded_2_3_addr_14 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1175 'getelementptr' 'padded_2_3_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1176 [1/1] (0.00ns)   --->   "%padded_3_0_addr_14 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1176 'getelementptr' 'padded_3_0_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1177 [1/1] (0.00ns)   --->   "%padded_3_1_addr_14 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1177 'getelementptr' 'padded_3_1_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1178 [1/1] (0.00ns)   --->   "%padded_3_2_addr_14 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1178 'getelementptr' 'padded_3_2_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1179 [1/1] (0.00ns)   --->   "%padded_3_3_addr_14 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1179 'getelementptr' 'padded_3_3_addr_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1180 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln36_7, i32 %conv1_weights_1_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1180 'fmul' 'mul_1_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1181 [2/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln36_8, i32 %conv1_weights_1_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1181 'fmul' 'mul_1_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1182 [3/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln36_9, i32 %conv1_weights_1_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1182 'fmul' 'mul_1_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1183 [1/1] (0.00ns)   --->   "%bitcast_ln36_10 = bitcast i32 %tmp_29" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1183 'bitcast' 'bitcast_ln36_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1184 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln36_10, i32 %conv1_weights_2_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1184 'fmul' 'mul_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1185 [1/1] (0.97ns)   --->   "%or_ln36_11 = or i2 %trunc_ln36_5, i2 %tmp_51" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1185 'or' 'or_ln36_11' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1186 [1/1] (0.00ns)   --->   "%add_ln36_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1186 'bitconcatenate' 'add_ln36_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_26 : Operation 1187 [1/2] (2.32ns)   --->   "%padded_0_0_load_11 = load i6 %padded_0_0_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1187 'load' 'padded_0_0_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1188 [1/2] (2.32ns)   --->   "%padded_0_1_load_11 = load i6 %padded_0_1_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1188 'load' 'padded_0_1_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1189 [1/2] (2.32ns)   --->   "%padded_0_2_load_11 = load i6 %padded_0_2_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1189 'load' 'padded_0_2_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1190 [1/2] (2.32ns)   --->   "%padded_0_3_load_11 = load i6 %padded_0_3_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1190 'load' 'padded_0_3_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1191 [1/2] (2.32ns)   --->   "%padded_1_0_load_11 = load i6 %padded_1_0_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1191 'load' 'padded_1_0_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1192 [1/2] (2.32ns)   --->   "%padded_1_1_load_11 = load i6 %padded_1_1_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1192 'load' 'padded_1_1_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1193 [1/2] (2.32ns)   --->   "%padded_1_2_load_11 = load i6 %padded_1_2_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1193 'load' 'padded_1_2_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1194 [1/2] (2.32ns)   --->   "%padded_1_3_load_11 = load i6 %padded_1_3_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1194 'load' 'padded_1_3_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1195 [1/2] (2.32ns)   --->   "%padded_2_0_load_11 = load i6 %padded_2_0_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1195 'load' 'padded_2_0_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1196 [1/2] (2.32ns)   --->   "%padded_2_1_load_11 = load i6 %padded_2_1_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1196 'load' 'padded_2_1_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1197 [1/2] (2.32ns)   --->   "%padded_2_2_load_11 = load i6 %padded_2_2_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1197 'load' 'padded_2_2_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1198 [1/2] (2.32ns)   --->   "%padded_2_3_load_11 = load i6 %padded_2_3_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1198 'load' 'padded_2_3_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1199 [1/2] (2.32ns)   --->   "%padded_3_0_load_11 = load i6 %padded_3_0_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1199 'load' 'padded_3_0_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1200 [1/2] (2.32ns)   --->   "%padded_3_1_load_11 = load i6 %padded_3_1_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1200 'load' 'padded_3_1_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1201 [1/2] (2.32ns)   --->   "%padded_3_2_load_11 = load i6 %padded_3_2_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1201 'load' 'padded_3_2_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1202 [1/2] (2.32ns)   --->   "%padded_3_3_load_11 = load i6 %padded_3_3_addr_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1202 'load' 'padded_3_3_load_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1203 [1/1] (2.06ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_11, i32 %padded_0_1_load_11, i32 %padded_0_2_load_11, i32 %padded_0_3_load_11, i32 %padded_1_0_load_11, i32 %padded_1_1_load_11, i32 %padded_1_2_load_11, i32 %padded_1_3_load_11, i32 %padded_2_0_load_11, i32 %padded_2_1_load_11, i32 %padded_2_2_load_11, i32 %padded_2_3_load_11, i32 %padded_3_0_load_11, i32 %padded_3_1_load_11, i32 %padded_3_2_load_11, i32 %padded_3_3_load_11, i5 %add_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1203 'mux' 'tmp_30' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1204 [2/2] (2.32ns)   --->   "%padded_0_0_load_12 = load i6 %padded_0_0_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1204 'load' 'padded_0_0_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1205 [2/2] (2.32ns)   --->   "%padded_0_1_load_12 = load i6 %padded_0_1_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1205 'load' 'padded_0_1_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1206 [2/2] (2.32ns)   --->   "%padded_0_2_load_12 = load i6 %padded_0_2_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1206 'load' 'padded_0_2_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1207 [2/2] (2.32ns)   --->   "%padded_0_3_load_12 = load i6 %padded_0_3_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1207 'load' 'padded_0_3_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1208 [2/2] (2.32ns)   --->   "%padded_1_0_load_12 = load i6 %padded_1_0_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1208 'load' 'padded_1_0_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1209 [2/2] (2.32ns)   --->   "%padded_1_1_load_12 = load i6 %padded_1_1_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1209 'load' 'padded_1_1_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1210 [2/2] (2.32ns)   --->   "%padded_1_2_load_12 = load i6 %padded_1_2_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1210 'load' 'padded_1_2_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1211 [2/2] (2.32ns)   --->   "%padded_1_3_load_12 = load i6 %padded_1_3_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1211 'load' 'padded_1_3_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1212 [2/2] (2.32ns)   --->   "%padded_2_0_load_12 = load i6 %padded_2_0_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1212 'load' 'padded_2_0_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1213 [2/2] (2.32ns)   --->   "%padded_2_1_load_12 = load i6 %padded_2_1_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1213 'load' 'padded_2_1_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1214 [2/2] (2.32ns)   --->   "%padded_2_2_load_12 = load i6 %padded_2_2_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1214 'load' 'padded_2_2_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1215 [2/2] (2.32ns)   --->   "%padded_2_3_load_12 = load i6 %padded_2_3_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1215 'load' 'padded_2_3_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1216 [2/2] (2.32ns)   --->   "%padded_3_0_load_12 = load i6 %padded_3_0_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1216 'load' 'padded_3_0_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1217 [2/2] (2.32ns)   --->   "%padded_3_1_load_12 = load i6 %padded_3_1_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1217 'load' 'padded_3_1_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1218 [2/2] (2.32ns)   --->   "%padded_3_2_load_12 = load i6 %padded_3_2_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1218 'load' 'padded_3_2_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1219 [2/2] (2.32ns)   --->   "%padded_3_3_load_12 = load i6 %padded_3_3_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1219 'load' 'padded_3_3_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 24> <Delay = 7.25>
ST_27 : Operation 1220 [3/5] (7.25ns)   --->   "%sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1220 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %add_ln36_33" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1221 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln36_18 = zext i6 %tmp_60" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1222 'zext' 'zext_ln36_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1223 [1/1] (0.00ns)   --->   "%padded_0_0_addr_15 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1223 'getelementptr' 'padded_0_0_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1224 [1/1] (0.00ns)   --->   "%padded_0_1_addr_15 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1224 'getelementptr' 'padded_0_1_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1225 [1/1] (0.00ns)   --->   "%padded_0_2_addr_15 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1225 'getelementptr' 'padded_0_2_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1226 [1/1] (0.00ns)   --->   "%padded_0_3_addr_15 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1226 'getelementptr' 'padded_0_3_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1227 [1/1] (0.00ns)   --->   "%padded_1_0_addr_15 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1227 'getelementptr' 'padded_1_0_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1228 [1/1] (0.00ns)   --->   "%padded_1_1_addr_15 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1228 'getelementptr' 'padded_1_1_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1229 [1/1] (0.00ns)   --->   "%padded_1_2_addr_15 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1229 'getelementptr' 'padded_1_2_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1230 [1/1] (0.00ns)   --->   "%padded_1_3_addr_15 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1230 'getelementptr' 'padded_1_3_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1231 [1/1] (0.00ns)   --->   "%padded_2_0_addr_15 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1231 'getelementptr' 'padded_2_0_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1232 [1/1] (0.00ns)   --->   "%padded_2_1_addr_15 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1232 'getelementptr' 'padded_2_1_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1233 [1/1] (0.00ns)   --->   "%padded_2_2_addr_15 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1233 'getelementptr' 'padded_2_2_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1234 [1/1] (0.00ns)   --->   "%padded_2_3_addr_15 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1234 'getelementptr' 'padded_2_3_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1235 [1/1] (0.00ns)   --->   "%padded_3_0_addr_15 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1235 'getelementptr' 'padded_3_0_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1236 [1/1] (0.00ns)   --->   "%padded_3_1_addr_15 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1236 'getelementptr' 'padded_3_1_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1237 [1/1] (0.00ns)   --->   "%padded_3_2_addr_15 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1237 'getelementptr' 'padded_3_2_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1238 [1/1] (0.00ns)   --->   "%padded_3_3_addr_15 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1238 'getelementptr' 'padded_3_3_addr_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1239 [1/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln36_8, i32 %conv1_weights_1_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1239 'fmul' 'mul_1_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1240 [2/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln36_9, i32 %conv1_weights_1_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1240 'fmul' 'mul_1_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1241 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln36_10, i32 %conv1_weights_2_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1241 'fmul' 'mul_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1242 [1/1] (0.00ns)   --->   "%bitcast_ln36_11 = bitcast i32 %tmp_30" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1242 'bitcast' 'bitcast_ln36_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1243 [4/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln36_11, i32 %conv1_weights_2_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1243 'fmul' 'mul_2_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1244 [1/1] (0.97ns)   --->   "%or_ln36_12 = or i2 %trunc_ln36_5, i2 %tmp_57" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1244 'or' 'or_ln36_12' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1245 [1/1] (0.00ns)   --->   "%add_ln36_15 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_12" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1245 'bitconcatenate' 'add_ln36_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_27 : Operation 1246 [1/2] (2.32ns)   --->   "%padded_0_0_load_12 = load i6 %padded_0_0_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1246 'load' 'padded_0_0_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1247 [1/2] (2.32ns)   --->   "%padded_0_1_load_12 = load i6 %padded_0_1_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1247 'load' 'padded_0_1_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1248 [1/2] (2.32ns)   --->   "%padded_0_2_load_12 = load i6 %padded_0_2_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1248 'load' 'padded_0_2_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1249 [1/2] (2.32ns)   --->   "%padded_0_3_load_12 = load i6 %padded_0_3_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1249 'load' 'padded_0_3_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1250 [1/2] (2.32ns)   --->   "%padded_1_0_load_12 = load i6 %padded_1_0_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1250 'load' 'padded_1_0_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1251 [1/2] (2.32ns)   --->   "%padded_1_1_load_12 = load i6 %padded_1_1_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1251 'load' 'padded_1_1_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1252 [1/2] (2.32ns)   --->   "%padded_1_2_load_12 = load i6 %padded_1_2_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1252 'load' 'padded_1_2_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1253 [1/2] (2.32ns)   --->   "%padded_1_3_load_12 = load i6 %padded_1_3_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1253 'load' 'padded_1_3_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1254 [1/2] (2.32ns)   --->   "%padded_2_0_load_12 = load i6 %padded_2_0_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1254 'load' 'padded_2_0_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1255 [1/2] (2.32ns)   --->   "%padded_2_1_load_12 = load i6 %padded_2_1_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1255 'load' 'padded_2_1_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1256 [1/2] (2.32ns)   --->   "%padded_2_2_load_12 = load i6 %padded_2_2_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1256 'load' 'padded_2_2_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1257 [1/2] (2.32ns)   --->   "%padded_2_3_load_12 = load i6 %padded_2_3_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1257 'load' 'padded_2_3_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1258 [1/2] (2.32ns)   --->   "%padded_3_0_load_12 = load i6 %padded_3_0_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1258 'load' 'padded_3_0_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1259 [1/2] (2.32ns)   --->   "%padded_3_1_load_12 = load i6 %padded_3_1_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1259 'load' 'padded_3_1_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1260 [1/2] (2.32ns)   --->   "%padded_3_2_load_12 = load i6 %padded_3_2_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1260 'load' 'padded_3_2_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1261 [1/2] (2.32ns)   --->   "%padded_3_3_load_12 = load i6 %padded_3_3_addr_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1261 'load' 'padded_3_3_load_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1262 [1/1] (2.06ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_12, i32 %padded_0_1_load_12, i32 %padded_0_2_load_12, i32 %padded_0_3_load_12, i32 %padded_1_0_load_12, i32 %padded_1_1_load_12, i32 %padded_1_2_load_12, i32 %padded_1_3_load_12, i32 %padded_2_0_load_12, i32 %padded_2_1_load_12, i32 %padded_2_2_load_12, i32 %padded_2_3_load_12, i32 %padded_3_0_load_12, i32 %padded_3_1_load_12, i32 %padded_3_2_load_12, i32 %padded_3_3_load_12, i5 %add_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1262 'mux' 'tmp_31' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1263 [2/2] (2.32ns)   --->   "%padded_0_0_load_13 = load i6 %padded_0_0_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1263 'load' 'padded_0_0_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1264 [2/2] (2.32ns)   --->   "%padded_0_1_load_13 = load i6 %padded_0_1_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1264 'load' 'padded_0_1_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1265 [2/2] (2.32ns)   --->   "%padded_0_2_load_13 = load i6 %padded_0_2_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1265 'load' 'padded_0_2_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1266 [2/2] (2.32ns)   --->   "%padded_0_3_load_13 = load i6 %padded_0_3_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1266 'load' 'padded_0_3_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1267 [2/2] (2.32ns)   --->   "%padded_1_0_load_13 = load i6 %padded_1_0_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1267 'load' 'padded_1_0_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1268 [2/2] (2.32ns)   --->   "%padded_1_1_load_13 = load i6 %padded_1_1_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1268 'load' 'padded_1_1_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1269 [2/2] (2.32ns)   --->   "%padded_1_2_load_13 = load i6 %padded_1_2_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1269 'load' 'padded_1_2_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1270 [2/2] (2.32ns)   --->   "%padded_1_3_load_13 = load i6 %padded_1_3_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1270 'load' 'padded_1_3_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1271 [2/2] (2.32ns)   --->   "%padded_2_0_load_13 = load i6 %padded_2_0_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1271 'load' 'padded_2_0_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1272 [2/2] (2.32ns)   --->   "%padded_2_1_load_13 = load i6 %padded_2_1_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1272 'load' 'padded_2_1_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1273 [2/2] (2.32ns)   --->   "%padded_2_2_load_13 = load i6 %padded_2_2_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1273 'load' 'padded_2_2_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1274 [2/2] (2.32ns)   --->   "%padded_2_3_load_13 = load i6 %padded_2_3_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1274 'load' 'padded_2_3_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1275 [2/2] (2.32ns)   --->   "%padded_3_0_load_13 = load i6 %padded_3_0_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1275 'load' 'padded_3_0_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1276 [2/2] (2.32ns)   --->   "%padded_3_1_load_13 = load i6 %padded_3_1_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1276 'load' 'padded_3_1_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1277 [2/2] (2.32ns)   --->   "%padded_3_2_load_13 = load i6 %padded_3_2_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1277 'load' 'padded_3_2_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 1278 [2/2] (2.32ns)   --->   "%padded_3_3_load_13 = load i6 %padded_3_3_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1278 'load' 'padded_3_3_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 25> <Delay = 7.25>
ST_28 : Operation 1279 [2/5] (7.25ns)   --->   "%sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1279 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %xor_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1280 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln36_23 = zext i6 %tmp_66" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1281 'zext' 'zext_ln36_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1282 [1/1] (0.00ns)   --->   "%padded_0_0_addr_16 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1282 'getelementptr' 'padded_0_0_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1283 [1/1] (0.00ns)   --->   "%padded_0_1_addr_16 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1283 'getelementptr' 'padded_0_1_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1284 [1/1] (0.00ns)   --->   "%padded_0_2_addr_16 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1284 'getelementptr' 'padded_0_2_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1285 [1/1] (0.00ns)   --->   "%padded_0_3_addr_16 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1285 'getelementptr' 'padded_0_3_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1286 [1/1] (0.00ns)   --->   "%padded_1_0_addr_16 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1286 'getelementptr' 'padded_1_0_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1287 [1/1] (0.00ns)   --->   "%padded_1_1_addr_16 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1287 'getelementptr' 'padded_1_1_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1288 [1/1] (0.00ns)   --->   "%padded_1_2_addr_16 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1288 'getelementptr' 'padded_1_2_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1289 [1/1] (0.00ns)   --->   "%padded_1_3_addr_16 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1289 'getelementptr' 'padded_1_3_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1290 [1/1] (0.00ns)   --->   "%padded_2_0_addr_16 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1290 'getelementptr' 'padded_2_0_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1291 [1/1] (0.00ns)   --->   "%padded_2_1_addr_16 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1291 'getelementptr' 'padded_2_1_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1292 [1/1] (0.00ns)   --->   "%padded_2_2_addr_16 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1292 'getelementptr' 'padded_2_2_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1293 [1/1] (0.00ns)   --->   "%padded_2_3_addr_16 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1293 'getelementptr' 'padded_2_3_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1294 [1/1] (0.00ns)   --->   "%padded_3_0_addr_16 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1294 'getelementptr' 'padded_3_0_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1295 [1/1] (0.00ns)   --->   "%padded_3_1_addr_16 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1295 'getelementptr' 'padded_3_1_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1296 [1/1] (0.00ns)   --->   "%padded_3_2_addr_16 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1296 'getelementptr' 'padded_3_2_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1297 [1/1] (0.00ns)   --->   "%padded_3_3_addr_16 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1297 'getelementptr' 'padded_3_3_addr_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1298 [1/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln36_9, i32 %conv1_weights_1_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1298 'fmul' 'mul_1_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1299 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln36_10, i32 %conv1_weights_2_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1299 'fmul' 'mul_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1300 [3/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln36_11, i32 %conv1_weights_2_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1300 'fmul' 'mul_2_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1301 [1/1] (0.00ns)   --->   "%bitcast_ln36_12 = bitcast i32 %tmp_31" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1301 'bitcast' 'bitcast_ln36_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1302 [4/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln36_12, i32 %conv1_weights_2_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1302 'fmul' 'mul_2_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1303 [1/1] (0.97ns)   --->   "%or_ln36_13 = or i2 %trunc_ln36_5, i2 %tmp_63" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1303 'or' 'or_ln36_13' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1304 [1/1] (0.00ns)   --->   "%add_ln36_16 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_13" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1304 'bitconcatenate' 'add_ln36_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_28 : Operation 1305 [1/2] (2.32ns)   --->   "%padded_0_0_load_13 = load i6 %padded_0_0_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1305 'load' 'padded_0_0_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1306 [1/2] (2.32ns)   --->   "%padded_0_1_load_13 = load i6 %padded_0_1_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1306 'load' 'padded_0_1_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1307 [1/2] (2.32ns)   --->   "%padded_0_2_load_13 = load i6 %padded_0_2_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1307 'load' 'padded_0_2_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1308 [1/2] (2.32ns)   --->   "%padded_0_3_load_13 = load i6 %padded_0_3_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1308 'load' 'padded_0_3_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1309 [1/2] (2.32ns)   --->   "%padded_1_0_load_13 = load i6 %padded_1_0_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1309 'load' 'padded_1_0_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1310 [1/2] (2.32ns)   --->   "%padded_1_1_load_13 = load i6 %padded_1_1_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1310 'load' 'padded_1_1_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1311 [1/2] (2.32ns)   --->   "%padded_1_2_load_13 = load i6 %padded_1_2_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1311 'load' 'padded_1_2_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1312 [1/2] (2.32ns)   --->   "%padded_1_3_load_13 = load i6 %padded_1_3_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1312 'load' 'padded_1_3_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1313 [1/2] (2.32ns)   --->   "%padded_2_0_load_13 = load i6 %padded_2_0_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1313 'load' 'padded_2_0_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1314 [1/2] (2.32ns)   --->   "%padded_2_1_load_13 = load i6 %padded_2_1_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1314 'load' 'padded_2_1_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1315 [1/2] (2.32ns)   --->   "%padded_2_2_load_13 = load i6 %padded_2_2_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1315 'load' 'padded_2_2_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1316 [1/2] (2.32ns)   --->   "%padded_2_3_load_13 = load i6 %padded_2_3_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1316 'load' 'padded_2_3_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1317 [1/2] (2.32ns)   --->   "%padded_3_0_load_13 = load i6 %padded_3_0_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1317 'load' 'padded_3_0_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1318 [1/2] (2.32ns)   --->   "%padded_3_1_load_13 = load i6 %padded_3_1_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1318 'load' 'padded_3_1_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1319 [1/2] (2.32ns)   --->   "%padded_3_2_load_13 = load i6 %padded_3_2_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1319 'load' 'padded_3_2_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1320 [1/2] (2.32ns)   --->   "%padded_3_3_load_13 = load i6 %padded_3_3_addr_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1320 'load' 'padded_3_3_load_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1321 [1/1] (2.06ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_13, i32 %padded_0_1_load_13, i32 %padded_0_2_load_13, i32 %padded_0_3_load_13, i32 %padded_1_0_load_13, i32 %padded_1_1_load_13, i32 %padded_1_2_load_13, i32 %padded_1_3_load_13, i32 %padded_2_0_load_13, i32 %padded_2_1_load_13, i32 %padded_2_2_load_13, i32 %padded_2_3_load_13, i32 %padded_3_0_load_13, i32 %padded_3_1_load_13, i32 %padded_3_2_load_13, i32 %padded_3_3_load_13, i5 %add_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1321 'mux' 'tmp_32' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1322 [2/2] (2.32ns)   --->   "%padded_0_0_load_14 = load i6 %padded_0_0_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1322 'load' 'padded_0_0_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1323 [2/2] (2.32ns)   --->   "%padded_0_1_load_14 = load i6 %padded_0_1_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1323 'load' 'padded_0_1_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1324 [2/2] (2.32ns)   --->   "%padded_0_2_load_14 = load i6 %padded_0_2_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1324 'load' 'padded_0_2_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1325 [2/2] (2.32ns)   --->   "%padded_0_3_load_14 = load i6 %padded_0_3_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1325 'load' 'padded_0_3_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1326 [2/2] (2.32ns)   --->   "%padded_1_0_load_14 = load i6 %padded_1_0_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1326 'load' 'padded_1_0_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1327 [2/2] (2.32ns)   --->   "%padded_1_1_load_14 = load i6 %padded_1_1_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1327 'load' 'padded_1_1_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1328 [2/2] (2.32ns)   --->   "%padded_1_2_load_14 = load i6 %padded_1_2_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1328 'load' 'padded_1_2_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1329 [2/2] (2.32ns)   --->   "%padded_1_3_load_14 = load i6 %padded_1_3_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1329 'load' 'padded_1_3_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1330 [2/2] (2.32ns)   --->   "%padded_2_0_load_14 = load i6 %padded_2_0_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1330 'load' 'padded_2_0_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1331 [2/2] (2.32ns)   --->   "%padded_2_1_load_14 = load i6 %padded_2_1_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1331 'load' 'padded_2_1_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1332 [2/2] (2.32ns)   --->   "%padded_2_2_load_14 = load i6 %padded_2_2_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1332 'load' 'padded_2_2_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1333 [2/2] (2.32ns)   --->   "%padded_2_3_load_14 = load i6 %padded_2_3_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1333 'load' 'padded_2_3_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1334 [2/2] (2.32ns)   --->   "%padded_3_0_load_14 = load i6 %padded_3_0_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1334 'load' 'padded_3_0_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1335 [2/2] (2.32ns)   --->   "%padded_3_1_load_14 = load i6 %padded_3_1_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1335 'load' 'padded_3_1_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1336 [2/2] (2.32ns)   --->   "%padded_3_2_load_14 = load i6 %padded_3_2_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1336 'load' 'padded_3_2_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 1337 [2/2] (2.32ns)   --->   "%padded_3_3_load_14 = load i6 %padded_3_3_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1337 'load' 'padded_3_3_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 26> <Delay = 7.25>
ST_29 : Operation 1338 [1/1] (1.65ns)   --->   "%add_ln36_30 = add i3, i3 %trunc_ln36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1338 'add' 'add_ln36_30' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1339 [1/1] (0.96ns)   --->   "%xor_ln36 = xor i3 %trunc_ln36, i3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1339 'xor' 'xor_ln36' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1340 [1/1] (1.65ns)   --->   "%add_ln36_35 = add i3, i3 %trunc_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1340 'add' 'add_ln36_35' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%select_ln28_12 = select i1 %icmp_ln29, i3, i3 %add_ln36_30" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1341 'select' 'select_ln28_12' <Predicate = (!icmp_ln28 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1342 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %and_ln28, i3 %add_ln36_35, i3 %select_ln28_12" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1342 'select' 'select_ln29_8' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_10)   --->   "%xor_ln36_2 = xor i3 %trunc_ln36_1, i3" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1343 'xor' 'xor_ln36_2' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_10)   --->   "%select_ln28_13 = select i1 %icmp_ln29, i3, i3 %xor_ln36" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1344 'select' 'select_ln28_13' <Predicate = (!icmp_ln28 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1345 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln29_10 = select i1 %and_ln28, i3 %xor_ln36_2, i3 %select_ln28_13" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1345 'select' 'select_ln29_10' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %trunc_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1346 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i6 %tmp_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1347 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1348 [1/1] (0.00ns)   --->   "%padded_0_0_addr_17 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1348 'getelementptr' 'padded_0_0_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1349 [1/1] (0.00ns)   --->   "%padded_0_1_addr_17 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1349 'getelementptr' 'padded_0_1_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1350 [1/1] (0.00ns)   --->   "%padded_0_2_addr_17 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1350 'getelementptr' 'padded_0_2_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1351 [1/1] (0.00ns)   --->   "%padded_0_3_addr_17 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1351 'getelementptr' 'padded_0_3_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1352 [1/1] (0.00ns)   --->   "%padded_1_0_addr_17 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1352 'getelementptr' 'padded_1_0_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1353 [1/1] (0.00ns)   --->   "%padded_1_1_addr_17 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1353 'getelementptr' 'padded_1_1_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1354 [1/1] (0.00ns)   --->   "%padded_1_2_addr_17 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1354 'getelementptr' 'padded_1_2_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1355 [1/1] (0.00ns)   --->   "%padded_1_3_addr_17 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1355 'getelementptr' 'padded_1_3_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1356 [1/1] (0.00ns)   --->   "%padded_2_0_addr_17 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1356 'getelementptr' 'padded_2_0_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1357 [1/1] (0.00ns)   --->   "%padded_2_1_addr_17 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1357 'getelementptr' 'padded_2_1_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1358 [1/1] (0.00ns)   --->   "%padded_2_2_addr_17 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1358 'getelementptr' 'padded_2_2_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1359 [1/1] (0.00ns)   --->   "%padded_2_3_addr_17 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1359 'getelementptr' 'padded_2_3_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1360 [1/1] (0.00ns)   --->   "%padded_3_0_addr_17 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1360 'getelementptr' 'padded_3_0_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1361 [1/1] (0.00ns)   --->   "%padded_3_1_addr_17 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1361 'getelementptr' 'padded_3_1_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1362 [1/1] (0.00ns)   --->   "%padded_3_2_addr_17 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1362 'getelementptr' 'padded_3_2_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1363 [1/1] (0.00ns)   --->   "%padded_3_3_addr_17 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_4" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1363 'getelementptr' 'padded_3_3_addr_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1364 [1/5] (7.25ns)   --->   "%sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1364 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1365 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln36_10, i32 %conv1_weights_2_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1365 'fmul' 'mul_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1366 [2/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln36_11, i32 %conv1_weights_2_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1366 'fmul' 'mul_2_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1367 [3/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln36_12, i32 %conv1_weights_2_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1367 'fmul' 'mul_2_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1368 [1/1] (0.00ns)   --->   "%bitcast_ln36_13 = bitcast i32 %tmp_32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1368 'bitcast' 'bitcast_ln36_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1369 [4/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln36_13, i32 %conv1_weights_2_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1369 'fmul' 'mul_2_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1370 [1/1] (0.97ns)   --->   "%or_ln36_14 = or i2 %trunc_ln36_5, i2 %tmp_69" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1370 'or' 'or_ln36_14' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1371 [1/1] (0.00ns)   --->   "%add_ln36_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1371 'bitconcatenate' 'add_ln36_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_29 : Operation 1372 [1/2] (2.32ns)   --->   "%padded_0_0_load_14 = load i6 %padded_0_0_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1372 'load' 'padded_0_0_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1373 [1/2] (2.32ns)   --->   "%padded_0_1_load_14 = load i6 %padded_0_1_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1373 'load' 'padded_0_1_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1374 [1/2] (2.32ns)   --->   "%padded_0_2_load_14 = load i6 %padded_0_2_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1374 'load' 'padded_0_2_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1375 [1/2] (2.32ns)   --->   "%padded_0_3_load_14 = load i6 %padded_0_3_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1375 'load' 'padded_0_3_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1376 [1/2] (2.32ns)   --->   "%padded_1_0_load_14 = load i6 %padded_1_0_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1376 'load' 'padded_1_0_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1377 [1/2] (2.32ns)   --->   "%padded_1_1_load_14 = load i6 %padded_1_1_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1377 'load' 'padded_1_1_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1378 [1/2] (2.32ns)   --->   "%padded_1_2_load_14 = load i6 %padded_1_2_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1378 'load' 'padded_1_2_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1379 [1/2] (2.32ns)   --->   "%padded_1_3_load_14 = load i6 %padded_1_3_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1379 'load' 'padded_1_3_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1380 [1/2] (2.32ns)   --->   "%padded_2_0_load_14 = load i6 %padded_2_0_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1380 'load' 'padded_2_0_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1381 [1/2] (2.32ns)   --->   "%padded_2_1_load_14 = load i6 %padded_2_1_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1381 'load' 'padded_2_1_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1382 [1/2] (2.32ns)   --->   "%padded_2_2_load_14 = load i6 %padded_2_2_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1382 'load' 'padded_2_2_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1383 [1/2] (2.32ns)   --->   "%padded_2_3_load_14 = load i6 %padded_2_3_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1383 'load' 'padded_2_3_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1384 [1/2] (2.32ns)   --->   "%padded_3_0_load_14 = load i6 %padded_3_0_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1384 'load' 'padded_3_0_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1385 [1/2] (2.32ns)   --->   "%padded_3_1_load_14 = load i6 %padded_3_1_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1385 'load' 'padded_3_1_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1386 [1/2] (2.32ns)   --->   "%padded_3_2_load_14 = load i6 %padded_3_2_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1386 'load' 'padded_3_2_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1387 [1/2] (2.32ns)   --->   "%padded_3_3_load_14 = load i6 %padded_3_3_addr_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1387 'load' 'padded_3_3_load_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1388 [1/1] (2.06ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_14, i32 %padded_0_1_load_14, i32 %padded_0_2_load_14, i32 %padded_0_3_load_14, i32 %padded_1_0_load_14, i32 %padded_1_1_load_14, i32 %padded_1_2_load_14, i32 %padded_1_3_load_14, i32 %padded_2_0_load_14, i32 %padded_2_1_load_14, i32 %padded_2_2_load_14, i32 %padded_2_3_load_14, i32 %padded_3_0_load_14, i32 %padded_3_1_load_14, i32 %padded_3_2_load_14, i32 %padded_3_3_load_14, i5 %add_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1388 'mux' 'tmp_33' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1389 [2/2] (2.32ns)   --->   "%padded_0_0_load_15 = load i6 %padded_0_0_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1389 'load' 'padded_0_0_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1390 [2/2] (2.32ns)   --->   "%padded_0_1_load_15 = load i6 %padded_0_1_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1390 'load' 'padded_0_1_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1391 [2/2] (2.32ns)   --->   "%padded_0_2_load_15 = load i6 %padded_0_2_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1391 'load' 'padded_0_2_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1392 [2/2] (2.32ns)   --->   "%padded_0_3_load_15 = load i6 %padded_0_3_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1392 'load' 'padded_0_3_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1393 [2/2] (2.32ns)   --->   "%padded_1_0_load_15 = load i6 %padded_1_0_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1393 'load' 'padded_1_0_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1394 [2/2] (2.32ns)   --->   "%padded_1_1_load_15 = load i6 %padded_1_1_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1394 'load' 'padded_1_1_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1395 [2/2] (2.32ns)   --->   "%padded_1_2_load_15 = load i6 %padded_1_2_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1395 'load' 'padded_1_2_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1396 [2/2] (2.32ns)   --->   "%padded_1_3_load_15 = load i6 %padded_1_3_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1396 'load' 'padded_1_3_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1397 [2/2] (2.32ns)   --->   "%padded_2_0_load_15 = load i6 %padded_2_0_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1397 'load' 'padded_2_0_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1398 [2/2] (2.32ns)   --->   "%padded_2_1_load_15 = load i6 %padded_2_1_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1398 'load' 'padded_2_1_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1399 [2/2] (2.32ns)   --->   "%padded_2_2_load_15 = load i6 %padded_2_2_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1399 'load' 'padded_2_2_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1400 [2/2] (2.32ns)   --->   "%padded_2_3_load_15 = load i6 %padded_2_3_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1400 'load' 'padded_2_3_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1401 [2/2] (2.32ns)   --->   "%padded_3_0_load_15 = load i6 %padded_3_0_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1401 'load' 'padded_3_0_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1402 [2/2] (2.32ns)   --->   "%padded_3_1_load_15 = load i6 %padded_3_1_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1402 'load' 'padded_3_1_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1403 [2/2] (2.32ns)   --->   "%padded_3_2_load_15 = load i6 %padded_3_2_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1403 'load' 'padded_3_2_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1404 [2/2] (2.32ns)   --->   "%padded_3_3_load_15 = load i6 %padded_3_3_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1404 'load' 'padded_3_3_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 27> <Delay = 7.25>
ST_30 : Operation 1405 [1/1] (1.78ns)   --->   "%empty_51 = add i5, i5 %i_1" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1405 'add' 'empty_51' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_51, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1406 'partselect' 'tmp_2' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00>
ST_30 : Operation 1407 [1/1] (0.00ns)   --->   "%and_ln36_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_2, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1407 'bitconcatenate' 'and_ln36_3' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00>
ST_30 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_9)   --->   "%select_ln28_7 = select i1 %icmp_ln29, i4, i4 %and_ln36_3" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1408 'select' 'select_ln28_7' <Predicate = (!icmp_ln28 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1409 [1/1] (1.78ns)   --->   "%p_mid116 = add i5, i5 %select_ln28" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1409 'add' 'p_mid116' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_9)   --->   "%tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_mid116, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1410 'partselect' 'tmp_12' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00>
ST_30 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_9)   --->   "%and_ln36_3_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_12, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1411 'bitconcatenate' 'and_ln36_3_mid1' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00>
ST_30 : Operation 1412 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln29_9 = select i1 %and_ln28, i4 %and_ln36_3_mid1, i4 %select_ln28_7" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1412 'select' 'select_ln29_9' <Predicate = (!icmp_ln28)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %add_ln36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1413 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i6 %tmp_49" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1414 'zext' 'zext_ln36_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1415 [1/1] (0.00ns)   --->   "%padded_0_0_addr_18 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1415 'getelementptr' 'padded_0_0_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1416 [1/1] (0.00ns)   --->   "%padded_0_1_addr_18 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1416 'getelementptr' 'padded_0_1_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1417 [1/1] (0.00ns)   --->   "%padded_0_2_addr_18 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1417 'getelementptr' 'padded_0_2_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1418 [1/1] (0.00ns)   --->   "%padded_0_3_addr_18 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1418 'getelementptr' 'padded_0_3_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1419 [1/1] (0.00ns)   --->   "%padded_1_0_addr_18 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1419 'getelementptr' 'padded_1_0_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1420 [1/1] (0.00ns)   --->   "%padded_1_1_addr_18 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1420 'getelementptr' 'padded_1_1_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1421 [1/1] (0.00ns)   --->   "%padded_1_2_addr_18 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1421 'getelementptr' 'padded_1_2_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1422 [1/1] (0.00ns)   --->   "%padded_1_3_addr_18 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1422 'getelementptr' 'padded_1_3_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1423 [1/1] (0.00ns)   --->   "%padded_2_0_addr_18 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1423 'getelementptr' 'padded_2_0_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1424 [1/1] (0.00ns)   --->   "%padded_2_1_addr_18 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1424 'getelementptr' 'padded_2_1_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1425 [1/1] (0.00ns)   --->   "%padded_2_2_addr_18 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1425 'getelementptr' 'padded_2_2_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1426 [1/1] (0.00ns)   --->   "%padded_2_3_addr_18 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1426 'getelementptr' 'padded_2_3_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1427 [1/1] (0.00ns)   --->   "%padded_3_0_addr_18 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1427 'getelementptr' 'padded_3_0_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1428 [1/1] (0.00ns)   --->   "%padded_3_1_addr_18 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1428 'getelementptr' 'padded_3_1_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1429 [1/1] (0.00ns)   --->   "%padded_3_2_addr_18 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1429 'getelementptr' 'padded_3_2_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1430 [1/1] (0.00ns)   --->   "%padded_3_3_addr_18 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1430 'getelementptr' 'padded_3_3_addr_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1431 [5/5] (7.25ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1431 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1432 [1/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln36_11, i32 %conv1_weights_2_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1432 'fmul' 'mul_2_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1433 [2/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln36_12, i32 %conv1_weights_2_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1433 'fmul' 'mul_2_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1434 [3/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln36_13, i32 %conv1_weights_2_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1434 'fmul' 'mul_2_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1435 [1/1] (0.00ns)   --->   "%bitcast_ln36_14 = bitcast i32 %tmp_33" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1435 'bitcast' 'bitcast_ln36_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1436 [4/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln36_14, i32 %conv1_weights_2_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1436 'fmul' 'mul_2_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1437 [1/1] (0.00ns)   --->   "%trunc_ln36_6 = trunc i4 %select_ln29_9" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1437 'trunc' 'trunc_ln36_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1438 [1/1] (0.97ns)   --->   "%or_ln36_15 = or i2 %trunc_ln36_6, i2 %tmp_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1438 'or' 'or_ln36_15' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_9, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1439 'partselect' 'tmp_72' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1440 [1/1] (0.00ns)   --->   "%add_ln36_18 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1440 'bitconcatenate' 'add_ln36_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 1441 [1/2] (2.32ns)   --->   "%padded_0_0_load_15 = load i6 %padded_0_0_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1441 'load' 'padded_0_0_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1442 [1/2] (2.32ns)   --->   "%padded_0_1_load_15 = load i6 %padded_0_1_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1442 'load' 'padded_0_1_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1443 [1/2] (2.32ns)   --->   "%padded_0_2_load_15 = load i6 %padded_0_2_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1443 'load' 'padded_0_2_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1444 [1/2] (2.32ns)   --->   "%padded_0_3_load_15 = load i6 %padded_0_3_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1444 'load' 'padded_0_3_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1445 [1/2] (2.32ns)   --->   "%padded_1_0_load_15 = load i6 %padded_1_0_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1445 'load' 'padded_1_0_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1446 [1/2] (2.32ns)   --->   "%padded_1_1_load_15 = load i6 %padded_1_1_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1446 'load' 'padded_1_1_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1447 [1/2] (2.32ns)   --->   "%padded_1_2_load_15 = load i6 %padded_1_2_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1447 'load' 'padded_1_2_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1448 [1/2] (2.32ns)   --->   "%padded_1_3_load_15 = load i6 %padded_1_3_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1448 'load' 'padded_1_3_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1449 [1/2] (2.32ns)   --->   "%padded_2_0_load_15 = load i6 %padded_2_0_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1449 'load' 'padded_2_0_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1450 [1/2] (2.32ns)   --->   "%padded_2_1_load_15 = load i6 %padded_2_1_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1450 'load' 'padded_2_1_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1451 [1/2] (2.32ns)   --->   "%padded_2_2_load_15 = load i6 %padded_2_2_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1451 'load' 'padded_2_2_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1452 [1/2] (2.32ns)   --->   "%padded_2_3_load_15 = load i6 %padded_2_3_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1452 'load' 'padded_2_3_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1453 [1/2] (2.32ns)   --->   "%padded_3_0_load_15 = load i6 %padded_3_0_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1453 'load' 'padded_3_0_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1454 [1/2] (2.32ns)   --->   "%padded_3_1_load_15 = load i6 %padded_3_1_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1454 'load' 'padded_3_1_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1455 [1/2] (2.32ns)   --->   "%padded_3_2_load_15 = load i6 %padded_3_2_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1455 'load' 'padded_3_2_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1456 [1/2] (2.32ns)   --->   "%padded_3_3_load_15 = load i6 %padded_3_3_addr_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1456 'load' 'padded_3_3_load_15' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1457 [1/1] (2.06ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_15, i32 %padded_0_1_load_15, i32 %padded_0_2_load_15, i32 %padded_0_3_load_15, i32 %padded_1_0_load_15, i32 %padded_1_1_load_15, i32 %padded_1_2_load_15, i32 %padded_1_3_load_15, i32 %padded_2_0_load_15, i32 %padded_2_1_load_15, i32 %padded_2_2_load_15, i32 %padded_2_3_load_15, i32 %padded_3_0_load_15, i32 %padded_3_1_load_15, i32 %padded_3_2_load_15, i32 %padded_3_3_load_15, i5 %add_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1457 'mux' 'tmp_34' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1458 [2/2] (2.32ns)   --->   "%padded_0_0_load_16 = load i6 %padded_0_0_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1458 'load' 'padded_0_0_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1459 [2/2] (2.32ns)   --->   "%padded_0_1_load_16 = load i6 %padded_0_1_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1459 'load' 'padded_0_1_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1460 [2/2] (2.32ns)   --->   "%padded_0_2_load_16 = load i6 %padded_0_2_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1460 'load' 'padded_0_2_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1461 [2/2] (2.32ns)   --->   "%padded_0_3_load_16 = load i6 %padded_0_3_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1461 'load' 'padded_0_3_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1462 [2/2] (2.32ns)   --->   "%padded_1_0_load_16 = load i6 %padded_1_0_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1462 'load' 'padded_1_0_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1463 [2/2] (2.32ns)   --->   "%padded_1_1_load_16 = load i6 %padded_1_1_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1463 'load' 'padded_1_1_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1464 [2/2] (2.32ns)   --->   "%padded_1_2_load_16 = load i6 %padded_1_2_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1464 'load' 'padded_1_2_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1465 [2/2] (2.32ns)   --->   "%padded_1_3_load_16 = load i6 %padded_1_3_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1465 'load' 'padded_1_3_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1466 [2/2] (2.32ns)   --->   "%padded_2_0_load_16 = load i6 %padded_2_0_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1466 'load' 'padded_2_0_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1467 [2/2] (2.32ns)   --->   "%padded_2_1_load_16 = load i6 %padded_2_1_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1467 'load' 'padded_2_1_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1468 [2/2] (2.32ns)   --->   "%padded_2_2_load_16 = load i6 %padded_2_2_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1468 'load' 'padded_2_2_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1469 [2/2] (2.32ns)   --->   "%padded_2_3_load_16 = load i6 %padded_2_3_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1469 'load' 'padded_2_3_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1470 [2/2] (2.32ns)   --->   "%padded_3_0_load_16 = load i6 %padded_3_0_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1470 'load' 'padded_3_0_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1471 [2/2] (2.32ns)   --->   "%padded_3_1_load_16 = load i6 %padded_3_1_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1471 'load' 'padded_3_1_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1472 [2/2] (2.32ns)   --->   "%padded_3_2_load_16 = load i6 %padded_3_2_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1472 'load' 'padded_3_2_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1473 [2/2] (2.32ns)   --->   "%padded_3_3_load_16 = load i6 %padded_3_3_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1473 'load' 'padded_3_3_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 28> <Delay = 7.25>
ST_31 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %add_ln36_32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1474 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln36_14 = zext i6 %tmp_55" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1475 'zext' 'zext_ln36_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1476 [1/1] (0.00ns)   --->   "%padded_0_0_addr_19 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1476 'getelementptr' 'padded_0_0_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1477 [1/1] (0.00ns)   --->   "%padded_0_1_addr_19 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1477 'getelementptr' 'padded_0_1_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1478 [1/1] (0.00ns)   --->   "%padded_0_2_addr_19 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1478 'getelementptr' 'padded_0_2_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1479 [1/1] (0.00ns)   --->   "%padded_0_3_addr_19 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1479 'getelementptr' 'padded_0_3_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1480 [1/1] (0.00ns)   --->   "%padded_1_0_addr_19 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1480 'getelementptr' 'padded_1_0_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1481 [1/1] (0.00ns)   --->   "%padded_1_1_addr_19 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1481 'getelementptr' 'padded_1_1_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1482 [1/1] (0.00ns)   --->   "%padded_1_2_addr_19 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1482 'getelementptr' 'padded_1_2_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1483 [1/1] (0.00ns)   --->   "%padded_1_3_addr_19 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1483 'getelementptr' 'padded_1_3_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1484 [1/1] (0.00ns)   --->   "%padded_2_0_addr_19 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1484 'getelementptr' 'padded_2_0_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1485 [1/1] (0.00ns)   --->   "%padded_2_1_addr_19 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1485 'getelementptr' 'padded_2_1_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1486 [1/1] (0.00ns)   --->   "%padded_2_2_addr_19 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1486 'getelementptr' 'padded_2_2_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1487 [1/1] (0.00ns)   --->   "%padded_2_3_addr_19 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1487 'getelementptr' 'padded_2_3_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1488 [1/1] (0.00ns)   --->   "%padded_3_0_addr_19 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1488 'getelementptr' 'padded_3_0_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1489 [1/1] (0.00ns)   --->   "%padded_3_1_addr_19 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1489 'getelementptr' 'padded_3_1_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1490 [1/1] (0.00ns)   --->   "%padded_3_2_addr_19 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1490 'getelementptr' 'padded_3_2_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1491 [1/1] (0.00ns)   --->   "%padded_3_3_addr_19 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_14" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1491 'getelementptr' 'padded_3_3_addr_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1492 [4/5] (7.25ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1492 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1493 [1/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln36_12, i32 %conv1_weights_2_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1493 'fmul' 'mul_2_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1494 [2/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln36_13, i32 %conv1_weights_2_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1494 'fmul' 'mul_2_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1495 [3/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln36_14, i32 %conv1_weights_2_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1495 'fmul' 'mul_2_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1496 [1/1] (0.00ns)   --->   "%bitcast_ln36_15 = bitcast i32 %tmp_34" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1496 'bitcast' 'bitcast_ln36_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1497 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln36_15, i32 %conv1_weights_3_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1497 'fmul' 'mul_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1498 [1/1] (0.97ns)   --->   "%or_ln36_16 = or i2 %trunc_ln36_6, i2 %tmp_51" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1498 'or' 'or_ln36_16' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1499 [1/1] (0.00ns)   --->   "%add_ln36_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_16" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1499 'bitconcatenate' 'add_ln36_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_31 : Operation 1500 [1/2] (2.32ns)   --->   "%padded_0_0_load_16 = load i6 %padded_0_0_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1500 'load' 'padded_0_0_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1501 [1/2] (2.32ns)   --->   "%padded_0_1_load_16 = load i6 %padded_0_1_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1501 'load' 'padded_0_1_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1502 [1/2] (2.32ns)   --->   "%padded_0_2_load_16 = load i6 %padded_0_2_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1502 'load' 'padded_0_2_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1503 [1/2] (2.32ns)   --->   "%padded_0_3_load_16 = load i6 %padded_0_3_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1503 'load' 'padded_0_3_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1504 [1/2] (2.32ns)   --->   "%padded_1_0_load_16 = load i6 %padded_1_0_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1504 'load' 'padded_1_0_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1505 [1/2] (2.32ns)   --->   "%padded_1_1_load_16 = load i6 %padded_1_1_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1505 'load' 'padded_1_1_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1506 [1/2] (2.32ns)   --->   "%padded_1_2_load_16 = load i6 %padded_1_2_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1506 'load' 'padded_1_2_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1507 [1/2] (2.32ns)   --->   "%padded_1_3_load_16 = load i6 %padded_1_3_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1507 'load' 'padded_1_3_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1508 [1/2] (2.32ns)   --->   "%padded_2_0_load_16 = load i6 %padded_2_0_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1508 'load' 'padded_2_0_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1509 [1/2] (2.32ns)   --->   "%padded_2_1_load_16 = load i6 %padded_2_1_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1509 'load' 'padded_2_1_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1510 [1/2] (2.32ns)   --->   "%padded_2_2_load_16 = load i6 %padded_2_2_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1510 'load' 'padded_2_2_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1511 [1/2] (2.32ns)   --->   "%padded_2_3_load_16 = load i6 %padded_2_3_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1511 'load' 'padded_2_3_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1512 [1/2] (2.32ns)   --->   "%padded_3_0_load_16 = load i6 %padded_3_0_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1512 'load' 'padded_3_0_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1513 [1/2] (2.32ns)   --->   "%padded_3_1_load_16 = load i6 %padded_3_1_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1513 'load' 'padded_3_1_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1514 [1/2] (2.32ns)   --->   "%padded_3_2_load_16 = load i6 %padded_3_2_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1514 'load' 'padded_3_2_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1515 [1/2] (2.32ns)   --->   "%padded_3_3_load_16 = load i6 %padded_3_3_addr_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1515 'load' 'padded_3_3_load_16' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1516 [1/1] (2.06ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_16, i32 %padded_0_1_load_16, i32 %padded_0_2_load_16, i32 %padded_0_3_load_16, i32 %padded_1_0_load_16, i32 %padded_1_1_load_16, i32 %padded_1_2_load_16, i32 %padded_1_3_load_16, i32 %padded_2_0_load_16, i32 %padded_2_1_load_16, i32 %padded_2_2_load_16, i32 %padded_2_3_load_16, i32 %padded_3_0_load_16, i32 %padded_3_1_load_16, i32 %padded_3_2_load_16, i32 %padded_3_3_load_16, i5 %add_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1516 'mux' 'tmp_35' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1517 [2/2] (2.32ns)   --->   "%padded_0_0_load_17 = load i6 %padded_0_0_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1517 'load' 'padded_0_0_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1518 [2/2] (2.32ns)   --->   "%padded_0_1_load_17 = load i6 %padded_0_1_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1518 'load' 'padded_0_1_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1519 [2/2] (2.32ns)   --->   "%padded_0_2_load_17 = load i6 %padded_0_2_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1519 'load' 'padded_0_2_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1520 [2/2] (2.32ns)   --->   "%padded_0_3_load_17 = load i6 %padded_0_3_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1520 'load' 'padded_0_3_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1521 [2/2] (2.32ns)   --->   "%padded_1_0_load_17 = load i6 %padded_1_0_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1521 'load' 'padded_1_0_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1522 [2/2] (2.32ns)   --->   "%padded_1_1_load_17 = load i6 %padded_1_1_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1522 'load' 'padded_1_1_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1523 [2/2] (2.32ns)   --->   "%padded_1_2_load_17 = load i6 %padded_1_2_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1523 'load' 'padded_1_2_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1524 [2/2] (2.32ns)   --->   "%padded_1_3_load_17 = load i6 %padded_1_3_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1524 'load' 'padded_1_3_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1525 [2/2] (2.32ns)   --->   "%padded_2_0_load_17 = load i6 %padded_2_0_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1525 'load' 'padded_2_0_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1526 [2/2] (2.32ns)   --->   "%padded_2_1_load_17 = load i6 %padded_2_1_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1526 'load' 'padded_2_1_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1527 [2/2] (2.32ns)   --->   "%padded_2_2_load_17 = load i6 %padded_2_2_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1527 'load' 'padded_2_2_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1528 [2/2] (2.32ns)   --->   "%padded_2_3_load_17 = load i6 %padded_2_3_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1528 'load' 'padded_2_3_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1529 [2/2] (2.32ns)   --->   "%padded_3_0_load_17 = load i6 %padded_3_0_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1529 'load' 'padded_3_0_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1530 [2/2] (2.32ns)   --->   "%padded_3_1_load_17 = load i6 %padded_3_1_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1530 'load' 'padded_3_1_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1531 [2/2] (2.32ns)   --->   "%padded_3_2_load_17 = load i6 %padded_3_2_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1531 'load' 'padded_3_2_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 1532 [2/2] (2.32ns)   --->   "%padded_3_3_load_17 = load i6 %padded_3_3_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1532 'load' 'padded_3_3_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 29> <Delay = 7.25>
ST_32 : Operation 1533 [3/5] (7.25ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1533 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %add_ln36_33" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1534 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln36_19 = zext i6 %tmp_61" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1535 'zext' 'zext_ln36_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1536 [1/1] (0.00ns)   --->   "%padded_0_0_addr_20 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1536 'getelementptr' 'padded_0_0_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1537 [1/1] (0.00ns)   --->   "%padded_0_1_addr_20 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1537 'getelementptr' 'padded_0_1_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1538 [1/1] (0.00ns)   --->   "%padded_0_2_addr_20 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1538 'getelementptr' 'padded_0_2_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1539 [1/1] (0.00ns)   --->   "%padded_0_3_addr_20 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1539 'getelementptr' 'padded_0_3_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1540 [1/1] (0.00ns)   --->   "%padded_1_0_addr_20 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1540 'getelementptr' 'padded_1_0_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1541 [1/1] (0.00ns)   --->   "%padded_1_1_addr_20 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1541 'getelementptr' 'padded_1_1_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1542 [1/1] (0.00ns)   --->   "%padded_1_2_addr_20 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1542 'getelementptr' 'padded_1_2_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1543 [1/1] (0.00ns)   --->   "%padded_1_3_addr_20 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1543 'getelementptr' 'padded_1_3_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1544 [1/1] (0.00ns)   --->   "%padded_2_0_addr_20 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1544 'getelementptr' 'padded_2_0_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1545 [1/1] (0.00ns)   --->   "%padded_2_1_addr_20 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1545 'getelementptr' 'padded_2_1_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1546 [1/1] (0.00ns)   --->   "%padded_2_2_addr_20 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1546 'getelementptr' 'padded_2_2_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1547 [1/1] (0.00ns)   --->   "%padded_2_3_addr_20 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1547 'getelementptr' 'padded_2_3_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1548 [1/1] (0.00ns)   --->   "%padded_3_0_addr_20 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1548 'getelementptr' 'padded_3_0_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1549 [1/1] (0.00ns)   --->   "%padded_3_1_addr_20 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1549 'getelementptr' 'padded_3_1_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1550 [1/1] (0.00ns)   --->   "%padded_3_2_addr_20 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1550 'getelementptr' 'padded_3_2_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1551 [1/1] (0.00ns)   --->   "%padded_3_3_addr_20 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1551 'getelementptr' 'padded_3_3_addr_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1552 [1/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln36_13, i32 %conv1_weights_2_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1552 'fmul' 'mul_2_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1553 [2/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln36_14, i32 %conv1_weights_2_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1553 'fmul' 'mul_2_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1554 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln36_15, i32 %conv1_weights_3_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1554 'fmul' 'mul_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1555 [1/1] (0.00ns)   --->   "%bitcast_ln36_16 = bitcast i32 %tmp_35" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1555 'bitcast' 'bitcast_ln36_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1556 [4/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln36_16, i32 %conv1_weights_3_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1556 'fmul' 'mul_3_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1557 [1/1] (0.97ns)   --->   "%or_ln36_17 = or i2 %trunc_ln36_6, i2 %tmp_57" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1557 'or' 'or_ln36_17' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1558 [1/1] (0.00ns)   --->   "%add_ln36_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1558 'bitconcatenate' 'add_ln36_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_32 : Operation 1559 [1/2] (2.32ns)   --->   "%padded_0_0_load_17 = load i6 %padded_0_0_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1559 'load' 'padded_0_0_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1560 [1/2] (2.32ns)   --->   "%padded_0_1_load_17 = load i6 %padded_0_1_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1560 'load' 'padded_0_1_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1561 [1/2] (2.32ns)   --->   "%padded_0_2_load_17 = load i6 %padded_0_2_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1561 'load' 'padded_0_2_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1562 [1/2] (2.32ns)   --->   "%padded_0_3_load_17 = load i6 %padded_0_3_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1562 'load' 'padded_0_3_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1563 [1/2] (2.32ns)   --->   "%padded_1_0_load_17 = load i6 %padded_1_0_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1563 'load' 'padded_1_0_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1564 [1/2] (2.32ns)   --->   "%padded_1_1_load_17 = load i6 %padded_1_1_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1564 'load' 'padded_1_1_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1565 [1/2] (2.32ns)   --->   "%padded_1_2_load_17 = load i6 %padded_1_2_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1565 'load' 'padded_1_2_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1566 [1/2] (2.32ns)   --->   "%padded_1_3_load_17 = load i6 %padded_1_3_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1566 'load' 'padded_1_3_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1567 [1/2] (2.32ns)   --->   "%padded_2_0_load_17 = load i6 %padded_2_0_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1567 'load' 'padded_2_0_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1568 [1/2] (2.32ns)   --->   "%padded_2_1_load_17 = load i6 %padded_2_1_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1568 'load' 'padded_2_1_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1569 [1/2] (2.32ns)   --->   "%padded_2_2_load_17 = load i6 %padded_2_2_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1569 'load' 'padded_2_2_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1570 [1/2] (2.32ns)   --->   "%padded_2_3_load_17 = load i6 %padded_2_3_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1570 'load' 'padded_2_3_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1571 [1/2] (2.32ns)   --->   "%padded_3_0_load_17 = load i6 %padded_3_0_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1571 'load' 'padded_3_0_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1572 [1/2] (2.32ns)   --->   "%padded_3_1_load_17 = load i6 %padded_3_1_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1572 'load' 'padded_3_1_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1573 [1/2] (2.32ns)   --->   "%padded_3_2_load_17 = load i6 %padded_3_2_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1573 'load' 'padded_3_2_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1574 [1/2] (2.32ns)   --->   "%padded_3_3_load_17 = load i6 %padded_3_3_addr_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1574 'load' 'padded_3_3_load_17' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1575 [1/1] (2.06ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_17, i32 %padded_0_1_load_17, i32 %padded_0_2_load_17, i32 %padded_0_3_load_17, i32 %padded_1_0_load_17, i32 %padded_1_1_load_17, i32 %padded_1_2_load_17, i32 %padded_1_3_load_17, i32 %padded_2_0_load_17, i32 %padded_2_1_load_17, i32 %padded_2_2_load_17, i32 %padded_2_3_load_17, i32 %padded_3_0_load_17, i32 %padded_3_1_load_17, i32 %padded_3_2_load_17, i32 %padded_3_3_load_17, i5 %add_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1575 'mux' 'tmp_36' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1576 [2/2] (2.32ns)   --->   "%padded_0_0_load_18 = load i6 %padded_0_0_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1576 'load' 'padded_0_0_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1577 [2/2] (2.32ns)   --->   "%padded_0_1_load_18 = load i6 %padded_0_1_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1577 'load' 'padded_0_1_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1578 [2/2] (2.32ns)   --->   "%padded_0_2_load_18 = load i6 %padded_0_2_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1578 'load' 'padded_0_2_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1579 [2/2] (2.32ns)   --->   "%padded_0_3_load_18 = load i6 %padded_0_3_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1579 'load' 'padded_0_3_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1580 [2/2] (2.32ns)   --->   "%padded_1_0_load_18 = load i6 %padded_1_0_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1580 'load' 'padded_1_0_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1581 [2/2] (2.32ns)   --->   "%padded_1_1_load_18 = load i6 %padded_1_1_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1581 'load' 'padded_1_1_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1582 [2/2] (2.32ns)   --->   "%padded_1_2_load_18 = load i6 %padded_1_2_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1582 'load' 'padded_1_2_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1583 [2/2] (2.32ns)   --->   "%padded_1_3_load_18 = load i6 %padded_1_3_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1583 'load' 'padded_1_3_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1584 [2/2] (2.32ns)   --->   "%padded_2_0_load_18 = load i6 %padded_2_0_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1584 'load' 'padded_2_0_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1585 [2/2] (2.32ns)   --->   "%padded_2_1_load_18 = load i6 %padded_2_1_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1585 'load' 'padded_2_1_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1586 [2/2] (2.32ns)   --->   "%padded_2_2_load_18 = load i6 %padded_2_2_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1586 'load' 'padded_2_2_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1587 [2/2] (2.32ns)   --->   "%padded_2_3_load_18 = load i6 %padded_2_3_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1587 'load' 'padded_2_3_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1588 [2/2] (2.32ns)   --->   "%padded_3_0_load_18 = load i6 %padded_3_0_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1588 'load' 'padded_3_0_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1589 [2/2] (2.32ns)   --->   "%padded_3_1_load_18 = load i6 %padded_3_1_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1589 'load' 'padded_3_1_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1590 [2/2] (2.32ns)   --->   "%padded_3_2_load_18 = load i6 %padded_3_2_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1590 'load' 'padded_3_2_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 1591 [2/2] (2.32ns)   --->   "%padded_3_3_load_18 = load i6 %padded_3_3_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1591 'load' 'padded_3_3_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 30> <Delay = 7.25>
ST_33 : Operation 1592 [2/5] (7.25ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1592 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %xor_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1593 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln36_24 = zext i6 %tmp_67" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1594 'zext' 'zext_ln36_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1595 [1/1] (0.00ns)   --->   "%padded_0_0_addr_21 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1595 'getelementptr' 'padded_0_0_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1596 [1/1] (0.00ns)   --->   "%padded_0_1_addr_21 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1596 'getelementptr' 'padded_0_1_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1597 [1/1] (0.00ns)   --->   "%padded_0_2_addr_21 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1597 'getelementptr' 'padded_0_2_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1598 [1/1] (0.00ns)   --->   "%padded_0_3_addr_21 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1598 'getelementptr' 'padded_0_3_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1599 [1/1] (0.00ns)   --->   "%padded_1_0_addr_21 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1599 'getelementptr' 'padded_1_0_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1600 [1/1] (0.00ns)   --->   "%padded_1_1_addr_21 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1600 'getelementptr' 'padded_1_1_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1601 [1/1] (0.00ns)   --->   "%padded_1_2_addr_21 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1601 'getelementptr' 'padded_1_2_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1602 [1/1] (0.00ns)   --->   "%padded_1_3_addr_21 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1602 'getelementptr' 'padded_1_3_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1603 [1/1] (0.00ns)   --->   "%padded_2_0_addr_21 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1603 'getelementptr' 'padded_2_0_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1604 [1/1] (0.00ns)   --->   "%padded_2_1_addr_21 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1604 'getelementptr' 'padded_2_1_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1605 [1/1] (0.00ns)   --->   "%padded_2_2_addr_21 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1605 'getelementptr' 'padded_2_2_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1606 [1/1] (0.00ns)   --->   "%padded_2_3_addr_21 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1606 'getelementptr' 'padded_2_3_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1607 [1/1] (0.00ns)   --->   "%padded_3_0_addr_21 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1607 'getelementptr' 'padded_3_0_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1608 [1/1] (0.00ns)   --->   "%padded_3_1_addr_21 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1608 'getelementptr' 'padded_3_1_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1609 [1/1] (0.00ns)   --->   "%padded_3_2_addr_21 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1609 'getelementptr' 'padded_3_2_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1610 [1/1] (0.00ns)   --->   "%padded_3_3_addr_21 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1610 'getelementptr' 'padded_3_3_addr_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1611 [1/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln36_14, i32 %conv1_weights_2_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1611 'fmul' 'mul_2_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1612 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln36_15, i32 %conv1_weights_3_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1612 'fmul' 'mul_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1613 [3/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln36_16, i32 %conv1_weights_3_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1613 'fmul' 'mul_3_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1614 [1/1] (0.00ns)   --->   "%bitcast_ln36_17 = bitcast i32 %tmp_36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1614 'bitcast' 'bitcast_ln36_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1615 [4/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln36_17, i32 %conv1_weights_3_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1615 'fmul' 'mul_3_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1616 [1/1] (0.97ns)   --->   "%or_ln36_18 = or i2 %trunc_ln36_6, i2 %tmp_63" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1616 'or' 'or_ln36_18' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1617 [1/1] (0.00ns)   --->   "%add_ln36_21 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1617 'bitconcatenate' 'add_ln36_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_33 : Operation 1618 [1/2] (2.32ns)   --->   "%padded_0_0_load_18 = load i6 %padded_0_0_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1618 'load' 'padded_0_0_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1619 [1/2] (2.32ns)   --->   "%padded_0_1_load_18 = load i6 %padded_0_1_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1619 'load' 'padded_0_1_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1620 [1/2] (2.32ns)   --->   "%padded_0_2_load_18 = load i6 %padded_0_2_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1620 'load' 'padded_0_2_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1621 [1/2] (2.32ns)   --->   "%padded_0_3_load_18 = load i6 %padded_0_3_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1621 'load' 'padded_0_3_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1622 [1/2] (2.32ns)   --->   "%padded_1_0_load_18 = load i6 %padded_1_0_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1622 'load' 'padded_1_0_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1623 [1/2] (2.32ns)   --->   "%padded_1_1_load_18 = load i6 %padded_1_1_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1623 'load' 'padded_1_1_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1624 [1/2] (2.32ns)   --->   "%padded_1_2_load_18 = load i6 %padded_1_2_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1624 'load' 'padded_1_2_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1625 [1/2] (2.32ns)   --->   "%padded_1_3_load_18 = load i6 %padded_1_3_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1625 'load' 'padded_1_3_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1626 [1/2] (2.32ns)   --->   "%padded_2_0_load_18 = load i6 %padded_2_0_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1626 'load' 'padded_2_0_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1627 [1/2] (2.32ns)   --->   "%padded_2_1_load_18 = load i6 %padded_2_1_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1627 'load' 'padded_2_1_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1628 [1/2] (2.32ns)   --->   "%padded_2_2_load_18 = load i6 %padded_2_2_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1628 'load' 'padded_2_2_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1629 [1/2] (2.32ns)   --->   "%padded_2_3_load_18 = load i6 %padded_2_3_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1629 'load' 'padded_2_3_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1630 [1/2] (2.32ns)   --->   "%padded_3_0_load_18 = load i6 %padded_3_0_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1630 'load' 'padded_3_0_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1631 [1/2] (2.32ns)   --->   "%padded_3_1_load_18 = load i6 %padded_3_1_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1631 'load' 'padded_3_1_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1632 [1/2] (2.32ns)   --->   "%padded_3_2_load_18 = load i6 %padded_3_2_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1632 'load' 'padded_3_2_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1633 [1/2] (2.32ns)   --->   "%padded_3_3_load_18 = load i6 %padded_3_3_addr_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1633 'load' 'padded_3_3_load_18' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1634 [1/1] (2.06ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_18, i32 %padded_0_1_load_18, i32 %padded_0_2_load_18, i32 %padded_0_3_load_18, i32 %padded_1_0_load_18, i32 %padded_1_1_load_18, i32 %padded_1_2_load_18, i32 %padded_1_3_load_18, i32 %padded_2_0_load_18, i32 %padded_2_1_load_18, i32 %padded_2_2_load_18, i32 %padded_2_3_load_18, i32 %padded_3_0_load_18, i32 %padded_3_1_load_18, i32 %padded_3_2_load_18, i32 %padded_3_3_load_18, i5 %add_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1634 'mux' 'tmp_37' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1635 [2/2] (2.32ns)   --->   "%padded_0_0_load_19 = load i6 %padded_0_0_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1635 'load' 'padded_0_0_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1636 [2/2] (2.32ns)   --->   "%padded_0_1_load_19 = load i6 %padded_0_1_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1636 'load' 'padded_0_1_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1637 [2/2] (2.32ns)   --->   "%padded_0_2_load_19 = load i6 %padded_0_2_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1637 'load' 'padded_0_2_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1638 [2/2] (2.32ns)   --->   "%padded_0_3_load_19 = load i6 %padded_0_3_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1638 'load' 'padded_0_3_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1639 [2/2] (2.32ns)   --->   "%padded_1_0_load_19 = load i6 %padded_1_0_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1639 'load' 'padded_1_0_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1640 [2/2] (2.32ns)   --->   "%padded_1_1_load_19 = load i6 %padded_1_1_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1640 'load' 'padded_1_1_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1641 [2/2] (2.32ns)   --->   "%padded_1_2_load_19 = load i6 %padded_1_2_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1641 'load' 'padded_1_2_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1642 [2/2] (2.32ns)   --->   "%padded_1_3_load_19 = load i6 %padded_1_3_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1642 'load' 'padded_1_3_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1643 [2/2] (2.32ns)   --->   "%padded_2_0_load_19 = load i6 %padded_2_0_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1643 'load' 'padded_2_0_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1644 [2/2] (2.32ns)   --->   "%padded_2_1_load_19 = load i6 %padded_2_1_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1644 'load' 'padded_2_1_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1645 [2/2] (2.32ns)   --->   "%padded_2_2_load_19 = load i6 %padded_2_2_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1645 'load' 'padded_2_2_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1646 [2/2] (2.32ns)   --->   "%padded_2_3_load_19 = load i6 %padded_2_3_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1646 'load' 'padded_2_3_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1647 [2/2] (2.32ns)   --->   "%padded_3_0_load_19 = load i6 %padded_3_0_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1647 'load' 'padded_3_0_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1648 [2/2] (2.32ns)   --->   "%padded_3_1_load_19 = load i6 %padded_3_1_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1648 'load' 'padded_3_1_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1649 [2/2] (2.32ns)   --->   "%padded_3_2_load_19 = load i6 %padded_3_2_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1649 'load' 'padded_3_2_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1650 [2/2] (2.32ns)   --->   "%padded_3_3_load_19 = load i6 %padded_3_3_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1650 'load' 'padded_3_3_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 31> <Delay = 7.25>
ST_34 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %trunc_ln36_2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1651 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i6 %tmp_17" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1652 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1653 [1/1] (0.00ns)   --->   "%padded_0_0_addr_22 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1653 'getelementptr' 'padded_0_0_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1654 [1/1] (0.00ns)   --->   "%padded_0_1_addr_22 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1654 'getelementptr' 'padded_0_1_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1655 [1/1] (0.00ns)   --->   "%padded_0_2_addr_22 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1655 'getelementptr' 'padded_0_2_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1656 [1/1] (0.00ns)   --->   "%padded_0_3_addr_22 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1656 'getelementptr' 'padded_0_3_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1657 [1/1] (0.00ns)   --->   "%padded_1_0_addr_22 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1657 'getelementptr' 'padded_1_0_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1658 [1/1] (0.00ns)   --->   "%padded_1_1_addr_22 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1658 'getelementptr' 'padded_1_1_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1659 [1/1] (0.00ns)   --->   "%padded_1_2_addr_22 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1659 'getelementptr' 'padded_1_2_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1660 [1/1] (0.00ns)   --->   "%padded_1_3_addr_22 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1660 'getelementptr' 'padded_1_3_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1661 [1/1] (0.00ns)   --->   "%padded_2_0_addr_22 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1661 'getelementptr' 'padded_2_0_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1662 [1/1] (0.00ns)   --->   "%padded_2_1_addr_22 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1662 'getelementptr' 'padded_2_1_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1663 [1/1] (0.00ns)   --->   "%padded_2_2_addr_22 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1663 'getelementptr' 'padded_2_2_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1664 [1/1] (0.00ns)   --->   "%padded_2_3_addr_22 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1664 'getelementptr' 'padded_2_3_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1665 [1/1] (0.00ns)   --->   "%padded_3_0_addr_22 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1665 'getelementptr' 'padded_3_0_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1666 [1/1] (0.00ns)   --->   "%padded_3_1_addr_22 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1666 'getelementptr' 'padded_3_1_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1667 [1/1] (0.00ns)   --->   "%padded_3_2_addr_22 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1667 'getelementptr' 'padded_3_2_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1668 [1/1] (0.00ns)   --->   "%padded_3_3_addr_22 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_5" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1668 'getelementptr' 'padded_3_3_addr_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1669 [1/5] (7.25ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1669 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1670 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln36_15, i32 %conv1_weights_3_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1670 'fmul' 'mul_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1671 [2/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln36_16, i32 %conv1_weights_3_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1671 'fmul' 'mul_3_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1672 [3/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln36_17, i32 %conv1_weights_3_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1672 'fmul' 'mul_3_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1673 [1/1] (0.00ns)   --->   "%bitcast_ln36_18 = bitcast i32 %tmp_37" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1673 'bitcast' 'bitcast_ln36_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1674 [4/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln36_18, i32 %conv1_weights_3_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1674 'fmul' 'mul_3_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1675 [1/1] (0.97ns)   --->   "%or_ln36_19 = or i2 %trunc_ln36_6, i2 %tmp_69" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1675 'or' 'or_ln36_19' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1676 [1/1] (0.00ns)   --->   "%add_ln36_22 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_19" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1676 'bitconcatenate' 'add_ln36_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_34 : Operation 1677 [1/2] (2.32ns)   --->   "%padded_0_0_load_19 = load i6 %padded_0_0_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1677 'load' 'padded_0_0_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1678 [1/2] (2.32ns)   --->   "%padded_0_1_load_19 = load i6 %padded_0_1_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1678 'load' 'padded_0_1_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1679 [1/2] (2.32ns)   --->   "%padded_0_2_load_19 = load i6 %padded_0_2_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1679 'load' 'padded_0_2_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1680 [1/2] (2.32ns)   --->   "%padded_0_3_load_19 = load i6 %padded_0_3_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1680 'load' 'padded_0_3_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1681 [1/2] (2.32ns)   --->   "%padded_1_0_load_19 = load i6 %padded_1_0_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1681 'load' 'padded_1_0_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1682 [1/2] (2.32ns)   --->   "%padded_1_1_load_19 = load i6 %padded_1_1_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1682 'load' 'padded_1_1_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1683 [1/2] (2.32ns)   --->   "%padded_1_2_load_19 = load i6 %padded_1_2_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1683 'load' 'padded_1_2_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1684 [1/2] (2.32ns)   --->   "%padded_1_3_load_19 = load i6 %padded_1_3_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1684 'load' 'padded_1_3_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1685 [1/2] (2.32ns)   --->   "%padded_2_0_load_19 = load i6 %padded_2_0_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1685 'load' 'padded_2_0_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1686 [1/2] (2.32ns)   --->   "%padded_2_1_load_19 = load i6 %padded_2_1_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1686 'load' 'padded_2_1_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1687 [1/2] (2.32ns)   --->   "%padded_2_2_load_19 = load i6 %padded_2_2_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1687 'load' 'padded_2_2_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1688 [1/2] (2.32ns)   --->   "%padded_2_3_load_19 = load i6 %padded_2_3_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1688 'load' 'padded_2_3_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1689 [1/2] (2.32ns)   --->   "%padded_3_0_load_19 = load i6 %padded_3_0_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1689 'load' 'padded_3_0_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1690 [1/2] (2.32ns)   --->   "%padded_3_1_load_19 = load i6 %padded_3_1_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1690 'load' 'padded_3_1_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1691 [1/2] (2.32ns)   --->   "%padded_3_2_load_19 = load i6 %padded_3_2_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1691 'load' 'padded_3_2_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1692 [1/2] (2.32ns)   --->   "%padded_3_3_load_19 = load i6 %padded_3_3_addr_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1692 'load' 'padded_3_3_load_19' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1693 [1/1] (2.06ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_19, i32 %padded_0_1_load_19, i32 %padded_0_2_load_19, i32 %padded_0_3_load_19, i32 %padded_1_0_load_19, i32 %padded_1_1_load_19, i32 %padded_1_2_load_19, i32 %padded_1_3_load_19, i32 %padded_2_0_load_19, i32 %padded_2_1_load_19, i32 %padded_2_2_load_19, i32 %padded_2_3_load_19, i32 %padded_3_0_load_19, i32 %padded_3_1_load_19, i32 %padded_3_2_load_19, i32 %padded_3_3_load_19, i5 %add_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1693 'mux' 'tmp_38' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1694 [2/2] (2.32ns)   --->   "%padded_0_0_load_20 = load i6 %padded_0_0_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1694 'load' 'padded_0_0_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1695 [2/2] (2.32ns)   --->   "%padded_0_1_load_20 = load i6 %padded_0_1_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1695 'load' 'padded_0_1_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1696 [2/2] (2.32ns)   --->   "%padded_0_2_load_20 = load i6 %padded_0_2_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1696 'load' 'padded_0_2_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1697 [2/2] (2.32ns)   --->   "%padded_0_3_load_20 = load i6 %padded_0_3_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1697 'load' 'padded_0_3_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1698 [2/2] (2.32ns)   --->   "%padded_1_0_load_20 = load i6 %padded_1_0_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1698 'load' 'padded_1_0_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1699 [2/2] (2.32ns)   --->   "%padded_1_1_load_20 = load i6 %padded_1_1_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1699 'load' 'padded_1_1_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1700 [2/2] (2.32ns)   --->   "%padded_1_2_load_20 = load i6 %padded_1_2_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1700 'load' 'padded_1_2_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1701 [2/2] (2.32ns)   --->   "%padded_1_3_load_20 = load i6 %padded_1_3_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1701 'load' 'padded_1_3_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1702 [2/2] (2.32ns)   --->   "%padded_2_0_load_20 = load i6 %padded_2_0_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1702 'load' 'padded_2_0_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1703 [2/2] (2.32ns)   --->   "%padded_2_1_load_20 = load i6 %padded_2_1_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1703 'load' 'padded_2_1_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1704 [2/2] (2.32ns)   --->   "%padded_2_2_load_20 = load i6 %padded_2_2_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1704 'load' 'padded_2_2_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1705 [2/2] (2.32ns)   --->   "%padded_2_3_load_20 = load i6 %padded_2_3_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1705 'load' 'padded_2_3_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1706 [2/2] (2.32ns)   --->   "%padded_3_0_load_20 = load i6 %padded_3_0_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1706 'load' 'padded_3_0_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1707 [2/2] (2.32ns)   --->   "%padded_3_1_load_20 = load i6 %padded_3_1_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1707 'load' 'padded_3_1_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1708 [2/2] (2.32ns)   --->   "%padded_3_2_load_20 = load i6 %padded_3_2_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1708 'load' 'padded_3_2_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1709 [2/2] (2.32ns)   --->   "%padded_3_3_load_20 = load i6 %padded_3_3_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1709 'load' 'padded_3_3_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 32> <Delay = 7.25>
ST_35 : Operation 1710 [1/1] (1.78ns)   --->   "%empty_52 = add i5, i5 %i_1" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1710 'add' 'empty_52' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_52, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1711 'partselect' 'tmp_3' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00>
ST_35 : Operation 1712 [1/1] (0.00ns)   --->   "%and_ln36_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_3, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1712 'bitconcatenate' 'and_ln36_4' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00>
ST_35 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_11)   --->   "%select_ln28_8 = select i1 %icmp_ln29, i4, i4 %and_ln36_4" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1713 'select' 'select_ln28_8' <Predicate = (!icmp_ln28 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1714 [1/1] (1.78ns)   --->   "%p_mid118 = add i5, i5 %select_ln28" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1714 'add' 'p_mid118' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_11)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_mid118, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1715 'partselect' 'tmp_13' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00>
ST_35 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_11)   --->   "%and_ln36_4_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_13, i2" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1716 'bitconcatenate' 'and_ln36_4_mid1' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00>
ST_35 : Operation 1717 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %and_ln28, i4 %and_ln36_4_mid1, i4 %select_ln28_8" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1717 'select' 'select_ln29_11' <Predicate = (!icmp_ln28)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1718 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %add_ln36" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1718 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i6 %tmp_50" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1719 'zext' 'zext_ln36_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1720 [1/1] (0.00ns)   --->   "%padded_0_0_addr_23 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1720 'getelementptr' 'padded_0_0_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1721 [1/1] (0.00ns)   --->   "%padded_0_1_addr_23 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1721 'getelementptr' 'padded_0_1_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1722 [1/1] (0.00ns)   --->   "%padded_0_2_addr_23 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1722 'getelementptr' 'padded_0_2_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1723 [1/1] (0.00ns)   --->   "%padded_0_3_addr_23 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1723 'getelementptr' 'padded_0_3_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1724 [1/1] (0.00ns)   --->   "%padded_1_0_addr_23 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1724 'getelementptr' 'padded_1_0_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1725 [1/1] (0.00ns)   --->   "%padded_1_1_addr_23 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1725 'getelementptr' 'padded_1_1_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1726 [1/1] (0.00ns)   --->   "%padded_1_2_addr_23 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1726 'getelementptr' 'padded_1_2_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1727 [1/1] (0.00ns)   --->   "%padded_1_3_addr_23 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1727 'getelementptr' 'padded_1_3_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1728 [1/1] (0.00ns)   --->   "%padded_2_0_addr_23 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1728 'getelementptr' 'padded_2_0_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1729 [1/1] (0.00ns)   --->   "%padded_2_1_addr_23 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1729 'getelementptr' 'padded_2_1_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1730 [1/1] (0.00ns)   --->   "%padded_2_2_addr_23 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1730 'getelementptr' 'padded_2_2_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1731 [1/1] (0.00ns)   --->   "%padded_2_3_addr_23 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1731 'getelementptr' 'padded_2_3_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1732 [1/1] (0.00ns)   --->   "%padded_3_0_addr_23 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1732 'getelementptr' 'padded_3_0_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1733 [1/1] (0.00ns)   --->   "%padded_3_1_addr_23 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1733 'getelementptr' 'padded_3_1_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1734 [1/1] (0.00ns)   --->   "%padded_3_2_addr_23 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1734 'getelementptr' 'padded_3_2_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1735 [1/1] (0.00ns)   --->   "%padded_3_3_addr_23 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_10" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1735 'getelementptr' 'padded_3_3_addr_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1736 [5/5] (7.25ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1736 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1737 [1/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln36_16, i32 %conv1_weights_3_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1737 'fmul' 'mul_3_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1738 [2/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln36_17, i32 %conv1_weights_3_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1738 'fmul' 'mul_3_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1739 [3/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln36_18, i32 %conv1_weights_3_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1739 'fmul' 'mul_3_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1740 [1/1] (0.00ns)   --->   "%bitcast_ln36_19 = bitcast i32 %tmp_38" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1740 'bitcast' 'bitcast_ln36_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1741 [4/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln36_19, i32 %conv1_weights_3_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1741 'fmul' 'mul_3_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln36_7 = trunc i4 %select_ln29_11" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1742 'trunc' 'trunc_ln36_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1743 [1/1] (0.97ns)   --->   "%or_ln36_20 = or i2 %trunc_ln36_7, i2 %tmp_18" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1743 'or' 'or_ln36_20' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_11, i32, i32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1744 'partselect' 'tmp_73' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1745 [1/1] (0.00ns)   --->   "%add_ln36_23 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1745 'bitconcatenate' 'add_ln36_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_35 : Operation 1746 [1/2] (2.32ns)   --->   "%padded_0_0_load_20 = load i6 %padded_0_0_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1746 'load' 'padded_0_0_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1747 [1/2] (2.32ns)   --->   "%padded_0_1_load_20 = load i6 %padded_0_1_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1747 'load' 'padded_0_1_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1748 [1/2] (2.32ns)   --->   "%padded_0_2_load_20 = load i6 %padded_0_2_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1748 'load' 'padded_0_2_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1749 [1/2] (2.32ns)   --->   "%padded_0_3_load_20 = load i6 %padded_0_3_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1749 'load' 'padded_0_3_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1750 [1/2] (2.32ns)   --->   "%padded_1_0_load_20 = load i6 %padded_1_0_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1750 'load' 'padded_1_0_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1751 [1/2] (2.32ns)   --->   "%padded_1_1_load_20 = load i6 %padded_1_1_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1751 'load' 'padded_1_1_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1752 [1/2] (2.32ns)   --->   "%padded_1_2_load_20 = load i6 %padded_1_2_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1752 'load' 'padded_1_2_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1753 [1/2] (2.32ns)   --->   "%padded_1_3_load_20 = load i6 %padded_1_3_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1753 'load' 'padded_1_3_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1754 [1/2] (2.32ns)   --->   "%padded_2_0_load_20 = load i6 %padded_2_0_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1754 'load' 'padded_2_0_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1755 [1/2] (2.32ns)   --->   "%padded_2_1_load_20 = load i6 %padded_2_1_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1755 'load' 'padded_2_1_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1756 [1/2] (2.32ns)   --->   "%padded_2_2_load_20 = load i6 %padded_2_2_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1756 'load' 'padded_2_2_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1757 [1/2] (2.32ns)   --->   "%padded_2_3_load_20 = load i6 %padded_2_3_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1757 'load' 'padded_2_3_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1758 [1/2] (2.32ns)   --->   "%padded_3_0_load_20 = load i6 %padded_3_0_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1758 'load' 'padded_3_0_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1759 [1/2] (2.32ns)   --->   "%padded_3_1_load_20 = load i6 %padded_3_1_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1759 'load' 'padded_3_1_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1760 [1/2] (2.32ns)   --->   "%padded_3_2_load_20 = load i6 %padded_3_2_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1760 'load' 'padded_3_2_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1761 [1/2] (2.32ns)   --->   "%padded_3_3_load_20 = load i6 %padded_3_3_addr_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1761 'load' 'padded_3_3_load_20' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1762 [1/1] (2.06ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_20, i32 %padded_0_1_load_20, i32 %padded_0_2_load_20, i32 %padded_0_3_load_20, i32 %padded_1_0_load_20, i32 %padded_1_1_load_20, i32 %padded_1_2_load_20, i32 %padded_1_3_load_20, i32 %padded_2_0_load_20, i32 %padded_2_1_load_20, i32 %padded_2_2_load_20, i32 %padded_2_3_load_20, i32 %padded_3_0_load_20, i32 %padded_3_1_load_20, i32 %padded_3_2_load_20, i32 %padded_3_3_load_20, i5 %add_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1762 'mux' 'tmp_39' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1763 [1/1] (0.97ns)   --->   "%or_ln36_21 = or i2 %trunc_ln36_7, i2 %tmp_51" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1763 'or' 'or_ln36_21' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1764 [2/2] (2.32ns)   --->   "%padded_0_0_load_21 = load i6 %padded_0_0_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1764 'load' 'padded_0_0_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1765 [2/2] (2.32ns)   --->   "%padded_0_1_load_21 = load i6 %padded_0_1_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1765 'load' 'padded_0_1_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1766 [2/2] (2.32ns)   --->   "%padded_0_2_load_21 = load i6 %padded_0_2_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1766 'load' 'padded_0_2_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1767 [2/2] (2.32ns)   --->   "%padded_0_3_load_21 = load i6 %padded_0_3_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1767 'load' 'padded_0_3_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1768 [2/2] (2.32ns)   --->   "%padded_1_0_load_21 = load i6 %padded_1_0_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1768 'load' 'padded_1_0_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1769 [2/2] (2.32ns)   --->   "%padded_1_1_load_21 = load i6 %padded_1_1_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1769 'load' 'padded_1_1_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1770 [2/2] (2.32ns)   --->   "%padded_1_2_load_21 = load i6 %padded_1_2_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1770 'load' 'padded_1_2_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1771 [2/2] (2.32ns)   --->   "%padded_1_3_load_21 = load i6 %padded_1_3_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1771 'load' 'padded_1_3_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1772 [2/2] (2.32ns)   --->   "%padded_2_0_load_21 = load i6 %padded_2_0_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1772 'load' 'padded_2_0_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1773 [2/2] (2.32ns)   --->   "%padded_2_1_load_21 = load i6 %padded_2_1_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1773 'load' 'padded_2_1_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1774 [2/2] (2.32ns)   --->   "%padded_2_2_load_21 = load i6 %padded_2_2_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1774 'load' 'padded_2_2_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1775 [2/2] (2.32ns)   --->   "%padded_2_3_load_21 = load i6 %padded_2_3_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1775 'load' 'padded_2_3_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1776 [2/2] (2.32ns)   --->   "%padded_3_0_load_21 = load i6 %padded_3_0_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1776 'load' 'padded_3_0_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1777 [2/2] (2.32ns)   --->   "%padded_3_1_load_21 = load i6 %padded_3_1_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1777 'load' 'padded_3_1_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1778 [2/2] (2.32ns)   --->   "%padded_3_2_load_21 = load i6 %padded_3_2_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1778 'load' 'padded_3_2_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1779 [2/2] (2.32ns)   --->   "%padded_3_3_load_21 = load i6 %padded_3_3_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1779 'load' 'padded_3_3_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 1780 [1/1] (0.97ns)   --->   "%or_ln36_22 = or i2 %trunc_ln36_7, i2 %tmp_57" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1780 'or' 'or_ln36_22' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1781 [1/1] (0.97ns)   --->   "%or_ln36_23 = or i2 %trunc_ln36_7, i2 %tmp_63" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1781 'or' 'or_ln36_23' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1782 [1/1] (0.97ns)   --->   "%or_ln36_24 = or i2 %trunc_ln36_7, i2 %tmp_69" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1782 'or' 'or_ln36_24' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 7.25>
ST_36 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %add_ln36_32" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1783 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln36_15 = zext i6 %tmp_56" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1784 'zext' 'zext_ln36_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1785 [1/1] (0.00ns)   --->   "%padded_0_0_addr_24 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1785 'getelementptr' 'padded_0_0_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1786 [1/1] (0.00ns)   --->   "%padded_0_1_addr_24 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1786 'getelementptr' 'padded_0_1_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1787 [1/1] (0.00ns)   --->   "%padded_0_2_addr_24 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1787 'getelementptr' 'padded_0_2_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1788 [1/1] (0.00ns)   --->   "%padded_0_3_addr_24 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1788 'getelementptr' 'padded_0_3_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1789 [1/1] (0.00ns)   --->   "%padded_1_0_addr_24 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1789 'getelementptr' 'padded_1_0_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1790 [1/1] (0.00ns)   --->   "%padded_1_1_addr_24 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1790 'getelementptr' 'padded_1_1_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1791 [1/1] (0.00ns)   --->   "%padded_1_2_addr_24 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1791 'getelementptr' 'padded_1_2_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1792 [1/1] (0.00ns)   --->   "%padded_1_3_addr_24 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1792 'getelementptr' 'padded_1_3_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1793 [1/1] (0.00ns)   --->   "%padded_2_0_addr_24 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1793 'getelementptr' 'padded_2_0_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1794 [1/1] (0.00ns)   --->   "%padded_2_1_addr_24 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1794 'getelementptr' 'padded_2_1_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1795 [1/1] (0.00ns)   --->   "%padded_2_2_addr_24 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1795 'getelementptr' 'padded_2_2_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1796 [1/1] (0.00ns)   --->   "%padded_2_3_addr_24 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1796 'getelementptr' 'padded_2_3_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1797 [1/1] (0.00ns)   --->   "%padded_3_0_addr_24 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1797 'getelementptr' 'padded_3_0_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1798 [1/1] (0.00ns)   --->   "%padded_3_1_addr_24 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1798 'getelementptr' 'padded_3_1_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1799 [1/1] (0.00ns)   --->   "%padded_3_2_addr_24 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1799 'getelementptr' 'padded_3_2_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1800 [1/1] (0.00ns)   --->   "%padded_3_3_addr_24 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_15" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1800 'getelementptr' 'padded_3_3_addr_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1801 [4/5] (7.25ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1801 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1802 [1/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln36_17, i32 %conv1_weights_3_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1802 'fmul' 'mul_3_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1803 [2/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln36_18, i32 %conv1_weights_3_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1803 'fmul' 'mul_3_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1804 [3/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln36_19, i32 %conv1_weights_3_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1804 'fmul' 'mul_3_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1805 [1/1] (0.00ns)   --->   "%bitcast_ln36_20 = bitcast i32 %tmp_39" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1805 'bitcast' 'bitcast_ln36_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1806 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln36_20, i32 %conv1_weights_4_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1806 'fmul' 'mul_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1807 [1/1] (0.00ns)   --->   "%add_ln36_24 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_21" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1807 'bitconcatenate' 'add_ln36_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_36 : Operation 1808 [1/2] (2.32ns)   --->   "%padded_0_0_load_21 = load i6 %padded_0_0_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1808 'load' 'padded_0_0_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1809 [1/2] (2.32ns)   --->   "%padded_0_1_load_21 = load i6 %padded_0_1_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1809 'load' 'padded_0_1_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1810 [1/2] (2.32ns)   --->   "%padded_0_2_load_21 = load i6 %padded_0_2_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1810 'load' 'padded_0_2_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1811 [1/2] (2.32ns)   --->   "%padded_0_3_load_21 = load i6 %padded_0_3_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1811 'load' 'padded_0_3_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1812 [1/2] (2.32ns)   --->   "%padded_1_0_load_21 = load i6 %padded_1_0_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1812 'load' 'padded_1_0_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1813 [1/2] (2.32ns)   --->   "%padded_1_1_load_21 = load i6 %padded_1_1_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1813 'load' 'padded_1_1_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1814 [1/2] (2.32ns)   --->   "%padded_1_2_load_21 = load i6 %padded_1_2_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1814 'load' 'padded_1_2_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1815 [1/2] (2.32ns)   --->   "%padded_1_3_load_21 = load i6 %padded_1_3_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1815 'load' 'padded_1_3_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1816 [1/2] (2.32ns)   --->   "%padded_2_0_load_21 = load i6 %padded_2_0_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1816 'load' 'padded_2_0_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1817 [1/2] (2.32ns)   --->   "%padded_2_1_load_21 = load i6 %padded_2_1_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1817 'load' 'padded_2_1_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1818 [1/2] (2.32ns)   --->   "%padded_2_2_load_21 = load i6 %padded_2_2_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1818 'load' 'padded_2_2_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1819 [1/2] (2.32ns)   --->   "%padded_2_3_load_21 = load i6 %padded_2_3_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1819 'load' 'padded_2_3_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1820 [1/2] (2.32ns)   --->   "%padded_3_0_load_21 = load i6 %padded_3_0_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1820 'load' 'padded_3_0_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1821 [1/2] (2.32ns)   --->   "%padded_3_1_load_21 = load i6 %padded_3_1_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1821 'load' 'padded_3_1_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1822 [1/2] (2.32ns)   --->   "%padded_3_2_load_21 = load i6 %padded_3_2_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1822 'load' 'padded_3_2_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1823 [1/2] (2.32ns)   --->   "%padded_3_3_load_21 = load i6 %padded_3_3_addr_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1823 'load' 'padded_3_3_load_21' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1824 [1/1] (2.06ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_21, i32 %padded_0_1_load_21, i32 %padded_0_2_load_21, i32 %padded_0_3_load_21, i32 %padded_1_0_load_21, i32 %padded_1_1_load_21, i32 %padded_1_2_load_21, i32 %padded_1_3_load_21, i32 %padded_2_0_load_21, i32 %padded_2_1_load_21, i32 %padded_2_2_load_21, i32 %padded_2_3_load_21, i32 %padded_3_0_load_21, i32 %padded_3_1_load_21, i32 %padded_3_2_load_21, i32 %padded_3_3_load_21, i5 %add_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1824 'mux' 'tmp_40' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1825 [2/2] (2.32ns)   --->   "%padded_0_0_load_22 = load i6 %padded_0_0_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1825 'load' 'padded_0_0_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1826 [2/2] (2.32ns)   --->   "%padded_0_1_load_22 = load i6 %padded_0_1_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1826 'load' 'padded_0_1_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1827 [2/2] (2.32ns)   --->   "%padded_0_2_load_22 = load i6 %padded_0_2_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1827 'load' 'padded_0_2_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1828 [2/2] (2.32ns)   --->   "%padded_0_3_load_22 = load i6 %padded_0_3_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1828 'load' 'padded_0_3_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1829 [2/2] (2.32ns)   --->   "%padded_1_0_load_22 = load i6 %padded_1_0_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1829 'load' 'padded_1_0_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1830 [2/2] (2.32ns)   --->   "%padded_1_1_load_22 = load i6 %padded_1_1_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1830 'load' 'padded_1_1_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1831 [2/2] (2.32ns)   --->   "%padded_1_2_load_22 = load i6 %padded_1_2_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1831 'load' 'padded_1_2_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1832 [2/2] (2.32ns)   --->   "%padded_1_3_load_22 = load i6 %padded_1_3_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1832 'load' 'padded_1_3_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1833 [2/2] (2.32ns)   --->   "%padded_2_0_load_22 = load i6 %padded_2_0_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1833 'load' 'padded_2_0_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1834 [2/2] (2.32ns)   --->   "%padded_2_1_load_22 = load i6 %padded_2_1_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1834 'load' 'padded_2_1_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1835 [2/2] (2.32ns)   --->   "%padded_2_2_load_22 = load i6 %padded_2_2_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1835 'load' 'padded_2_2_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1836 [2/2] (2.32ns)   --->   "%padded_2_3_load_22 = load i6 %padded_2_3_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1836 'load' 'padded_2_3_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1837 [2/2] (2.32ns)   --->   "%padded_3_0_load_22 = load i6 %padded_3_0_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1837 'load' 'padded_3_0_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1838 [2/2] (2.32ns)   --->   "%padded_3_1_load_22 = load i6 %padded_3_1_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1838 'load' 'padded_3_1_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1839 [2/2] (2.32ns)   --->   "%padded_3_2_load_22 = load i6 %padded_3_2_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1839 'load' 'padded_3_2_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1840 [2/2] (2.32ns)   --->   "%padded_3_3_load_22 = load i6 %padded_3_3_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1840 'load' 'padded_3_3_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 34> <Delay = 7.25>
ST_37 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %add_ln36_33" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1841 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln36_20 = zext i6 %tmp_62" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1842 'zext' 'zext_ln36_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1843 [1/1] (0.00ns)   --->   "%padded_0_0_addr_25 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1843 'getelementptr' 'padded_0_0_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1844 [1/1] (0.00ns)   --->   "%padded_0_1_addr_25 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1844 'getelementptr' 'padded_0_1_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1845 [1/1] (0.00ns)   --->   "%padded_0_2_addr_25 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1845 'getelementptr' 'padded_0_2_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1846 [1/1] (0.00ns)   --->   "%padded_0_3_addr_25 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1846 'getelementptr' 'padded_0_3_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1847 [1/1] (0.00ns)   --->   "%padded_1_0_addr_25 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1847 'getelementptr' 'padded_1_0_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1848 [1/1] (0.00ns)   --->   "%padded_1_1_addr_25 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1848 'getelementptr' 'padded_1_1_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1849 [1/1] (0.00ns)   --->   "%padded_1_2_addr_25 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1849 'getelementptr' 'padded_1_2_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1850 [1/1] (0.00ns)   --->   "%padded_1_3_addr_25 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1850 'getelementptr' 'padded_1_3_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1851 [1/1] (0.00ns)   --->   "%padded_2_0_addr_25 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1851 'getelementptr' 'padded_2_0_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1852 [1/1] (0.00ns)   --->   "%padded_2_1_addr_25 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1852 'getelementptr' 'padded_2_1_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1853 [1/1] (0.00ns)   --->   "%padded_2_2_addr_25 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1853 'getelementptr' 'padded_2_2_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1854 [1/1] (0.00ns)   --->   "%padded_2_3_addr_25 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1854 'getelementptr' 'padded_2_3_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1855 [1/1] (0.00ns)   --->   "%padded_3_0_addr_25 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1855 'getelementptr' 'padded_3_0_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1856 [1/1] (0.00ns)   --->   "%padded_3_1_addr_25 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1856 'getelementptr' 'padded_3_1_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1857 [1/1] (0.00ns)   --->   "%padded_3_2_addr_25 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1857 'getelementptr' 'padded_3_2_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1858 [1/1] (0.00ns)   --->   "%padded_3_3_addr_25 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_20" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1858 'getelementptr' 'padded_3_3_addr_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1859 [3/5] (7.25ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1859 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1860 [1/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln36_18, i32 %conv1_weights_3_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1860 'fmul' 'mul_3_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1861 [2/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln36_19, i32 %conv1_weights_3_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1861 'fmul' 'mul_3_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1862 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln36_20, i32 %conv1_weights_4_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1862 'fmul' 'mul_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1863 [1/1] (0.00ns)   --->   "%bitcast_ln36_21 = bitcast i32 %tmp_40" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1863 'bitcast' 'bitcast_ln36_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1864 [4/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln36_21, i32 %conv1_weights_4_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1864 'fmul' 'mul_4_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1865 [1/1] (0.00ns)   --->   "%add_ln36_25 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_22" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1865 'bitconcatenate' 'add_ln36_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 1866 [1/2] (2.32ns)   --->   "%padded_0_0_load_22 = load i6 %padded_0_0_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1866 'load' 'padded_0_0_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1867 [1/2] (2.32ns)   --->   "%padded_0_1_load_22 = load i6 %padded_0_1_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1867 'load' 'padded_0_1_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1868 [1/2] (2.32ns)   --->   "%padded_0_2_load_22 = load i6 %padded_0_2_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1868 'load' 'padded_0_2_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1869 [1/2] (2.32ns)   --->   "%padded_0_3_load_22 = load i6 %padded_0_3_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1869 'load' 'padded_0_3_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1870 [1/2] (2.32ns)   --->   "%padded_1_0_load_22 = load i6 %padded_1_0_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1870 'load' 'padded_1_0_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1871 [1/2] (2.32ns)   --->   "%padded_1_1_load_22 = load i6 %padded_1_1_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1871 'load' 'padded_1_1_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1872 [1/2] (2.32ns)   --->   "%padded_1_2_load_22 = load i6 %padded_1_2_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1872 'load' 'padded_1_2_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1873 [1/2] (2.32ns)   --->   "%padded_1_3_load_22 = load i6 %padded_1_3_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1873 'load' 'padded_1_3_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1874 [1/2] (2.32ns)   --->   "%padded_2_0_load_22 = load i6 %padded_2_0_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1874 'load' 'padded_2_0_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1875 [1/2] (2.32ns)   --->   "%padded_2_1_load_22 = load i6 %padded_2_1_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1875 'load' 'padded_2_1_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1876 [1/2] (2.32ns)   --->   "%padded_2_2_load_22 = load i6 %padded_2_2_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1876 'load' 'padded_2_2_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1877 [1/2] (2.32ns)   --->   "%padded_2_3_load_22 = load i6 %padded_2_3_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1877 'load' 'padded_2_3_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1878 [1/2] (2.32ns)   --->   "%padded_3_0_load_22 = load i6 %padded_3_0_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1878 'load' 'padded_3_0_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1879 [1/2] (2.32ns)   --->   "%padded_3_1_load_22 = load i6 %padded_3_1_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1879 'load' 'padded_3_1_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1880 [1/2] (2.32ns)   --->   "%padded_3_2_load_22 = load i6 %padded_3_2_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1880 'load' 'padded_3_2_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1881 [1/2] (2.32ns)   --->   "%padded_3_3_load_22 = load i6 %padded_3_3_addr_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1881 'load' 'padded_3_3_load_22' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1882 [1/1] (2.06ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_22, i32 %padded_0_1_load_22, i32 %padded_0_2_load_22, i32 %padded_0_3_load_22, i32 %padded_1_0_load_22, i32 %padded_1_1_load_22, i32 %padded_1_2_load_22, i32 %padded_1_3_load_22, i32 %padded_2_0_load_22, i32 %padded_2_1_load_22, i32 %padded_2_2_load_22, i32 %padded_2_3_load_22, i32 %padded_3_0_load_22, i32 %padded_3_1_load_22, i32 %padded_3_2_load_22, i32 %padded_3_3_load_22, i5 %add_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1882 'mux' 'tmp_41' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1883 [2/2] (2.32ns)   --->   "%padded_0_0_load_23 = load i6 %padded_0_0_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1883 'load' 'padded_0_0_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1884 [2/2] (2.32ns)   --->   "%padded_0_1_load_23 = load i6 %padded_0_1_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1884 'load' 'padded_0_1_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1885 [2/2] (2.32ns)   --->   "%padded_0_2_load_23 = load i6 %padded_0_2_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1885 'load' 'padded_0_2_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1886 [2/2] (2.32ns)   --->   "%padded_0_3_load_23 = load i6 %padded_0_3_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1886 'load' 'padded_0_3_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1887 [2/2] (2.32ns)   --->   "%padded_1_0_load_23 = load i6 %padded_1_0_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1887 'load' 'padded_1_0_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1888 [2/2] (2.32ns)   --->   "%padded_1_1_load_23 = load i6 %padded_1_1_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1888 'load' 'padded_1_1_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1889 [2/2] (2.32ns)   --->   "%padded_1_2_load_23 = load i6 %padded_1_2_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1889 'load' 'padded_1_2_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1890 [2/2] (2.32ns)   --->   "%padded_1_3_load_23 = load i6 %padded_1_3_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1890 'load' 'padded_1_3_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1891 [2/2] (2.32ns)   --->   "%padded_2_0_load_23 = load i6 %padded_2_0_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1891 'load' 'padded_2_0_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1892 [2/2] (2.32ns)   --->   "%padded_2_1_load_23 = load i6 %padded_2_1_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1892 'load' 'padded_2_1_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1893 [2/2] (2.32ns)   --->   "%padded_2_2_load_23 = load i6 %padded_2_2_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1893 'load' 'padded_2_2_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1894 [2/2] (2.32ns)   --->   "%padded_2_3_load_23 = load i6 %padded_2_3_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1894 'load' 'padded_2_3_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1895 [2/2] (2.32ns)   --->   "%padded_3_0_load_23 = load i6 %padded_3_0_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1895 'load' 'padded_3_0_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1896 [2/2] (2.32ns)   --->   "%padded_3_1_load_23 = load i6 %padded_3_1_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1896 'load' 'padded_3_1_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1897 [2/2] (2.32ns)   --->   "%padded_3_2_load_23 = load i6 %padded_3_2_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1897 'load' 'padded_3_2_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1898 [2/2] (2.32ns)   --->   "%padded_3_3_load_23 = load i6 %padded_3_3_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1898 'load' 'padded_3_3_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 35> <Delay = 7.25>
ST_38 : Operation 1899 [1/1] (1.67ns)   --->   "%add_ln28_2 = add i13, i13 %indvar_flatten122" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1899 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1900 [1/1] (1.21ns)   --->   "%select_ln29_12 = select i1 %and_ln28, i5 %p_dup7, i5 %select_ln28" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1900 'select' 'select_ln29_12' <Predicate = (!icmp_ln28)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1901 [2/5] (7.25ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1901 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %xor_ln36_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1902 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln36_25 = zext i6 %tmp_68" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1903 'zext' 'zext_ln36_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1904 [1/1] (0.00ns)   --->   "%padded_0_0_addr_26 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1904 'getelementptr' 'padded_0_0_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1905 [1/1] (0.00ns)   --->   "%padded_0_1_addr_26 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1905 'getelementptr' 'padded_0_1_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1906 [1/1] (0.00ns)   --->   "%padded_0_2_addr_26 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1906 'getelementptr' 'padded_0_2_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1907 [1/1] (0.00ns)   --->   "%padded_0_3_addr_26 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1907 'getelementptr' 'padded_0_3_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1908 [1/1] (0.00ns)   --->   "%padded_1_0_addr_26 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1908 'getelementptr' 'padded_1_0_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1909 [1/1] (0.00ns)   --->   "%padded_1_1_addr_26 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1909 'getelementptr' 'padded_1_1_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1910 [1/1] (0.00ns)   --->   "%padded_1_2_addr_26 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1910 'getelementptr' 'padded_1_2_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1911 [1/1] (0.00ns)   --->   "%padded_1_3_addr_26 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1911 'getelementptr' 'padded_1_3_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1912 [1/1] (0.00ns)   --->   "%padded_2_0_addr_26 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1912 'getelementptr' 'padded_2_0_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1913 [1/1] (0.00ns)   --->   "%padded_2_1_addr_26 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1913 'getelementptr' 'padded_2_1_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1914 [1/1] (0.00ns)   --->   "%padded_2_2_addr_26 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1914 'getelementptr' 'padded_2_2_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1915 [1/1] (0.00ns)   --->   "%padded_2_3_addr_26 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1915 'getelementptr' 'padded_2_3_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1916 [1/1] (0.00ns)   --->   "%padded_3_0_addr_26 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1916 'getelementptr' 'padded_3_0_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1917 [1/1] (0.00ns)   --->   "%padded_3_1_addr_26 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1917 'getelementptr' 'padded_3_1_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1918 [1/1] (0.00ns)   --->   "%padded_3_2_addr_26 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1918 'getelementptr' 'padded_3_2_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1919 [1/1] (0.00ns)   --->   "%padded_3_3_addr_26 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1919 'getelementptr' 'padded_3_3_addr_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1920 [1/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln36_19, i32 %conv1_weights_3_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1920 'fmul' 'mul_3_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1921 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln36_20, i32 %conv1_weights_4_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1921 'fmul' 'mul_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1922 [3/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln36_21, i32 %conv1_weights_4_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1922 'fmul' 'mul_4_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1923 [1/1] (0.00ns)   --->   "%bitcast_ln36_22 = bitcast i32 %tmp_41" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1923 'bitcast' 'bitcast_ln36_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1924 [4/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln36_22, i32 %conv1_weights_4_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1924 'fmul' 'mul_4_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1925 [1/1] (0.00ns)   --->   "%add_ln36_26 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_23" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1925 'bitconcatenate' 'add_ln36_26' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_38 : Operation 1926 [1/2] (2.32ns)   --->   "%padded_0_0_load_23 = load i6 %padded_0_0_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1926 'load' 'padded_0_0_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1927 [1/2] (2.32ns)   --->   "%padded_0_1_load_23 = load i6 %padded_0_1_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1927 'load' 'padded_0_1_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1928 [1/2] (2.32ns)   --->   "%padded_0_2_load_23 = load i6 %padded_0_2_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1928 'load' 'padded_0_2_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1929 [1/2] (2.32ns)   --->   "%padded_0_3_load_23 = load i6 %padded_0_3_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1929 'load' 'padded_0_3_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1930 [1/2] (2.32ns)   --->   "%padded_1_0_load_23 = load i6 %padded_1_0_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1930 'load' 'padded_1_0_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1931 [1/2] (2.32ns)   --->   "%padded_1_1_load_23 = load i6 %padded_1_1_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1931 'load' 'padded_1_1_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1932 [1/2] (2.32ns)   --->   "%padded_1_2_load_23 = load i6 %padded_1_2_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1932 'load' 'padded_1_2_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1933 [1/2] (2.32ns)   --->   "%padded_1_3_load_23 = load i6 %padded_1_3_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1933 'load' 'padded_1_3_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1934 [1/2] (2.32ns)   --->   "%padded_2_0_load_23 = load i6 %padded_2_0_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1934 'load' 'padded_2_0_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1935 [1/2] (2.32ns)   --->   "%padded_2_1_load_23 = load i6 %padded_2_1_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1935 'load' 'padded_2_1_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1936 [1/2] (2.32ns)   --->   "%padded_2_2_load_23 = load i6 %padded_2_2_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1936 'load' 'padded_2_2_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1937 [1/2] (2.32ns)   --->   "%padded_2_3_load_23 = load i6 %padded_2_3_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1937 'load' 'padded_2_3_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1938 [1/2] (2.32ns)   --->   "%padded_3_0_load_23 = load i6 %padded_3_0_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1938 'load' 'padded_3_0_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1939 [1/2] (2.32ns)   --->   "%padded_3_1_load_23 = load i6 %padded_3_1_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1939 'load' 'padded_3_1_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1940 [1/2] (2.32ns)   --->   "%padded_3_2_load_23 = load i6 %padded_3_2_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1940 'load' 'padded_3_2_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1941 [1/2] (2.32ns)   --->   "%padded_3_3_load_23 = load i6 %padded_3_3_addr_25" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1941 'load' 'padded_3_3_load_23' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1942 [1/1] (2.06ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_23, i32 %padded_0_1_load_23, i32 %padded_0_2_load_23, i32 %padded_0_3_load_23, i32 %padded_1_0_load_23, i32 %padded_1_1_load_23, i32 %padded_1_2_load_23, i32 %padded_1_3_load_23, i32 %padded_2_0_load_23, i32 %padded_2_1_load_23, i32 %padded_2_2_load_23, i32 %padded_2_3_load_23, i32 %padded_3_0_load_23, i32 %padded_3_1_load_23, i32 %padded_3_2_load_23, i32 %padded_3_3_load_23, i5 %add_ln36_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1942 'mux' 'tmp_42' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1943 [2/2] (2.32ns)   --->   "%padded_0_0_load_24 = load i6 %padded_0_0_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1943 'load' 'padded_0_0_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1944 [2/2] (2.32ns)   --->   "%padded_0_1_load_24 = load i6 %padded_0_1_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1944 'load' 'padded_0_1_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1945 [2/2] (2.32ns)   --->   "%padded_0_2_load_24 = load i6 %padded_0_2_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1945 'load' 'padded_0_2_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1946 [2/2] (2.32ns)   --->   "%padded_0_3_load_24 = load i6 %padded_0_3_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1946 'load' 'padded_0_3_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1947 [2/2] (2.32ns)   --->   "%padded_1_0_load_24 = load i6 %padded_1_0_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1947 'load' 'padded_1_0_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1948 [2/2] (2.32ns)   --->   "%padded_1_1_load_24 = load i6 %padded_1_1_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1948 'load' 'padded_1_1_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1949 [2/2] (2.32ns)   --->   "%padded_1_2_load_24 = load i6 %padded_1_2_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1949 'load' 'padded_1_2_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1950 [2/2] (2.32ns)   --->   "%padded_1_3_load_24 = load i6 %padded_1_3_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1950 'load' 'padded_1_3_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1951 [2/2] (2.32ns)   --->   "%padded_2_0_load_24 = load i6 %padded_2_0_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1951 'load' 'padded_2_0_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1952 [2/2] (2.32ns)   --->   "%padded_2_1_load_24 = load i6 %padded_2_1_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1952 'load' 'padded_2_1_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1953 [2/2] (2.32ns)   --->   "%padded_2_2_load_24 = load i6 %padded_2_2_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1953 'load' 'padded_2_2_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1954 [2/2] (2.32ns)   --->   "%padded_2_3_load_24 = load i6 %padded_2_3_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1954 'load' 'padded_2_3_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1955 [2/2] (2.32ns)   --->   "%padded_3_0_load_24 = load i6 %padded_3_0_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1955 'load' 'padded_3_0_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1956 [2/2] (2.32ns)   --->   "%padded_3_1_load_24 = load i6 %padded_3_1_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1956 'load' 'padded_3_1_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1957 [2/2] (2.32ns)   --->   "%padded_3_2_load_24 = load i6 %padded_3_2_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1957 'load' 'padded_3_2_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1958 [2/2] (2.32ns)   --->   "%padded_3_3_load_24 = load i6 %padded_3_3_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1958 'load' 'padded_3_3_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1959 [1/1] (1.73ns)   --->   "%add_ln29 = add i10, i10 %indvar_flatten20" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1959 'add' 'add_ln29' <Predicate = (!icmp_ln28 & !icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1960 [1/1] (0.68ns)   --->   "%select_ln29_13 = select i1 %icmp_ln29, i10, i10 %add_ln29" [lenet_proj/lenet_support.cpp:29]   --->   Operation 1960 'select' 'select_ln29_13' <Predicate = (!icmp_ln28)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 36> <Delay = 7.25>
ST_39 : Operation 1961 [1/1] (0.00ns)   --->   "%conv1_weights_4_4_0_addr = getelementptr i32 %conv1_weights_4_4_0, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:37]   --->   Operation 1961 'getelementptr' 'conv1_weights_4_4_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_39 : Operation 1962 [2/2] (2.32ns)   --->   "%conv1_weights_4_4_0_load = load i3 %conv1_weights_4_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1962 'load' 'conv1_weights_4_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_39 : Operation 1963 [1/5] (7.25ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1963 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1964 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln36_20, i32 %conv1_weights_4_0_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1964 'fmul' 'mul_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1965 [2/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln36_21, i32 %conv1_weights_4_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1965 'fmul' 'mul_4_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1966 [3/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln36_22, i32 %conv1_weights_4_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1966 'fmul' 'mul_4_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1967 [1/1] (0.00ns)   --->   "%bitcast_ln36_23 = bitcast i32 %tmp_42" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1967 'bitcast' 'bitcast_ln36_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_39 : Operation 1968 [4/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln36_23, i32 %conv1_weights_4_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1968 'fmul' 'mul_4_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1969 [1/1] (0.00ns)   --->   "%add_ln36_27 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_24" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1969 'bitconcatenate' 'add_ln36_27' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_39 : Operation 1970 [1/2] (2.32ns)   --->   "%padded_0_0_load_24 = load i6 %padded_0_0_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1970 'load' 'padded_0_0_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1971 [1/2] (2.32ns)   --->   "%padded_0_1_load_24 = load i6 %padded_0_1_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1971 'load' 'padded_0_1_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1972 [1/2] (2.32ns)   --->   "%padded_0_2_load_24 = load i6 %padded_0_2_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1972 'load' 'padded_0_2_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1973 [1/2] (2.32ns)   --->   "%padded_0_3_load_24 = load i6 %padded_0_3_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1973 'load' 'padded_0_3_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1974 [1/2] (2.32ns)   --->   "%padded_1_0_load_24 = load i6 %padded_1_0_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1974 'load' 'padded_1_0_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1975 [1/2] (2.32ns)   --->   "%padded_1_1_load_24 = load i6 %padded_1_1_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1975 'load' 'padded_1_1_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1976 [1/2] (2.32ns)   --->   "%padded_1_2_load_24 = load i6 %padded_1_2_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1976 'load' 'padded_1_2_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1977 [1/2] (2.32ns)   --->   "%padded_1_3_load_24 = load i6 %padded_1_3_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1977 'load' 'padded_1_3_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1978 [1/2] (2.32ns)   --->   "%padded_2_0_load_24 = load i6 %padded_2_0_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1978 'load' 'padded_2_0_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1979 [1/2] (2.32ns)   --->   "%padded_2_1_load_24 = load i6 %padded_2_1_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1979 'load' 'padded_2_1_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1980 [1/2] (2.32ns)   --->   "%padded_2_2_load_24 = load i6 %padded_2_2_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1980 'load' 'padded_2_2_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1981 [1/2] (2.32ns)   --->   "%padded_2_3_load_24 = load i6 %padded_2_3_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1981 'load' 'padded_2_3_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1982 [1/2] (2.32ns)   --->   "%padded_3_0_load_24 = load i6 %padded_3_0_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1982 'load' 'padded_3_0_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1983 [1/2] (2.32ns)   --->   "%padded_3_1_load_24 = load i6 %padded_3_1_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1983 'load' 'padded_3_1_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1984 [1/2] (2.32ns)   --->   "%padded_3_2_load_24 = load i6 %padded_3_2_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1984 'load' 'padded_3_2_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1985 [1/2] (2.32ns)   --->   "%padded_3_3_load_24 = load i6 %padded_3_3_addr_26" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1985 'load' 'padded_3_3_load_24' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 29 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1986 [1/1] (2.06ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_24, i32 %padded_0_1_load_24, i32 %padded_0_2_load_24, i32 %padded_0_3_load_24, i32 %padded_1_0_load_24, i32 %padded_1_1_load_24, i32 %padded_1_2_load_24, i32 %padded_1_3_load_24, i32 %padded_2_0_load_24, i32 %padded_2_1_load_24, i32 %padded_2_2_load_24, i32 %padded_2_3_load_24, i32 %padded_3_0_load_24, i32 %padded_3_1_load_24, i32 %padded_3_2_load_24, i32 %padded_3_3_load_24, i5 %add_ln36_27" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1986 'mux' 'tmp_43' <Predicate = (!icmp_ln28)> <Delay = 2.06> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 8.02>
ST_40 : Operation 1987 [1/2] (2.32ns)   --->   "%conv1_weights_4_4_0_load = load i3 %conv1_weights_4_4_0_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 1987 'load' 'conv1_weights_4_4_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_40 : Operation 1988 [5/5] (7.25ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1988 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1989 [1/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln36_21, i32 %conv1_weights_4_1_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1989 'fmul' 'mul_4_1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1990 [2/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln36_22, i32 %conv1_weights_4_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1990 'fmul' 'mul_4_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1991 [3/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln36_23, i32 %conv1_weights_4_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1991 'fmul' 'mul_4_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1992 [1/1] (0.00ns)   --->   "%bitcast_ln36_24 = bitcast i32 %tmp_43" [lenet_proj/lenet_support.cpp:36]   --->   Operation 1992 'bitcast' 'bitcast_ln36_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_40 : Operation 1993 [4/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln36_24, i32 %conv1_weights_4_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1993 'fmul' 'mul_4_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 7.25>
ST_41 : Operation 1994 [4/5] (7.25ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1994 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1995 [1/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln36_22, i32 %conv1_weights_4_2_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1995 'fmul' 'mul_4_2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1996 [2/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln36_23, i32 %conv1_weights_4_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1996 'fmul' 'mul_4_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1997 [3/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln36_24, i32 %conv1_weights_4_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1997 'fmul' 'mul_4_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 7.25>
ST_42 : Operation 1998 [3/5] (7.25ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1998 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1999 [1/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln36_23, i32 %conv1_weights_4_3_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 1999 'fmul' 'mul_4_3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2000 [2/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln36_24, i32 %conv1_weights_4_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2000 'fmul' 'mul_4_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 7.25>
ST_43 : Operation 2001 [2/5] (7.25ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2001 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2002 [1/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln36_24, i32 %conv1_weights_4_4_0_load" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2002 'fmul' 'mul_4_4' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 7.25>
ST_44 : Operation 2003 [1/5] (7.25ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2003 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 7.25>
ST_45 : Operation 2004 [5/5] (7.25ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2004 'fadd' 'sum_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 7.25>
ST_46 : Operation 2005 [4/5] (7.25ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2005 'fadd' 'sum_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 7.25>
ST_47 : Operation 2006 [3/5] (7.25ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2006 'fadd' 'sum_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 7.25>
ST_48 : Operation 2007 [2/5] (7.25ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2007 'fadd' 'sum_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 7.25>
ST_49 : Operation 2008 [1/5] (7.25ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2008 'fadd' 'sum_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 7.25>
ST_50 : Operation 2009 [5/5] (7.25ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2009 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 7.25>
ST_51 : Operation 2010 [4/5] (7.25ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2010 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 7.25>
ST_52 : Operation 2011 [3/5] (7.25ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2011 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 7.25>
ST_53 : Operation 2012 [2/5] (7.25ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2012 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 7.25>
ST_54 : Operation 2013 [1/5] (7.25ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2013 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 7.25>
ST_55 : Operation 2014 [5/5] (7.25ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2014 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 7.25>
ST_56 : Operation 2015 [4/5] (7.25ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2015 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 54> <Delay = 7.25>
ST_57 : Operation 2016 [3/5] (7.25ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2016 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 55> <Delay = 7.25>
ST_58 : Operation 2017 [2/5] (7.25ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2017 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 56> <Delay = 7.25>
ST_59 : Operation 2018 [1/5] (7.25ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2018 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 57> <Delay = 7.25>
ST_60 : Operation 2019 [5/5] (7.25ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2019 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 58> <Delay = 7.25>
ST_61 : Operation 2020 [4/5] (7.25ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2020 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 59> <Delay = 7.25>
ST_62 : Operation 2021 [3/5] (7.25ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2021 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 60> <Delay = 7.25>
ST_63 : Operation 2022 [2/5] (7.25ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2022 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 61> <Delay = 7.25>
ST_64 : Operation 2023 [1/5] (7.25ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2023 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 62> <Delay = 7.25>
ST_65 : Operation 2024 [5/5] (7.25ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2024 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 63> <Delay = 7.25>
ST_66 : Operation 2025 [4/5] (7.25ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2025 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 64> <Delay = 7.25>
ST_67 : Operation 2026 [3/5] (7.25ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2026 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 65> <Delay = 7.25>
ST_68 : Operation 2027 [2/5] (7.25ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2027 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 66> <Delay = 7.25>
ST_69 : Operation 2028 [1/5] (7.25ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2028 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 67> <Delay = 0.00>

State 71 <SV = 68> <Delay = 7.25>
ST_71 : Operation 2029 [5/5] (7.25ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2029 'fadd' 'sum_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 69> <Delay = 7.25>
ST_72 : Operation 2030 [4/5] (7.25ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2030 'fadd' 'sum_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 70> <Delay = 7.25>
ST_73 : Operation 2031 [3/5] (7.25ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2031 'fadd' 'sum_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 71> <Delay = 7.25>
ST_74 : Operation 2032 [2/5] (7.25ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2032 'fadd' 'sum_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 72> <Delay = 7.25>
ST_75 : Operation 2033 [1/5] (7.25ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2033 'fadd' 'sum_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 73> <Delay = 7.25>
ST_76 : Operation 2034 [5/5] (7.25ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2034 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 74> <Delay = 7.25>
ST_77 : Operation 2035 [4/5] (7.25ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2035 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 75> <Delay = 7.25>
ST_78 : Operation 2036 [3/5] (7.25ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2036 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 76> <Delay = 7.25>
ST_79 : Operation 2037 [2/5] (7.25ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2037 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 77> <Delay = 7.25>
ST_80 : Operation 2038 [1/5] (7.25ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2038 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 78> <Delay = 7.25>
ST_81 : Operation 2039 [5/5] (7.25ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2039 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 79> <Delay = 7.25>
ST_82 : Operation 2040 [4/5] (7.25ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2040 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 80> <Delay = 7.25>
ST_83 : Operation 2041 [3/5] (7.25ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2041 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 81> <Delay = 7.25>
ST_84 : Operation 2042 [2/5] (7.25ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2042 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 82> <Delay = 7.25>
ST_85 : Operation 2043 [1/5] (7.25ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2043 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 83> <Delay = 7.25>
ST_86 : Operation 2044 [5/5] (7.25ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2044 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 84> <Delay = 7.25>
ST_87 : Operation 2045 [4/5] (7.25ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2045 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 85> <Delay = 7.25>
ST_88 : Operation 2046 [3/5] (7.25ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2046 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 86> <Delay = 7.25>
ST_89 : Operation 2047 [2/5] (7.25ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2047 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 87> <Delay = 7.25>
ST_90 : Operation 2048 [1/5] (7.25ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2048 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 88> <Delay = 7.25>
ST_91 : Operation 2049 [5/5] (7.25ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2049 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 89> <Delay = 7.25>
ST_92 : Operation 2050 [4/5] (7.25ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2050 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 90> <Delay = 7.25>
ST_93 : Operation 2051 [3/5] (7.25ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2051 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 91> <Delay = 7.25>
ST_94 : Operation 2052 [2/5] (7.25ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2052 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 92> <Delay = 7.25>
ST_95 : Operation 2053 [1/5] (7.25ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2053 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 93> <Delay = 7.25>
ST_96 : Operation 2054 [5/5] (7.25ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2054 'fadd' 'sum_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 94> <Delay = 7.25>
ST_97 : Operation 2055 [4/5] (7.25ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2055 'fadd' 'sum_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 95> <Delay = 7.25>
ST_98 : Operation 2056 [3/5] (7.25ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2056 'fadd' 'sum_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 96> <Delay = 7.25>
ST_99 : Operation 2057 [2/5] (7.25ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2057 'fadd' 'sum_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 97> <Delay = 7.25>
ST_100 : Operation 2058 [1/5] (7.25ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2058 'fadd' 'sum_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 98> <Delay = 7.25>
ST_101 : Operation 2059 [5/5] (7.25ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2059 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 99> <Delay = 7.25>
ST_102 : Operation 2060 [4/5] (7.25ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2060 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 100> <Delay = 7.25>
ST_103 : Operation 2061 [3/5] (7.25ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2061 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 101> <Delay = 7.25>
ST_104 : Operation 2062 [2/5] (7.25ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2062 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 102> <Delay = 7.25>
ST_105 : Operation 2063 [1/5] (7.25ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2063 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 103> <Delay = 7.25>
ST_106 : Operation 2064 [5/5] (7.25ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2064 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 104> <Delay = 7.25>
ST_107 : Operation 2065 [4/5] (7.25ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2065 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 105> <Delay = 7.25>
ST_108 : Operation 2066 [3/5] (7.25ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2066 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 106> <Delay = 7.25>
ST_109 : Operation 2067 [2/5] (7.25ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2067 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 107> <Delay = 7.25>
ST_110 : Operation 2068 [1/5] (7.25ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2068 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 108> <Delay = 7.25>
ST_111 : Operation 2069 [5/5] (7.25ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2069 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 109> <Delay = 7.25>
ST_112 : Operation 2070 [4/5] (7.25ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2070 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 110> <Delay = 7.25>
ST_113 : Operation 2071 [3/5] (7.25ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2071 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 111> <Delay = 7.25>
ST_114 : Operation 2072 [2/5] (7.25ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2072 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 112> <Delay = 7.25>
ST_115 : Operation 2073 [1/5] (7.25ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2073 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 113> <Delay = 7.25>
ST_116 : Operation 2074 [5/5] (7.25ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2074 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 114> <Delay = 7.25>
ST_117 : Operation 2075 [4/5] (7.25ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2075 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 115> <Delay = 7.25>
ST_118 : Operation 2076 [3/5] (7.25ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2076 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 116> <Delay = 7.25>
ST_119 : Operation 2077 [2/5] (7.25ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2077 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 117> <Delay = 7.25>
ST_120 : Operation 2078 [1/5] (7.25ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2078 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 118> <Delay = 0.00>

State 122 <SV = 119> <Delay = 7.25>
ST_122 : Operation 2079 [5/5] (7.25ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2079 'fadd' 'sum_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 120> <Delay = 7.25>
ST_123 : Operation 2080 [4/5] (7.25ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2080 'fadd' 'sum_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 121> <Delay = 7.25>
ST_124 : Operation 2081 [3/5] (7.25ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2081 'fadd' 'sum_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 122> <Delay = 7.25>
ST_125 : Operation 2082 [2/5] (7.25ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2082 'fadd' 'sum_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 123> <Delay = 7.25>
ST_126 : Operation 2083 [1/5] (7.25ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2083 'fadd' 'sum_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 124> <Delay = 7.25>
ST_127 : Operation 2084 [5/5] (7.25ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2084 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 125> <Delay = 7.25>
ST_128 : Operation 2085 [4/5] (7.25ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2085 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 126> <Delay = 7.25>
ST_129 : Operation 2086 [3/5] (7.25ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2086 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 127> <Delay = 7.25>
ST_130 : Operation 2087 [2/5] (7.25ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2087 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 128> <Delay = 7.25>
ST_131 : Operation 2088 [1/5] (7.25ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2088 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 129> <Delay = 7.25>
ST_132 : Operation 2089 [5/5] (7.25ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2089 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 130> <Delay = 7.25>
ST_133 : Operation 2090 [4/5] (7.25ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2090 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 131> <Delay = 7.25>
ST_134 : Operation 2091 [3/5] (7.25ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2091 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 132> <Delay = 7.25>
ST_135 : Operation 2092 [2/5] (7.25ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2092 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 133> <Delay = 7.25>
ST_136 : Operation 2093 [1/5] (7.25ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2093 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 134> <Delay = 7.25>
ST_137 : Operation 2094 [5/5] (7.25ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2094 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 135> <Delay = 7.25>
ST_138 : Operation 2095 [4/5] (7.25ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2095 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 136> <Delay = 7.25>
ST_139 : Operation 2096 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i_1" [lenet_proj/lenet_support.cpp:29]   --->   Operation 2096 'zext' 'zext_ln29' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00>
ST_139 : Operation 2097 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42 = mul i15, i15 %zext_ln29" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2097 'mul' 'mul_ln42' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 2098 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64, i64 %zext_ln28" [lenet_proj/lenet_support.cpp:28]   --->   Operation 2098 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_139 : Operation 2099 [2/2] (2.32ns)   --->   "%conv1_biases_load = load i3 %conv1_biases_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 2099 'load' 'conv1_biases_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_139 : Operation 2100 [3/5] (7.25ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2100 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 137> <Delay = 7.25>
ST_140 : Operation 2101 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42 = mul i15, i15 %zext_ln29" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2101 'mul' 'mul_ln42' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 2102 [1/2] (2.32ns)   --->   "%conv1_biases_load = load i3 %conv1_biases_addr" [lenet_proj/lenet_support.cpp:28]   --->   Operation 2102 'load' 'conv1_biases_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_140 : Operation 2103 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %p_dup7" [lenet_proj/lenet_support.cpp:29]   --->   Operation 2103 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00>
ST_140 : Operation 2104 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i15, i15 %zext_ln29_1" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2104 'mul' 'mul_ln42_1' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 2105 [2/5] (7.25ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2105 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 138> <Delay = 7.25>
ST_141 : Operation 2106 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42 = mul i15, i15 %zext_ln29" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2106 'mul' 'mul_ln42' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 2107 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i15, i15 %zext_ln29_1" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2107 'mul' 'mul_ln42_1' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 2108 [1/5] (7.25ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2108 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 139> <Delay = 7.25>
ST_142 : Operation 2109 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln42 = mul i15, i15 %zext_ln29" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2109 'mul' 'mul_ln42' <Predicate = (!icmp_ln29 & !and_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 2110 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i15, i15 %zext_ln29_1" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2110 'mul' 'mul_ln42_1' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 2111 [5/5] (7.25ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2111 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 140> <Delay = 7.25>
ST_143 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%select_ln28_3 = select i1 %icmp_ln29, i15, i15 %mul_ln42" [lenet_proj/lenet_support.cpp:28]   --->   Operation 2112 'select' 'select_ln28_3' <Predicate = (!icmp_ln28 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2113 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i15, i15 %zext_ln29_1" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2113 'mul' 'mul_ln42_1' <Predicate = (!icmp_ln28 & and_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%select_ln29_1 = select i1 %and_ln28, i15 %mul_ln42_1, i15 %select_ln28_3" [lenet_proj/lenet_support.cpp:29]   --->   Operation 2114 'select' 'select_ln29_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln36 = zext i15 %select_ln29_1" [lenet_proj/lenet_support.cpp:36]   --->   Operation 2115 'zext' 'zext_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_143 : Operation 2116 [4/5] (7.25ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2116 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2117 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln29, i5" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2117 'bitconcatenate' 'shl_ln42_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_143 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i10 %shl_ln42_1" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2118 'zext' 'zext_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_143 : Operation 2119 [1/1] (0.00ns)   --->   "%shl_ln42_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln29, i3" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2119 'bitconcatenate' 'shl_ln42_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_143 : Operation 2120 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i8 %shl_ln42_2" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2120 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_143 : Operation 2121 [1/1] (1.73ns)   --->   "%sub_ln42 = sub i11 %zext_ln42, i11 %zext_ln42_1" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2121 'sub' 'sub_ln42' <Predicate = (!icmp_ln28)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%sext_ln42_1 = sext i11 %sub_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2122 'sext' 'sext_ln42_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_143 : Operation 2123 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %sext_ln42_1, i16 %zext_ln36" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2123 'add' 'add_ln42' <Predicate = (!icmp_ln28)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 141> <Delay = 7.25>
ST_144 : Operation 2124 [1/1] (0.00ns)   --->   "%add_ln42_mid2_v_v = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln28_2, i2" [lenet_proj/lenet_support.cpp:28]   --->   Operation 2124 'bitconcatenate' 'add_ln42_mid2_v_v' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_144 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %add_ln42_mid2_v_v" [lenet_proj/lenet_support.cpp:28]   --->   Operation 2125 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_144 : Operation 2126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_1 = add i64 %zext_ln28_1, i64 %output_read" [lenet_proj/lenet_support.cpp:28]   --->   Operation 2126 'add' 'add_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_144 : Operation 2127 [3/5] (7.25ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2127 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i16 %add_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2128 'sext' 'sext_ln42_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_144 : Operation 2129 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln42_1 = add i64 %add_ln28_1, i64 %sext_ln42_2" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2129 'add' 'add_ln42_1' <Predicate = (!icmp_ln28)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_144 : Operation 2130 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln42_1, i32, i32" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2130 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_144 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i62 %trunc_ln4" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2131 'sext' 'sext_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_144 : Operation 2132 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2132 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 145 <SV = 142> <Delay = 7.25>
ST_145 : Operation 2133 [2/5] (7.25ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2133 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 143> <Delay = 7.25>
ST_146 : Operation 2134 [1/5] (7.25ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4" [lenet_proj/lenet_support.cpp:38]   --->   Operation 2134 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 144> <Delay = 7.25>
ST_147 : Operation 2135 [5/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load" [lenet_proj/lenet_support.cpp:41]   --->   Operation 2135 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 145> <Delay = 7.25>
ST_148 : Operation 2136 [4/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load" [lenet_proj/lenet_support.cpp:41]   --->   Operation 2136 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 146> <Delay = 7.25>
ST_149 : Operation 2137 [3/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load" [lenet_proj/lenet_support.cpp:41]   --->   Operation 2137 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 147> <Delay = 7.25>
ST_150 : Operation 2138 [2/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load" [lenet_proj/lenet_support.cpp:41]   --->   Operation 2138 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 148> <Delay = 7.25>
ST_151 : Operation 2139 [1/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load" [lenet_proj/lenet_support.cpp:41]   --->   Operation 2139 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 149> <Delay = 5.43>
ST_152 : Operation 2140 [2/2] (5.43ns)   --->   "%tmp_45 = fcmp_ogt  i32 %sum, i32" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2140 'fcmp' 'tmp_45' <Predicate = (!icmp_ln28)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 150> <Delay = 9.19>
ST_153 : Operation 2141 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %sum" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2141 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_153 : Operation 2142 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln42, i32, i32" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2142 'partselect' 'tmp_44' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_153 : Operation 2143 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %bitcast_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2143 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_153 : Operation 2144 [1/1] (1.55ns)   --->   "%icmp_ln42 = icmp_ne  i8 %tmp_44, i8" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2144 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln28)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2145 [1/1] (2.44ns)   --->   "%icmp_ln42_1 = icmp_eq  i23 %trunc_ln42, i23" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2145 'icmp' 'icmp_ln42_1' <Predicate = (!icmp_ln28)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2146 'or' 'or_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2147 [1/2] (5.43ns)   --->   "%tmp_45 = fcmp_ogt  i32 %sum, i32" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2147 'fcmp' 'tmp_45' <Predicate = (!icmp_ln28)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_45" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2148 'and' 'and_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2149 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %and_ln42, i32 %bitcast_ln42, i32" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2149 'select' 'select_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_153 : Operation 2150 [1/1] (9.19ns)   --->   "%gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_11, i32" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2150 'writereq' 'gmem_addr_11_req' <Predicate = (!icmp_ln28)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 151> <Delay = 9.19>
ST_154 : Operation 2151 [1/1] (9.19ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_11, i32 %select_ln42, i4, i1 %gmem_addr_11_req, i1 %empty_47" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2151 'write' 'write_ln42' <Predicate = (!icmp_ln28)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 152> <Delay = 9.19>
ST_155 : Operation 2152 [5/5] (9.19ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2152 'writeresp' 'gmem_addr_11_resp' <Predicate = (!icmp_ln28)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 153> <Delay = 9.19>
ST_156 : Operation 2153 [4/5] (9.19ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2153 'writeresp' 'gmem_addr_11_resp' <Predicate = (!icmp_ln28)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 154> <Delay = 9.19>
ST_157 : Operation 2154 [3/5] (9.19ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2154 'writeresp' 'gmem_addr_11_resp' <Predicate = (!icmp_ln28)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 155> <Delay = 9.19>
ST_158 : Operation 2155 [2/5] (9.19ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2155 'writeresp' 'gmem_addr_11_resp' <Predicate = (!icmp_ln28)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 156> <Delay = 9.19>
ST_159 : Operation 2156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_str"   --->   Operation 2156 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_159 : Operation 2157 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 2157 'speclooptripcount' 'empty_53' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_159 : Operation 2158 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_29_4_VITIS_LOOP_30_5_str"   --->   Operation 2158 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_159 : Operation 2159 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21" [lenet_proj/lenet_support.cpp:32]   --->   Operation 2159 'specpipeline' 'specpipeline_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_159 : Operation 2160 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lenet_proj/lenet_support.cpp:32]   --->   Operation 2160 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_159 : Operation 2161 [1/5] (9.19ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42" [lenet_proj/lenet_support.cpp:42]   --->   Operation 2161 'writeresp' 'gmem_addr_11_resp' <Predicate = (!icmp_ln28)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb43.preheader"   --->   Operation 2162 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 160 <SV = 140> <Delay = 0.00>
ST_160 : Operation 2163 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [lenet_proj/lenet_support.cpp:46]   --->   Operation 2163 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.6ns, clock uncertainty: 3.4ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_45') [77]  (1.77 ns)

 <State 2>: 8.11ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_45') [77]  (0 ns)
	'getelementptr' operation ('padded_1_3_addr') [97]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'padded[1][3]', lenet_proj/lenet_support.cpp:13 [135]  (2.32 ns)
	blocking operation 5.79 ns on control path)

 <State 3>: 9.2ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', lenet_proj/lenet_support.cpp:21) [177]  (0 ns)
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:21) [178]  (9.2 ns)

 <State 4>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:21) [178]  (9.2 ns)

 <State 5>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:21) [178]  (9.2 ns)

 <State 6>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:21) [178]  (9.2 ns)

 <State 7>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:21) [178]  (9.2 ns)

 <State 8>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:21) [178]  (9.2 ns)

 <State 9>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:21) [178]  (9.2 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', lenet_proj/lenet_support.cpp:21) with incoming values : ('add_ln21_3', lenet_proj/lenet_support.cpp:21) [181]  (0 ns)
	'icmp' operation ('icmp_ln21', lenet_proj/lenet_support.cpp:21) [185]  (1.77 ns)

 <State 11>: 9.2ns
The critical path consists of the following:
	bus read on port 'gmem' (lenet_proj/lenet_support.cpp:23) [202]  (9.2 ns)

 <State 12>: 3.97ns
The critical path consists of the following:
	'add' operation ('add_ln21_2', lenet_proj/lenet_support.cpp:21) [199]  (1.65 ns)
	'getelementptr' operation ('padded_0_2_addr_1', lenet_proj/lenet_support.cpp:23) [211]  (0 ns)
	'store' operation ('store_ln23', lenet_proj/lenet_support.cpp:23) of variable 'gmem_addr_read', lenet_proj/lenet_support.cpp:23 on array 'padded[0][2]', lenet_proj/lenet_support.cpp:13 [261]  (2.32 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten122', lenet_proj/lenet_support.cpp:28) with incoming values : ('add_ln28_2', lenet_proj/lenet_support.cpp:28) [296]  (1.77 ns)

 <State 14>: 8.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten20', lenet_proj/lenet_support.cpp:29) with incoming values : ('select_ln29_13', lenet_proj/lenet_support.cpp:29) [298]  (0 ns)
	'icmp' operation ('icmp_ln29', lenet_proj/lenet_support.cpp:29) [329]  (1.77 ns)
	'select' operation ('select_ln28', lenet_proj/lenet_support.cpp:28) [330]  (1.22 ns)
	'add' operation ('p_dup7', lenet_proj/lenet_support.cpp:28) [397]  (1.78 ns)
	'select' operation ('select_ln29_2', lenet_proj/lenet_support.cpp:29) [407]  (0.98 ns)
	'getelementptr' operation ('padded_0_0_addr_2', lenet_proj/lenet_support.cpp:36) [445]  (0 ns)
	'load' operation ('padded_0_0_load', lenet_proj/lenet_support.cpp:36) on array 'padded[0][0]', lenet_proj/lenet_support.cpp:13 [538]  (2.32 ns)

 <State 15>: 4.39ns
The critical path consists of the following:
	'load' operation ('padded_0_0_load', lenet_proj/lenet_support.cpp:36) on array 'padded[0][0]', lenet_proj/lenet_support.cpp:13 [538]  (2.32 ns)
	'mux' operation ('tmp_s', lenet_proj/lenet_support.cpp:36) [554]  (2.06 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_proj/lenet_support.cpp:38) [556]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_proj/lenet_support.cpp:38) [556]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_proj/lenet_support.cpp:38) [556]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_proj/lenet_support.cpp:38) [556]  (5.7 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', lenet_proj/lenet_support.cpp:38) [557]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', lenet_proj/lenet_support.cpp:38) [557]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', lenet_proj/lenet_support.cpp:38) [557]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', lenet_proj/lenet_support.cpp:38) [557]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', lenet_proj/lenet_support.cpp:38) [557]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', lenet_proj/lenet_support.cpp:38) [672]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', lenet_proj/lenet_support.cpp:38) [672]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', lenet_proj/lenet_support.cpp:38) [672]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', lenet_proj/lenet_support.cpp:38) [672]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', lenet_proj/lenet_support.cpp:38) [672]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', lenet_proj/lenet_support.cpp:38) [787]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', lenet_proj/lenet_support.cpp:38) [787]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', lenet_proj/lenet_support.cpp:38) [787]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', lenet_proj/lenet_support.cpp:38) [787]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', lenet_proj/lenet_support.cpp:38) [787]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', lenet_proj/lenet_support.cpp:38) [902]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', lenet_proj/lenet_support.cpp:38) [902]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', lenet_proj/lenet_support.cpp:38) [902]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', lenet_proj/lenet_support.cpp:38) [902]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', lenet_proj/lenet_support.cpp:38) [902]  (7.26 ns)

 <State 40>: 8.02ns
The critical path consists of the following:
	'load' operation ('conv1_weights_4_4_0_load', lenet_proj/lenet_support.cpp:28) on array 'conv1_weights_4_4_0' [384]  (2.32 ns)
	'fmul' operation ('mul_4_4', lenet_proj/lenet_support.cpp:38) [1464]  (5.7 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', lenet_proj/lenet_support.cpp:38) [1017]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', lenet_proj/lenet_support.cpp:38) [1017]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', lenet_proj/lenet_support.cpp:38) [1017]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', lenet_proj/lenet_support.cpp:38) [1017]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', lenet_proj/lenet_support.cpp:38) [1041]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', lenet_proj/lenet_support.cpp:38) [1041]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', lenet_proj/lenet_support.cpp:38) [1041]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', lenet_proj/lenet_support.cpp:38) [1041]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', lenet_proj/lenet_support.cpp:38) [1041]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', lenet_proj/lenet_support.cpp:38) [1063]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', lenet_proj/lenet_support.cpp:38) [1063]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', lenet_proj/lenet_support.cpp:38) [1063]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', lenet_proj/lenet_support.cpp:38) [1063]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', lenet_proj/lenet_support.cpp:38) [1063]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', lenet_proj/lenet_support.cpp:38) [1085]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', lenet_proj/lenet_support.cpp:38) [1085]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', lenet_proj/lenet_support.cpp:38) [1085]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', lenet_proj/lenet_support.cpp:38) [1085]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', lenet_proj/lenet_support.cpp:38) [1085]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', lenet_proj/lenet_support.cpp:38) [1107]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', lenet_proj/lenet_support.cpp:38) [1107]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', lenet_proj/lenet_support.cpp:38) [1107]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', lenet_proj/lenet_support.cpp:38) [1107]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', lenet_proj/lenet_support.cpp:38) [1107]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', lenet_proj/lenet_support.cpp:38) [1129]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', lenet_proj/lenet_support.cpp:38) [1129]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', lenet_proj/lenet_support.cpp:38) [1129]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', lenet_proj/lenet_support.cpp:38) [1129]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', lenet_proj/lenet_support.cpp:38) [1129]  (7.26 ns)

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', lenet_proj/lenet_support.cpp:38) [1153]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', lenet_proj/lenet_support.cpp:38) [1153]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', lenet_proj/lenet_support.cpp:38) [1153]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', lenet_proj/lenet_support.cpp:38) [1153]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', lenet_proj/lenet_support.cpp:38) [1153]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', lenet_proj/lenet_support.cpp:38) [1175]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', lenet_proj/lenet_support.cpp:38) [1175]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', lenet_proj/lenet_support.cpp:38) [1175]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', lenet_proj/lenet_support.cpp:38) [1175]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', lenet_proj/lenet_support.cpp:38) [1175]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', lenet_proj/lenet_support.cpp:38) [1197]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', lenet_proj/lenet_support.cpp:38) [1197]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', lenet_proj/lenet_support.cpp:38) [1197]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', lenet_proj/lenet_support.cpp:38) [1197]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', lenet_proj/lenet_support.cpp:38) [1197]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', lenet_proj/lenet_support.cpp:38) [1219]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', lenet_proj/lenet_support.cpp:38) [1219]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', lenet_proj/lenet_support.cpp:38) [1219]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', lenet_proj/lenet_support.cpp:38) [1219]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', lenet_proj/lenet_support.cpp:38) [1219]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', lenet_proj/lenet_support.cpp:38) [1241]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', lenet_proj/lenet_support.cpp:38) [1241]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', lenet_proj/lenet_support.cpp:38) [1241]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', lenet_proj/lenet_support.cpp:38) [1241]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', lenet_proj/lenet_support.cpp:38) [1241]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', lenet_proj/lenet_support.cpp:38) [1265]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', lenet_proj/lenet_support.cpp:38) [1265]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', lenet_proj/lenet_support.cpp:38) [1265]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', lenet_proj/lenet_support.cpp:38) [1265]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', lenet_proj/lenet_support.cpp:38) [1265]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', lenet_proj/lenet_support.cpp:38) [1287]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', lenet_proj/lenet_support.cpp:38) [1287]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', lenet_proj/lenet_support.cpp:38) [1287]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', lenet_proj/lenet_support.cpp:38) [1287]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', lenet_proj/lenet_support.cpp:38) [1287]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', lenet_proj/lenet_support.cpp:38) [1309]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', lenet_proj/lenet_support.cpp:38) [1309]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', lenet_proj/lenet_support.cpp:38) [1309]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', lenet_proj/lenet_support.cpp:38) [1309]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', lenet_proj/lenet_support.cpp:38) [1309]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', lenet_proj/lenet_support.cpp:38) [1331]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', lenet_proj/lenet_support.cpp:38) [1331]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', lenet_proj/lenet_support.cpp:38) [1331]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', lenet_proj/lenet_support.cpp:38) [1331]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', lenet_proj/lenet_support.cpp:38) [1331]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', lenet_proj/lenet_support.cpp:38) [1353]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', lenet_proj/lenet_support.cpp:38) [1353]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', lenet_proj/lenet_support.cpp:38) [1353]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', lenet_proj/lenet_support.cpp:38) [1353]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', lenet_proj/lenet_support.cpp:38) [1353]  (7.26 ns)

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', lenet_proj/lenet_support.cpp:38) [1377]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', lenet_proj/lenet_support.cpp:38) [1377]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', lenet_proj/lenet_support.cpp:38) [1377]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', lenet_proj/lenet_support.cpp:38) [1377]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', lenet_proj/lenet_support.cpp:38) [1377]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', lenet_proj/lenet_support.cpp:38) [1399]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', lenet_proj/lenet_support.cpp:38) [1399]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', lenet_proj/lenet_support.cpp:38) [1399]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', lenet_proj/lenet_support.cpp:38) [1399]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', lenet_proj/lenet_support.cpp:38) [1399]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', lenet_proj/lenet_support.cpp:38) [1421]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', lenet_proj/lenet_support.cpp:38) [1421]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', lenet_proj/lenet_support.cpp:38) [1421]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', lenet_proj/lenet_support.cpp:38) [1421]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', lenet_proj/lenet_support.cpp:38) [1421]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', lenet_proj/lenet_support.cpp:38) [1443]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', lenet_proj/lenet_support.cpp:38) [1443]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', lenet_proj/lenet_support.cpp:38) [1443]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', lenet_proj/lenet_support.cpp:38) [1443]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', lenet_proj/lenet_support.cpp:38) [1443]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', lenet_proj/lenet_support.cpp:38) [1465]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', lenet_proj/lenet_support.cpp:38) [1465]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', lenet_proj/lenet_support.cpp:38) [1465]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', lenet_proj/lenet_support.cpp:38) [1465]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', lenet_proj/lenet_support.cpp:38) [1465]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support.cpp:41) [1466]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support.cpp:41) [1466]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support.cpp:41) [1466]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support.cpp:41) [1466]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_proj/lenet_support.cpp:41) [1466]  (7.26 ns)

 <State 152>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_45', lenet_proj/lenet_support.cpp:42) [1473]  (5.43 ns)

 <State 153>: 9.2ns
The critical path consists of the following:
	bus request on port 'gmem' (lenet_proj/lenet_support.cpp:42) [1488]  (9.2 ns)

 <State 154>: 9.2ns
The critical path consists of the following:
	bus write on port 'gmem' (lenet_proj/lenet_support.cpp:42) [1489]  (9.2 ns)

 <State 155>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:42) [1490]  (9.2 ns)

 <State 156>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:42) [1490]  (9.2 ns)

 <State 157>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:42) [1490]  (9.2 ns)

 <State 158>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:42) [1490]  (9.2 ns)

 <State 159>: 9.2ns
The critical path consists of the following:
	bus access on port 'gmem' (lenet_proj/lenet_support.cpp:42) [1490]  (9.2 ns)

 <State 160>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
