#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Apr  1 10:31:56 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/pango_datamodule_newton_prj} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v(line number: 23)] Analyzing module cordic_newton (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/pango_datamodule_newton_prj} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/pango_datamodule_newton_prj} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v(line number: 14)] Analyzing module data_module_fft (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/pango_datamodule_newton_prj} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v successfully.
I: Module "data_module_fft" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.385s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v(line number: 14)] Elaborating module data_module_fft
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v(line number: 106)] Elaborating instance cordic_newton_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v(line number: 23)] Elaborating module cordic_newton
I: Module instance {data_module_fft.cordic_newton_inst} parameter value:
    d_width = 32'b00000000000000000000000000110000
    q_width = 32'b00000000000000000000000000010111
    r_width = 32'b00000000000000000000000000011000
W: Verilog-2039: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v(line number: 93)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/cordic_newton.v(line number: 98)] Repeat multiplier in concatenation evaluates to 0
E: Verilog-4133: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/data_module_fft.v(line number: 100)] Connection data_modulus_reg for output of module instantiation is not wire
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Apr  1 10:31:58 2024
Action compile: Peak memory pool usage is 126 MB
