Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 17 06:04:17 2020
| Host         : ESL16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BTNC_debouncer/pulse_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PromptCounter/tmp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PromptCounter/tmp_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter0/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter1/tmpD_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bit_counter2/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: count_divider/out_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: prompt_divider/out_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: prompt_state_counter/pulse_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.291        0.000                      0                  264        0.099        0.000                      0                  264        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.291        0.000                      0                  264        0.099        0.000                      0                  264        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.796ns (23.876%)  route 2.538ns (76.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.686     7.586    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  BTNC_debouncer/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  BTNC_debouncer/count_reg[5]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.796ns (23.876%)  route 2.538ns (76.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.686     7.586    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  BTNC_debouncer/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  BTNC_debouncer/count_reg[6]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.796ns (23.876%)  route 2.538ns (76.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.686     7.586    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  BTNC_debouncer/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  BTNC_debouncer/count_reg[7]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.796ns (23.876%)  route 2.538ns (76.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.686     7.586    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  BTNC_debouncer/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  BTNC_debouncer/count_reg[8]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.796ns (24.577%)  route 2.443ns (75.423%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.590     7.491    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  BTNC_debouncer/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  BTNC_debouncer/count_reg[10]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.796ns (24.577%)  route 2.443ns (75.423%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.590     7.491    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  BTNC_debouncer/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  BTNC_debouncer/count_reg[11]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.796ns (24.577%)  route 2.443ns (75.423%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.590     7.491    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  BTNC_debouncer/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  BTNC_debouncer/count_reg[12]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.796ns (24.577%)  route 2.443ns (75.423%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.590     7.491    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  BTNC_debouncer/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  BTNC_debouncer/count_reg[9]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.796ns (25.110%)  route 2.374ns (74.890%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.522     7.423    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  BTNC_debouncer/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  BTNC_debouncer/count_reg[1]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.796ns (25.110%)  route 2.374ns (74.890%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.322     4.253    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.886     5.480    BTNC_debouncer/sel0[26]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.097     5.577 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.756     6.333    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.111     6.444 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.210     6.654    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I2_O)        0.247     6.901 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.522     7.423    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  BTNC_debouncer/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  BTNC_debouncer/count_reg[2]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.314    13.877    BTNC_debouncer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  6.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.355ns (75.346%)  route 0.116ns (24.654%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  prompt_state_counter/COUNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prompt_state_counter/COUNT_reg[28]/Q
                         net (fo=2, routed)           0.115     1.781    prompt_state_counter/COUNT[28]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.941 r  prompt_state_counter/COUNT0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.941    prompt_state_counter/COUNT0_carry__5_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.995 r  prompt_state_counter/COUNT0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.995    prompt_state_counter/COUNT0_carry__6_n_7
    SLICE_X3Y100         FDRE                                         r  prompt_state_counter/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.872     2.037    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  prompt_state_counter/COUNT_reg[29]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    prompt_state_counter/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.366ns (75.909%)  route 0.116ns (24.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  prompt_state_counter/COUNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prompt_state_counter/COUNT_reg[28]/Q
                         net (fo=2, routed)           0.115     1.781    prompt_state_counter/COUNT[28]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.941 r  prompt_state_counter/COUNT0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.941    prompt_state_counter/COUNT0_carry__5_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.006 r  prompt_state_counter/COUNT0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.006    prompt_state_counter/COUNT0_carry__6_n_5
    SLICE_X3Y100         FDRE                                         r  prompt_state_counter/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.872     2.037    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  prompt_state_counter/COUNT_reg[31]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    prompt_state_counter/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.096%)  route 0.116ns (22.904%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  prompt_state_counter/COUNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prompt_state_counter/COUNT_reg[28]/Q
                         net (fo=2, routed)           0.115     1.781    prompt_state_counter/COUNT[28]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.941 r  prompt_state_counter/COUNT0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.941    prompt_state_counter/COUNT0_carry__5_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.031 r  prompt_state_counter/COUNT0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.031    prompt_state_counter/COUNT0_carry__6_n_6
    SLICE_X3Y100         FDRE                                         r  prompt_state_counter/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.872     2.037    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  prompt_state_counter/COUNT_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    prompt_state_counter/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 BTNC_debouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/pulse_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.576%)  route 0.132ns (41.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  BTNC_debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  BTNC_debouncer/state_reg/Q
                         net (fo=35, routed)          0.132     1.796    BTNC_debouncer/state
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  BTNC_debouncer/pulse_out_i_1/O
                         net (fo=1, routed)           0.000     1.841    BTNC_debouncer/pulse_out_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  BTNC_debouncer/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  BTNC_debouncer/pulse_out_reg/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.091     1.629    BTNC_debouncer/pulse_out_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BTNC_debouncer/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  BTNC_debouncer/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  BTNC_debouncer/count_reg[20]/Q
                         net (fo=2, routed)           0.115     1.779    BTNC_debouncer/sel0[20]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  BTNC_debouncer/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.887    BTNC_debouncer/count0_carry__3_n_4
    SLICE_X5Y96          FDRE                                         r  BTNC_debouncer/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  BTNC_debouncer/count_reg[20]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.105     1.627    BTNC_debouncer/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BTNC_debouncer/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  BTNC_debouncer/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  BTNC_debouncer/count_reg[24]/Q
                         net (fo=3, routed)           0.115     1.780    BTNC_debouncer/sel0[24]
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  BTNC_debouncer/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.888    BTNC_debouncer/count0_carry__4_n_4
    SLICE_X5Y97          FDRE                                         r  BTNC_debouncer/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  BTNC_debouncer/count_reg[24]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    BTNC_debouncer/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BTNC_debouncer/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  BTNC_debouncer/count_reg[28]/Q
                         net (fo=2, routed)           0.115     1.780    BTNC_debouncer/sel0[28]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  BTNC_debouncer/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.888    BTNC_debouncer/count0_carry__5_n_4
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  BTNC_debouncer/count_reg[28]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.105     1.628    BTNC_debouncer/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  prompt_state_counter/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  prompt_state_counter/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.115     1.780    prompt_state_counter/COUNT[16]
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  prompt_state_counter/COUNT0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.888    prompt_state_counter/COUNT0_carry__2_n_4
    SLICE_X3Y96          FDRE                                         r  prompt_state_counter/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.877     2.042    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  prompt_state_counter/COUNT_reg[16]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    prompt_state_counter/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  prompt_state_counter/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prompt_state_counter/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.115     1.781    prompt_state_counter/COUNT[20]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  prompt_state_counter/COUNT0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.889    prompt_state_counter/COUNT0_carry__3_n_4
    SLICE_X3Y97          FDRE                                         r  prompt_state_counter/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.878     2.043    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  prompt_state_counter/COUNT_reg[20]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    prompt_state_counter/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  prompt_state_counter/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prompt_state_counter/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.115     1.781    prompt_state_counter/COUNT[24]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  prompt_state_counter/COUNT0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.889    prompt_state_counter/COUNT0_carry__4_n_4
    SLICE_X3Y98          FDRE                                         r  prompt_state_counter/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.878     2.043    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  prompt_state_counter/COUNT_reg[24]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    prompt_state_counter/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     BTNC_debouncer/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     BTNC_debouncer/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     BTNC_debouncer/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     BTNC_debouncer/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     BTNC_debouncer/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     BTNC_debouncer/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     BTNC_debouncer/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     BTNC_debouncer/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     BTNC_debouncer/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     BTNC_debouncer/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     BTNC_debouncer/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     BTNC_debouncer/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     BTNC_debouncer/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     BTNC_debouncer/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     BTNC_debouncer/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     BTNC_debouncer/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     BTNC_debouncer/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     BTNC_debouncer/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     BTNC_debouncer/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     disp_divider/clk_ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     disp_divider/clk_ctr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     disp_divider/clk_ctr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     disp_divider/clk_ctr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     disp_divider/clk_ctr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     disp_divider/clk_ctr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     disp_divider/clk_ctr_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     prompt_divider/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     prompt_divider/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     prompt_divider/count_reg[17]/C



