\hypertarget{union__hw__pdb__chnc1}{}\section{\+\_\+hw\+\_\+pdb\+\_\+chnc1 Union Reference}
\label{union__hw__pdb__chnc1}\index{\+\_\+hw\+\_\+pdb\+\_\+chnc1@{\+\_\+hw\+\_\+pdb\+\_\+chnc1}}


H\+W\+\_\+\+P\+D\+B\+\_\+\+C\+Hn\+C1 -\/ Channel n Control register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pdb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+chnc1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pdb__chnc1_aafc995035c585760d1a3f2941999fb9e}{}\label{union__hw__pdb__chnc1_aafc995035c585760d1a3f2941999fb9e}

\item 
struct \hyperlink{struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+chnc1\+::\+\_\+hw\+\_\+pdb\+\_\+chnc1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pdb__chnc1_ac4adb502fdfd5bacb9915ef934d8e34f}{}\label{union__hw__pdb__chnc1_ac4adb502fdfd5bacb9915ef934d8e34f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+D\+B\+\_\+\+C\+Hn\+C1 -\/ Channel n Control register 1 (RW) 

Reset value\+: 0x00000000U

Each P\+DB channel has one control register, C\+Hn\+C1. The bits in this register control the functionality of each P\+DB channel operation. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pdb.\+h\end{DoxyCompactItemize}
