Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/WorkPlace/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d4411408c0e44b9b9608f49ced0c3346 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_debug_behav xil_defaultlib.sim_debug xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/CPU5/CPU5.srcs/sources_1/new/CPU.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:14]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:15]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:16]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:17]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXMEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.WBIF
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.sim_debug
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_debug_behav
