Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (64bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (64bit) 03/04/2010 14:24:46 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (64bit) Apr  8 2010 03:29:23 (Linux 2.6.9-78.0.25.ELlargesmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Mon May  4 19:59:09 2015 (mem=59.9M) ---
--- Running on ecegrid-thin1.ecn.purdue.edu (x86_64 w/Linux 2.6.32-504.12.2.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:12 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Mon May  4 20:00:13 2015
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Mon May  4 20:00:13 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/bitcoinminer.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 483.492M, initial mem = 59.918M) ***
*** End netlist parsing (cpu=0:00:03.5, real=0:00:04.0, mem=483.5M) ***
Set top cell to bitcoinminer.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.21min, fe_mem=483.9M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell bitcoinminer ...
*** Netlist is unique.
** info: there are 412 modules.
** info: there are 158415 stdCell insts.
** info: there are 6 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 572.676M, initial mem = 59.918M) ***
*info - Done with setDoAssign with 50 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
**WARN: (TCLCMD-513):	No matching object found for 'transmit' (File encounter.pt, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 20).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for 'write_enable' (File encounter.pt, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 22).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[7]' (File encounter.pt, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 24).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[6]' (File encounter.pt, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 26).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[5]' (File encounter.pt, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 28).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[4]' (File encounter.pt, Line 30).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 30).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[3]' (File encounter.pt, Line 32).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[3]' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 32).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[2]' (File encounter.pt, Line 34).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[2]' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 34).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[1]' (File encounter.pt, Line 36).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[1]' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 36).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[0]' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[0]' (File encounter.pt, Line 38).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 38).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_full' (File encounter.pt, Line 44).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 44).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_empty' (File encounter.pt, Line 46).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 46).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_plus' (File encounter.pt, Line 48).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 48).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_minus' (File encounter.pt, Line 50).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 50).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 60).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 60).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 62).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 62).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 64).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 64).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 66).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 66).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 68).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 68).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 72).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 74).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 76).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 78).

INFO (CTE): read_dc_script finished with  20 WARNING and 44 ERROR
*** Read timing constraints (cpu=0:00:00.3 mem=592.3M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 43: Pad: U7 W
  Reason: unable to determine object from name.
**WARN: (ENCFP-780):	IO instance 'U3' isn't defined in IO file, io placement might be incorrect
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.7, MEM = 653.8M)
Number of Loop : 0
Start delay calculation (mem=653.832M)...
Delay calculation completed. (cpu=0:00:11.6 real=0:00:12.0 mem=666.676M 0)
*** CDM Built up (cpu=0:00:23.7  real=0:00:25.0  mem= 657.6M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 13235 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:36.5) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=681.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=681.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=681.5M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=145180 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=145214 #term=449727 #term/net=3.10, #fixedIo=43, #floatIo=0, #fixedPin=3, #floatPin=1
stdCell: 145180 single + 0 double + 0 multi
Total standard cell length = 1641.8544 (mm), area = 49.2556 (mm^2)
Average module density = 0.572.
Density for the design = 0.572.
       = stdcell_area 684106 (49255632 um^2) / alloc_area 1196139 (86122008 um^2).
Pin Density = 0.657.
            = total # of pins 449727 / total Instance area 684106.
Iteration  1: Total net bbox = 2.179e+07 (1.09e+07 1.09e+07)
              Est.  stn bbox = 2.179e+07 (1.09e+07 1.09e+07)
              cpu = 0:00:04.2 real = 0:00:05.0 mem = 772.7M
Iteration  2: Total net bbox = 2.179e+07 (1.09e+07 1.09e+07)
              Est.  stn bbox = 2.179e+07 (1.09e+07 1.09e+07)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 772.7M
Iteration  3: Total net bbox = 4.537e+06 (2.28e+06 2.26e+06)
              Est.  stn bbox = 4.537e+06 (2.28e+06 2.26e+06)
              cpu = 0:00:34.3 real = 0:00:35.0 mem = 772.7M
Iteration  4: Total net bbox = 2.720e+07 (6.53e+06 2.07e+07)
              Est.  stn bbox = 2.720e+07 (6.53e+06 2.07e+07)
              cpu = 0:01:12 real = 0:01:13 mem = 772.7M
Iteration  5: Total net bbox = 4.107e+07 (2.02e+07 2.08e+07)
              Est.  stn bbox = 4.107e+07 (2.02e+07 2.08e+07)
              cpu = 0:01:06 real = 0:01:07 mem = 772.7M
Iteration  6: Total net bbox = 3.710e+07 (1.86e+07 1.85e+07)
              Est.  stn bbox = 3.710e+07 (1.86e+07 1.85e+07)
              cpu = 0:01:09 real = 0:01:11 mem = 780.8M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration  7: Total net bbox = 3.074e+07 (1.65e+07 1.43e+07)
              Est.  stn bbox = 3.758e+07 (1.98e+07 1.77e+07)
              cpu = 0:04:09 real = 0:04:12 mem = 721.9M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration  8: Total net bbox = 3.074e+07 (1.65e+07 1.43e+07)
              Est.  stn bbox = 3.758e+07 (1.98e+07 1.77e+07)
              cpu = 0:00:47.1 real = 0:00:48.0 mem = 719.3M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration  9: Total net bbox = 2.838e+07 (1.51e+07 1.32e+07)
              Est.  stn bbox = 3.576e+07 (1.88e+07 1.69e+07)
              cpu = 0:00:53.0 real = 0:00:53.0 mem = 722.6M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 10: Total net bbox = 2.838e+07 (1.51e+07 1.32e+07)
              Est.  stn bbox = 3.576e+07 (1.88e+07 1.69e+07)
              cpu = 0:00:43.7 real = 0:00:44.0 mem = 722.7M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 11: Total net bbox = 2.715e+07 (1.44e+07 1.27e+07)
              Est.  stn bbox = 3.487e+07 (1.83e+07 1.65e+07)
              cpu = 0:01:58 real = 0:01:58 mem = 723.7M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 12: Total net bbox = 2.715e+07 (1.44e+07 1.27e+07)
              Est.  stn bbox = 3.487e+07 (1.83e+07 1.65e+07)
              cpu = 0:00:26.0 real = 0:00:26.0 mem = 723.6M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 13: Total net bbox = 2.726e+07 (1.46e+07 1.27e+07)
              Est.  stn bbox = 3.523e+07 (1.86e+07 1.66e+07)
              cpu = 0:01:45 real = 0:01:44 mem = 726.7M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 14: Total net bbox = 2.726e+07 (1.46e+07 1.27e+07)
              Est.  stn bbox = 3.523e+07 (1.86e+07 1.66e+07)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 727.7M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 15: Total net bbox = 2.864e+07 (1.53e+07 1.34e+07)
              Est.  stn bbox = 3.648e+07 (1.92e+07 1.72e+07)
              cpu = 0:02:14 real = 0:02:13 mem = 737.7M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 16: Total net bbox = 2.864e+07 (1.53e+07 1.34e+07)
              Est.  stn bbox = 3.648e+07 (1.92e+07 1.72e+07)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 741.7M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 17: Total net bbox = 2.910e+07 (1.55e+07 1.36e+07)
              Est.  stn bbox = 3.695e+07 (1.95e+07 1.75e+07)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 741.7M
*** cost = 2.910e+07 (1.55e+07 1.36e+07) (cpu for global=0:12:57) real=0:13:01***
Core Placement runtime cpu: 0:10:49 real: 0:10:52
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:05.6, real=0:00:05.0)
move report: preRPlace moves 20941 insts, mean move: 7.76 um, max move: 51.60 um
	max move on inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/M0/w_reg[40][12]): (1545.60, 6831.00) --> (1567.20, 6801.00)
Placement tweakage begins.
wire length = 2.693e+07 = 1.336e+07 H + 1.356e+07 V
wire length = 2.629e+07 = 1.278e+07 H + 1.352e+07 V
Placement tweakage ends.
move report: wireLenOpt moves 31837 insts, mean move: 19.94 um, max move: 84.00 um
	max move on inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/C0/U1592): (4488.00, 1071.00) --> (4572.00, 1071.00)
move report: rPlace moves 47943 insts, mean move: 15.88 um, max move: 84.00 um
	max move on inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/C0/U1592): (4488.00, 1071.00) --> (4572.00, 1071.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        84.00 um
  inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/C0/U1592) with max move: (4488, 1071) -> (4572, 1071)
  mean    (X+Y) =        15.88 um
Total instances flipped for WireLenOpt: 3050
Total instances flipped, including legalization: 65068
Total instances moved : 47943
*** cpu=0:00:11.5   mem=757.1M  mem(used)=50.4M***
Total net length = 2.630e+07 (1.278e+07 1.352e+07) (ext = 0.000e+00)
*** End of Placement (cpu=0:13:28, real=0:13:33, mem=741.8M) ***
default core: bins with density >  0.75 = 2.71 % ( 26 / 961 )
*** Free Virtual Timing Model ...(mem=711.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 708.6M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=708.6M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	3 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 4
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)

Phase 1a route (0:00:00.9 788.5M):
Est net length = 3.715e+07um = 1.827e+07H + 1.888e+07V
Usage: (65.5%H 86.0%V) = (2.033e+07um 3.056e+07um) = (1693793 1018614)
Obstruct: 8549 = 1112 (0.4%H) + 7437 (2.9%V)
Overflow: 189914 = 67200 (26.49% H) + 122714 (49.61% V)
Number obstruct path=1267 reroute=0

Phase 1b route (0:00:00.8 792.0M):
Usage: (65.5%H 86.3%V) = (2.033e+07um 3.065e+07um) = (1694235 1021801)
Overflow: 187853 = 62298 (24.56% H) + 125554 (50.76% V)

Phase 1c route (0:00:00.4 792.0M):
Usage: (65.4%H 86.5%V) = (2.031e+07um 3.071e+07um) = (1692426 1023544)
Overflow: 180265 = 56394 (22.23% H) + 123871 (50.08% V)

Phase 1d route (0:00:00.6 794.1M):
Usage: (65.9%H 87.6%V) = (2.045e+07um 3.111e+07um) = (1703546 1037055)
Overflow: 170566 = 48711 (19.20% H) + 121855 (49.26% V)

Phase 1e route (0:00:06.4 799.9M):
Usage: (73.6%H 92.2%V) = (2.300e+07um 3.275e+07um) = (1903845 1091628)
Overflow: 156806 = 36757 (14.49% H) + 120049 (48.53% V)

Phase 1f route (0:00:06.6 800.9M):
Usage: (75.3%H 92.7%V) = (2.359e+07um 3.292e+07um) = (1947112 1097262)
Overflow: 145186 = 32867 (12.96% H) + 112319 (45.41% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	3	 0.00%
 -6:	0	 0.00%	25	 0.01%
 -5:	0	 0.00%	189	 0.08%
 -4:	21	 0.01%	1284	 0.52%
 -3:	361	 0.14%	7296	 2.95%
 -2:	4670	 1.84%	26654	10.78%
 -1:	25595	10.09%	58925	23.82%
--------------------------------------
  0:	60185	23.72%	77207	31.21%
  1:	43432	17.12%	30636	12.39%
  2:	28277	11.15%	15512	 6.27%
  3:	20314	 8.01%	8075	 3.26%
  4:	15780	 6.22%	4684	 1.89%
  5:	12916	 5.09%	14660	 5.93%
  6:	10737	 4.23%	58	 0.02%
  7:	8045	 3.17%	16	 0.01%
  8:	5501	 2.17%	27	 0.01%
  9:	3137	 1.24%	30	 0.01%
 10:	4210	 1.66%	35	 0.01%
 11:	25	 0.01%	53	 0.02%
 12:	108	 0.04%	19	 0.01%
 13:	40	 0.02%	18	 0.01%
 14:	5052	 1.99%	23	 0.01%
 15:	5282	 2.08%	14	 0.01%
 16:	0	 0.00%	24	 0.01%
 17:	0	 0.00%	52	 0.02%
 18:	0	 0.00%	24	 0.01%
 19:	0	 0.00%	34	 0.01%
 20:	0	 0.00%	1785	 0.72%


Global route (cpu=15.7s real=15.0s 798.2M)


*** After '-updateRemainTrks' operation: 

Usage: (75.3%H 92.7%V) = (2.359e+07um 3.292e+07um) = (1947112 1097262)
Overflow: 145186 = 32867 (12.96% H) + 112319 (45.41% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	3	 0.00%
 -6:	0	 0.00%	25	 0.01%
 -5:	0	 0.00%	189	 0.08%
 -4:	21	 0.01%	1284	 0.52%
 -3:	361	 0.14%	7296	 2.95%
 -2:	4670	 1.84%	26654	10.78%
 -1:	25595	10.09%	58925	23.82%
--------------------------------------
  0:	60185	23.72%	77207	31.21%
  1:	43432	17.12%	30636	12.39%
  2:	28277	11.15%	15512	 6.27%
  3:	20314	 8.01%	8075	 3.26%
  4:	15780	 6.22%	4684	 1.89%
  5:	12916	 5.09%	14660	 5.93%
  6:	10737	 4.23%	58	 0.02%
  7:	8045	 3.17%	16	 0.01%
  8:	5501	 2.17%	27	 0.01%
  9:	3137	 1.24%	30	 0.01%
 10:	4210	 1.66%	35	 0.01%
 11:	25	 0.01%	53	 0.02%
 12:	108	 0.04%	19	 0.01%
 13:	40	 0.02%	18	 0.01%
 14:	5052	 1.99%	23	 0.01%
 15:	5282	 2.08%	14	 0.01%
 16:	0	 0.00%	24	 0.01%
 17:	0	 0.00%	52	 0.02%
 18:	0	 0.00%	24	 0.01%
 19:	0	 0.00%	34	 0.01%
 20:	0	 0.00%	1785	 0.72%



*** Completed Phase 1 route (0:00:16.6 793.7M) ***


Total length: 4.661e+07um, number of vias: 934989
M1(H) length: 0.000e+00um, number of vias: 449715
M2(V) length: 2.585e+07um, number of vias: 485274
M3(H) length: 2.076e+07um
*** Completed Phase 2 route (0:00:09.5 824.9M) ***

*** Finished all Phases (cpu=0:00:26.9 mem=824.9M) ***
Peak Memory Usage was 797.6M 
*** Finished trialRoute (cpu=0:00:28.6 mem=824.9M) ***

Extraction called for design 'bitcoinminer' of instances=145224 and nets=145767 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 824.859M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 844.7M)
Number of Loop : 0
Start delay calculation (mem=844.660M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:10.5 real=0:00:11.0 mem=852.438M 55)
*** CDM Built up (cpu=0:00:14.3  real=0:00:14.0  mem= 852.4M) ***
Info: 4 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 37 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:15:11 mem=869.4M) ***
*** Finished delays update (0:15:27 mem=860.3M) ***
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 866.5M **
*info: Start fixing DRV (Mem = 866.49M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (866.5M)
*info: 4 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 553 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.6, MEM=866.5M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.571837
Start fixing design rules ... (0:00:01.4 885.8M)
Phase 1 (2) Starts......
Phase 2 Starts......
Done fixing design rule (0:01:00 925.8M)

Summary:
9536 buffers added on 5784 nets (with 222 drivers resized)

Density after buffering = 0.598998
*** Completed dpFixDRCViolation (0:01:03 912.4M)

Re-routed 15520 nets
Extraction called for design 'bitcoinminer' of instances=154723 and nets=155266 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 912.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.4, MEM = 892.8M)
Number of Loop : 0
Start delay calculation (mem=892.785M)...
Delay calculation completed. (cpu=0:00:09.2 real=0:00:09.0 mem=900.430M 0)
*** CDM Built up (cpu=0:00:15.9  real=0:00:16.0  mem= 900.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5147
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:01:23, Mem = 900.43M).
**optDesign ... cpu = 0:02:35, real = 0:02:35, mem = 900.4M **
*** Starting optFanout (900.4M)
*info: 4 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 553 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.3, MEM=900.4M) ***
Start fixing timing ... (0:00:01.3 913.8M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:02.5 924.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.598998
*** Completed optFanout (0:00:04.5 912.5M)

**optDesign ... cpu = 0:02:39, real = 0:02:39, mem = 912.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 4 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 59.900% **

*** starting 1-st reclaim pass: 148237 instances 
*** starting 2-nd reclaim pass: 145727 instances 
*** starting 3-rd reclaim pass: 9784 instances 
*** starting 4-th reclaim pass: 60 instances 


** Area Reclaim Summary: Buffer Deletion = 719 Declone = 1791 Downsize = 1058 **
** Density Change = 0.667% **
** Density after area reclaim = 59.233% **
*** Finished Area Reclaim (0:00:21.2) ***
density before resizing = 59.233%
* summary of transition time violation fixes:
*summary:    687 instances changed cell type
density after resizing = 59.328%
*** Starting trialRoute (mem=889.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 416
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)

Phase 1a route (0:00:00.8 895.3M):
Est net length = 3.859e+07um = 1.914e+07H + 1.945e+07V
Usage: (68.3%H 88.6%V) = (2.121e+07um 3.152e+07um) = (1766777 1050702)
Obstruct: 8549 = 1112 (0.4%H) + 7437 (2.9%V)
Overflow: 205705 = 74808 (29.49% H) + 130897 (52.92% V)
Number obstruct path=1221 reroute=0

Phase 1b route (0:00:00.9 895.3M):
Usage: (68.3%H 88.9%V) = (2.122e+07um 3.160e+07um) = (1767723 1053481)
Overflow: 203417 = 69406 (27.36% H) + 134011 (54.18% V)

Phase 1c route (0:00:00.5 895.3M):
Usage: (68.3%H 89.0%V) = (2.120e+07um 3.165e+07um) = (1766052 1055110)
Overflow: 196243 = 63757 (25.13% H) + 132486 (53.56% V)

Phase 1d route (0:00:00.7 895.3M):
Usage: (68.7%H 90.2%V) = (2.134e+07um 3.209e+07um) = (1778138 1069535)
Overflow: 186934 = 55657 (21.94% H) + 131276 (53.07% V)

Phase 1e route (0:00:06.5 895.3M):
Usage: (75.0%H 94.3%V) = (2.344e+07um 3.356e+07um) = (1940076 1118467)
Overflow: 170931 = 41647 (16.42% H) + 129284 (52.27% V)

Phase 1f route (0:00:05.6 895.3M):
Usage: (77.0%H 95.0%V) = (2.415e+07um 3.379e+07um) = (1991586 1126307)
Overflow: 160496 = 38247 (15.08% H) + 122249 (49.42% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	7	 0.00%
 -6:	0	 0.00%	44	 0.02%
 -5:	4	 0.00%	292	 0.12%
 -4:	49	 0.02%	1834	 0.74%
 -3:	572	 0.23%	9037	 3.65%
 -2:	5915	 2.33%	29877	12.08%
 -1:	28784	11.35%	59894	24.21%
--------------------------------------
  0:	62020	24.45%	74901	30.28%
  1:	43461	17.13%	29164	11.79%
  2:	27581	10.87%	14167	 5.73%
  3:	19667	 7.75%	7441	 3.01%
  4:	14951	 5.89%	3972	 1.61%
  5:	12113	 4.77%	14537	 5.88%
  6:	9914	 3.91%	56	 0.02%
  7:	7093	 2.80%	44	 0.02%
  8:	4526	 1.78%	34	 0.01%
  9:	2851	 1.12%	49	 0.02%
 10:	3674	 1.45%	21	 0.01%
 11:	103	 0.04%	32	 0.01%
 12:	92	 0.04%	42	 0.02%
 13:	13	 0.01%	25	 0.01%
 14:	4991	 1.97%	30	 0.01%
 15:	5314	 2.09%	27	 0.01%
 16:	0	 0.00%	36	 0.01%
 17:	0	 0.00%	39	 0.02%
 18:	0	 0.00%	19	 0.01%
 19:	0	 0.00%	38	 0.02%
 20:	0	 0.00%	1703	 0.69%


Global route (cpu=15.0s real=15.0s 895.3M)


*** After '-updateRemainTrks' operation: 

Usage: (77.0%H 95.0%V) = (2.415e+07um 3.379e+07um) = (1991586 1126307)
Overflow: 160496 = 38247 (15.08% H) + 122249 (49.42% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	7	 0.00%
 -6:	0	 0.00%	44	 0.02%
 -5:	4	 0.00%	292	 0.12%
 -4:	49	 0.02%	1834	 0.74%
 -3:	572	 0.23%	9037	 3.65%
 -2:	5915	 2.33%	29877	12.08%
 -1:	28784	11.35%	59894	24.21%
--------------------------------------
  0:	62020	24.45%	74901	30.28%
  1:	43461	17.13%	29164	11.79%
  2:	27581	10.87%	14167	 5.73%
  3:	19667	 7.75%	7441	 3.01%
  4:	14951	 5.89%	3972	 1.61%
  5:	12113	 4.77%	14537	 5.88%
  6:	9914	 3.91%	56	 0.02%
  7:	7093	 2.80%	44	 0.02%
  8:	4526	 1.78%	34	 0.01%
  9:	2851	 1.12%	49	 0.02%
 10:	3674	 1.45%	21	 0.01%
 11:	103	 0.04%	32	 0.01%
 12:	92	 0.04%	42	 0.02%
 13:	13	 0.01%	25	 0.01%
 14:	4991	 1.97%	30	 0.01%
 15:	5314	 2.09%	27	 0.01%
 16:	0	 0.00%	36	 0.01%
 17:	0	 0.00%	39	 0.02%
 18:	0	 0.00%	19	 0.01%
 19:	0	 0.00%	38	 0.02%
 20:	0	 0.00%	1703	 0.69%



*** Completed Phase 1 route (0:00:15.9 889.4M) ***


Total length: 4.778e+07um, number of vias: 946653
M1(H) length: 0.000e+00um, number of vias: 462333
M2(V) length: 2.647e+07um, number of vias: 484320
M3(H) length: 2.132e+07um
*** Completed Phase 2 route (0:00:08.6 910.5M) ***

*** Finished all Phases (cpu=0:00:25.3 mem=910.5M) ***
Peak Memory Usage was 895.3M 
*** Finished trialRoute (cpu=0:00:27.0 mem=910.5M) ***

Extraction called for design 'bitcoinminer' of instances=152213 and nets=152756 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 869.754M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 890.8M)
Number of Loop : 0
Start delay calculation (mem=890.809M)...
Delay calculation completed. (cpu=0:00:10.2 real=0:00:10.0 mem=897.152M 0)
*** CDM Built up (cpu=0:00:13.8  real=0:00:14.0  mem= 897.2M) ***
**optDesign ... cpu = 0:03:46, real = 0:03:46, mem = 897.2M **
*info: Start fixing DRV (Mem = 897.15M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (897.2M)
*info: 4 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 553 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.7, MEM=897.2M) ***
Start fixing design rules ... (0:00:01.5 911.5M)
Done fixing design rule (0:00:08.9 913.8M)

Summary:
852 buffers added on 844 nets (with 531 drivers resized)

Density after buffering = 0.595847
*** Completed dpFixDRCViolation (0:00:11.5 902.2M)

Re-routed 2580 nets
Extraction called for design 'bitcoinminer' of instances=153065 and nets=153608 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 902.211M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 894.4M)
Number of Loop : 0
Start delay calculation (mem=894.410M)...
Delay calculation completed. (cpu=0:00:09.8 real=0:00:10.0 mem=901.953M 0)
*** CDM Built up (cpu=0:00:13.5  real=0:00:13.0  mem= 902.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    182
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (902.0M)
*info: 4 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 553 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.5, MEM=902.1M) ***
Start fixing design rules ... (0:00:01.6 911.6M)
Done fixing design rule (0:00:06.0 916.1M)

Summary:
290 buffers added on 290 nets (with 0 driver resized)

Density after buffering = 0.597163
*** Completed dpFixDRCViolation (0:00:07.9 916.1M)

Re-routed 580 nets
Extraction called for design 'bitcoinminer' of instances=153355 and nets=153898 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 916.133M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 907.6M)
Number of Loop : 0
Start delay calculation (mem=907.586M)...
Delay calculation completed. (cpu=0:00:09.7 real=0:00:10.0 mem=915.129M 0)
*** CDM Built up (cpu=0:00:13.5  real=0:00:13.0  mem= 915.1M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:54, Mem = 915.13M).
**optDesign ... cpu = 0:04:41, real = 0:04:41, mem = 915.1M **
*** Timing Is met
*** Check timing (0:00:01.2)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:02.9)
*** Starting trialRoute (mem=915.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 585
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)

Phase 1a route (0:00:00.9 930.1M):
Est net length = 3.888e+07um = 1.932e+07H + 1.956e+07V
Usage: (68.9%H 89.0%V) = (2.140e+07um 3.168e+07um) = (1782816 1055891)
Obstruct: 8549 = 1112 (0.4%H) + 7437 (2.9%V)
Overflow: 209069 = 76886 (30.31% H) + 132183 (53.44% V)
Number obstruct path=1249 reroute=0

Phase 1b route (0:00:01.2 932.6M):
Usage: (69.0%H 89.3%V) = (2.141e+07um 3.176e+07um) = (1783682 1058780)
Overflow: 206600 = 71125 (28.04% H) + 135475 (54.77% V)

Phase 1c route (0:00:00.7 932.6M):
Usage: (68.9%H 89.4%V) = (2.139e+07um 3.181e+07um) = (1782020 1060321)
Overflow: 199333 = 65383 (25.77% H) + 133951 (54.15% V)

Phase 1d route (0:00:00.9 932.6M):
Usage: (69.4%H 90.6%V) = (2.154e+07um 3.225e+07um) = (1794256 1074894)
Overflow: 189557 = 57045 (22.49% H) + 132512 (53.57% V)

Phase 1e route (0:00:06.3 933.1M):
Usage: (75.3%H 94.5%V) = (2.355e+07um 3.362e+07um) = (1948765 1120717)
Overflow: 173572 = 43439 (17.12% H) + 130133 (52.61% V)

Phase 1f route (0:00:05.9 933.1M):
Usage: (77.2%H 95.2%V) = (2.421e+07um 3.386e+07um) = (1996744 1128458)
Overflow: 164280 = 40673 (16.03% H) + 123606 (49.97% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	5	 0.00%
 -6:	2	 0.00%	52	 0.02%
 -5:	7	 0.00%	318	 0.13%
 -4:	82	 0.03%	1977	 0.80%
 -3:	798	 0.31%	9281	 3.75%
 -2:	6524	 2.57%	30199	12.21%
 -1:	29880	11.78%	60015	24.26%
--------------------------------------
  0:	61915	24.41%	73939	29.89%
  1:	42593	16.79%	29379	11.88%
  2:	27089	10.68%	14147	 5.72%
  3:	19004	 7.49%	7193	 2.91%
  4:	14639	 5.77%	4122	 1.67%
  5:	12421	 4.90%	14524	 5.87%
  6:	9946	 3.92%	54	 0.02%
  7:	7005	 2.76%	24	 0.01%
  8:	4676	 1.84%	55	 0.02%
  9:	2892	 1.14%	38	 0.02%
 10:	3740	 1.47%	30	 0.01%
 11:	70	 0.03%	51	 0.02%
 12:	28	 0.01%	42	 0.02%
 13:	42	 0.02%	24	 0.01%
 14:	4950	 1.95%	24	 0.01%
 15:	5385	 2.12%	39	 0.02%
 16:	0	 0.00%	25	 0.01%
 17:	0	 0.00%	32	 0.01%
 18:	0	 0.00%	34	 0.01%
 19:	0	 0.00%	34	 0.01%
 20:	0	 0.00%	1705	 0.69%


Global route (cpu=16.0s real=16.0s 930.6M)


*** After '-updateRemainTrks' operation: 

Usage: (77.2%H 95.2%V) = (2.421e+07um 3.386e+07um) = (1996744 1128458)
Overflow: 164280 = 40673 (16.03% H) + 123606 (49.97% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	5	 0.00%
 -6:	2	 0.00%	52	 0.02%
 -5:	7	 0.00%	318	 0.13%
 -4:	82	 0.03%	1977	 0.80%
 -3:	798	 0.31%	9281	 3.75%
 -2:	6524	 2.57%	30199	12.21%
 -1:	29880	11.78%	60015	24.26%
--------------------------------------
  0:	61915	24.41%	73939	29.89%
  1:	42593	16.79%	29379	11.88%
  2:	27089	10.68%	14147	 5.72%
  3:	19004	 7.49%	7193	 2.91%
  4:	14639	 5.77%	4122	 1.67%
  5:	12421	 4.90%	14524	 5.87%
  6:	9946	 3.92%	54	 0.02%
  7:	7005	 2.76%	24	 0.01%
  8:	4676	 1.84%	55	 0.02%
  9:	2892	 1.14%	38	 0.02%
 10:	3740	 1.47%	30	 0.01%
 11:	70	 0.03%	51	 0.02%
 12:	28	 0.01%	42	 0.02%
 13:	42	 0.02%	24	 0.01%
 14:	4950	 1.95%	24	 0.01%
 15:	5385	 2.12%	39	 0.02%
 16:	0	 0.00%	25	 0.01%
 17:	0	 0.00%	32	 0.01%
 18:	0	 0.00%	34	 0.01%
 19:	0	 0.00%	34	 0.01%
 20:	0	 0.00%	1705	 0.69%



*** Completed Phase 1 route (0:00:18.0 923.6M) ***


Total length: 4.789e+07um, number of vias: 948244
M1(H) length: 0.000e+00um, number of vias: 464227
M2(V) length: 2.651e+07um, number of vias: 484017
M3(H) length: 2.138e+07um
*** Completed Phase 2 route (0:00:10.3 925.2M) ***

*** Finished all Phases (cpu=0:00:29.3 mem=925.2M) ***
Peak Memory Usage was 929.5M 
*** Finished trialRoute (cpu=0:00:31.4 mem=918.1M) ***

Extraction called for design 'bitcoinminer' of instances=153355 and nets=153898 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 889.543M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 910.6M)
Number of Loop : 0
Start delay calculation (mem=910.598M)...
Delay calculation completed. (cpu=0:00:10.5 real=0:00:10.0 mem=918.141M 0)
*** CDM Built up (cpu=0:00:15.7  real=0:00:16.0  mem= 918.1M) ***
*** Timing Is met
*** Check timing (0:00:17.4)
**optDesign ... cpu = 0:05:37, real = 0:05:37, mem = 918.1M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=903.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=867.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=867.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=153311 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=153345 #term=465793 #term/net=3.04, #fixedIo=43, #floatIo=0, #fixedPin=3, #floatPin=1
stdCell: 153311 single + 0 double + 0 multi
Total standard cell length = 1714.2960 (mm), area = 51.4289 (mm^2)
Average module density = 0.597.
Density for the design = 0.597.
       = stdcell_area 714290 (51428880 um^2) / alloc_area 1196139 (86122008 um^2).
Pin Density = 0.652.
            = total # of pins 465793 / total Instance area 714290.
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 17: Total net bbox = 3.224e+07 (1.74e+07 1.48e+07)
              Est.  stn bbox = 3.910e+07 (2.09e+07 1.82e+07)
              cpu = 0:00:25.0 real = 0:00:25.0 mem = 896.1M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 18: Total net bbox = 2.869e+07 (1.53e+07 1.34e+07)
              Est.  stn bbox = 3.505e+07 (1.85e+07 1.65e+07)
              cpu = 0:00:56.0 real = 0:00:56.0 mem = 896.1M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 19: Total net bbox = 2.869e+07 (1.53e+07 1.34e+07)
              Est.  stn bbox = 3.505e+07 (1.85e+07 1.65e+07)
              cpu = 0:00:26.0 real = 0:00:26.0 mem = 896.1M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 20: Total net bbox = 2.871e+07 (1.54e+07 1.33e+07)
              Est.  stn bbox = 3.530e+07 (1.87e+07 1.66e+07)
              cpu = 0:01:35 real = 0:01:35 mem = 896.1M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 21: Total net bbox = 2.871e+07 (1.54e+07 1.33e+07)
              Est.  stn bbox = 3.530e+07 (1.87e+07 1.66e+07)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 896.1M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 22: Total net bbox = 3.021e+07 (1.61e+07 1.41e+07)
              Est.  stn bbox = 3.673e+07 (1.93e+07 1.74e+07)
              cpu = 0:02:32 real = 0:02:32 mem = 896.1M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 23: Total net bbox = 3.021e+07 (1.61e+07 1.41e+07)
              Est.  stn bbox = 3.673e+07 (1.93e+07 1.74e+07)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 896.1M
**DIAG[spWireDist.c:259:spiCalcWireDSist]: Assert "w2 >= -0.1"
Iteration 24: Total net bbox = 3.056e+07 (1.63e+07 1.42e+07)
              Est.  stn bbox = 3.711e+07 (1.96e+07 1.75e+07)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 896.1M
*** cost = 3.056e+07 (1.63e+07 1.42e+07) (cpu for global=0:05:57) real=0:05:57***
Core Placement runtime cpu: 0:04:58 real: 0:05:00
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:05.3, real=0:00:05.0)
move report: preRPlace moves 23384 insts, mean move: 7.65 um, max move: 51.60 um
	max move on inst (I0/TX/FPS/buffer_reg[231]): (3703.20, 351.00) --> (3724.80, 381.00)
Placement tweakage begins.
wire length = 2.842e+07 = 1.417e+07 H + 1.425e+07 V
wire length = 2.770e+07 = 1.351e+07 H + 1.420e+07 V
Placement tweakage ends.
move report: wireLenOpt moves 38176 insts, mean move: 19.68 um, max move: 98.40 um
	max move on inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/C0/FE_OFC10358_n810): (4286.40, 1461.00) --> (4384.80, 1461.00)
move report: rPlace moves 55306 insts, mean move: 15.91 um, max move: 98.40 um
	max move on inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/C0/FE_OFC10358_n810): (4286.40, 1461.00) --> (4384.80, 1461.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        98.40 um
  inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/C0/FE_OFC10358_n810) with max move: (4286.4, 1461) -> (4384.8, 1461)
  mean    (X+Y) =        15.91 um
Total instances flipped for WireLenOpt: 3117
Total instances flipped, including legalization: 64440
Total instances moved : 55306
*** cpu=0:00:10.8   mem=896.1M  mem(used)=0.0M***
Total net length = 2.771e+07 (1.351e+07 1.420e+07) (ext = 0.000e+00)
*** End of Placement (cpu=0:06:32, real=0:06:32, mem=896.1M) ***
default core: bins with density >  0.75 = 2.71 % ( 26 / 961 )
*** Free Virtual Timing Model ...(mem=867.5M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0:26:17, real = 0:26:35, mem = 867.5M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 153311
*info: Unplaced = 0
Placement Density:59.72%(51428880/86122008)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon May  4 20:26:56 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Project/ECE337Project
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.12.2.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_14831.conf) srouteConnectPowerBump set to false
(from .sroute_14831.conf) routeSpecial set to true
(from .sroute_14831.conf) srouteConnectBlockPin set to false
(from .sroute_14831.conf) srouteFollowCorePinEnd set to 3
(from .sroute_14831.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_14831.conf) sroutePadPinAllPorts set to true
(from .sroute_14831.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1255.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 31 used
Read in 153355 components
  153311 core components: 0 unplaced, 153311 placed, 0 fixed
  40 pad components: 0 unplaced, 1 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 4 logical pins
Read in 4 nets
Read in 2 special nets, 2 routed
Read in 306624 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Stripe ports routed: 0
  Number of Core ports routed: 620
  Number of Followpin connections: 310
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 1347.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...

sroute post-processing starts at Mon May  4 20:27:00 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Mon May  4 20:27:00 2015

sroute post-processing starts at Mon May  4 20:27:00 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Mon May  4 20:27:00 2015


sroute: Total CPU time used = 0:0:4
sroute: Total Real time used = 0:0:4
sroute: Total Memory used = 89.44 megs
sroute: Total Peak Memory used = 956.90 megs
<CMD> trialRoute
*** Starting trialRoute (mem=956.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	3 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)

Phase 1a route (0:00:00.8 956.9M):
Est net length = 3.722e+07um = 1.827e+07H + 1.894e+07V
Usage: (65.6%H 87.4%V) = (2.038e+07um 3.104e+07um) = (1697710 1034658)
Obstruct: 8601 = 1112 (0.4%H) + 7489 (2.9%V)
Overflow: 192171 = 66101 (26.06% H) + 126071 (50.98% V)
Number obstruct path=1260 reroute=0

Phase 1b route (0:00:00.8 956.9M):
Usage: (65.7%H 87.6%V) = (2.039e+07um 3.112e+07um) = (1699084 1037231)
Overflow: 190205 = 61807 (24.36% H) + 128397 (51.92% V)

Phase 1c route (0:00:00.5 956.9M):
Usage: (65.6%H 87.8%V) = (2.037e+07um 3.116e+07um) = (1697443 1038779)
Overflow: 183288 = 56100 (22.11% H) + 127189 (51.43% V)

Phase 1d route (0:00:00.6 956.9M):
Usage: (66.1%H 88.9%V) = (2.051e+07um 3.157e+07um) = (1709067 1052458)
Overflow: 175230 = 49139 (19.37% H) + 126091 (50.98% V)

Phase 1e route (0:00:05.3 956.9M):
Usage: (73.4%H 93.0%V) = (2.291e+07um 3.303e+07um) = (1897831 1101044)
Overflow: 164720 = 39690 (15.65% H) + 125030 (50.56% V)

Phase 1f route (0:00:05.2 956.9M):
Usage: (75.3%H 93.7%V) = (2.361e+07um 3.327e+07um) = (1949088 1108642)
Overflow: 154324 = 36565 (14.41% H) + 117759 (47.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	2	 0.00%
 -7:	0	 0.00%	9	 0.00%
 -6:	0	 0.00%	44	 0.02%
 -5:	3	 0.00%	316	 0.13%
 -4:	67	 0.03%	1906	 0.77%
 -3:	751	 0.30%	8768	 3.55%
 -2:	6012	 2.37%	28192	11.40%
 -1:	26621	10.49%	58047	23.47%
--------------------------------------
  0:	58405	23.02%	74971	30.31%
  1:	42246	16.65%	30318	12.26%
  2:	27516	10.85%	15191	 6.14%
  3:	20121	 7.93%	8303	 3.36%
  4:	15923	 6.28%	4649	 1.88%
  5:	13419	 5.29%	14316	 5.79%
  6:	10864	 4.28%	53	 0.02%
  7:	8345	 3.29%	26	 0.01%
  8:	5468	 2.16%	52	 0.02%
  9:	3469	 1.37%	24	 0.01%
 10:	3878	 1.53%	27	 0.01%
 11:	55	 0.02%	20	 0.01%
 12:	73	 0.03%	23	 0.01%
 13:	82	 0.03%	37	 0.01%
 14:	5011	 1.98%	22	 0.01%
 15:	5359	 2.11%	22	 0.01%
 16:	0	 0.00%	31	 0.01%
 17:	0	 0.00%	45	 0.02%
 18:	0	 0.00%	48	 0.02%
 19:	0	 0.00%	89	 0.04%
 20:	0	 0.00%	1760	 0.71%


Global route (cpu=13.2s real=13.0s 956.9M)


*** After '-updateRemainTrks' operation: 

Usage: (75.3%H 93.7%V) = (2.361e+07um 3.327e+07um) = (1949088 1108642)
Overflow: 154324 = 36565 (14.41% H) + 117759 (47.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	2	 0.00%
 -7:	0	 0.00%	9	 0.00%
 -6:	0	 0.00%	44	 0.02%
 -5:	3	 0.00%	316	 0.13%
 -4:	67	 0.03%	1906	 0.77%
 -3:	751	 0.30%	8768	 3.55%
 -2:	6012	 2.37%	28192	11.40%
 -1:	26621	10.49%	58047	23.47%
--------------------------------------
  0:	58405	23.02%	74971	30.31%
  1:	42246	16.65%	30318	12.26%
  2:	27516	10.85%	15191	 6.14%
  3:	20121	 7.93%	8303	 3.36%
  4:	15923	 6.28%	4649	 1.88%
  5:	13419	 5.29%	14316	 5.79%
  6:	10864	 4.28%	53	 0.02%
  7:	8345	 3.29%	26	 0.01%
  8:	5468	 2.16%	52	 0.02%
  9:	3469	 1.37%	24	 0.01%
 10:	3878	 1.53%	27	 0.01%
 11:	55	 0.02%	20	 0.01%
 12:	73	 0.03%	23	 0.01%
 13:	82	 0.03%	37	 0.01%
 14:	5011	 1.98%	22	 0.01%
 15:	5359	 2.11%	22	 0.01%
 16:	0	 0.00%	31	 0.01%
 17:	0	 0.00%	45	 0.02%
 18:	0	 0.00%	48	 0.02%
 19:	0	 0.00%	89	 0.04%
 20:	0	 0.00%	1760	 0.71%



*** Completed Phase 1 route (0:00:14.2 956.9M) ***


Total length: 4.661e+07um, number of vias: 956470
M1(H) length: 0.000e+00um, number of vias: 465781
M2(V) length: 2.589e+07um, number of vias: 490689
M3(H) length: 2.072e+07um
*** Completed Phase 2 route (0:00:07.9 956.9M) ***

*** Finished all Phases (cpu=0:00:22.8 mem=956.9M) ***
Peak Memory Usage was 956.9M 
*** Finished trialRoute (cpu=0:00:24.5 mem=956.9M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=956.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)

Phase 1a route (0:00:00.9 956.9M):
Est net length = 3.722e+07um = 1.827e+07H + 1.894e+07V
Usage: (65.6%H 87.4%V) = (2.038e+07um 3.104e+07um) = (1697710 1034658)
Obstruct: 8601 = 1112 (0.4%H) + 7489 (2.9%V)
Overflow: 192171 = 66101 (26.06% H) + 126071 (50.98% V)
Number obstruct path=1260 reroute=0

Phase 1b route (0:00:01.1 956.9M):
Usage: (65.7%H 87.6%V) = (2.039e+07um 3.112e+07um) = (1699084 1037231)
Overflow: 190205 = 61807 (24.36% H) + 128397 (51.92% V)

Phase 1c route (0:00:00.7 956.9M):
Usage: (65.6%H 87.8%V) = (2.037e+07um 3.116e+07um) = (1697443 1038779)
Overflow: 183288 = 56100 (22.11% H) + 127189 (51.43% V)

Phase 1d route (0:00:00.8 956.9M):
Usage: (66.1%H 88.9%V) = (2.051e+07um 3.157e+07um) = (1709067 1052458)
Overflow: 175230 = 49139 (19.37% H) + 126091 (50.98% V)

Phase 1e route (0:00:05.4 956.9M):
Usage: (73.4%H 93.0%V) = (2.291e+07um 3.303e+07um) = (1897831 1101044)
Overflow: 164720 = 39690 (15.65% H) + 125030 (50.56% V)

Phase 1f route (0:00:05.3 956.9M):
Usage: (75.3%H 93.7%V) = (2.361e+07um 3.327e+07um) = (1949088 1108642)
Overflow: 154324 = 36565 (14.41% H) + 117759 (47.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	2	 0.00%
 -7:	0	 0.00%	9	 0.00%
 -6:	0	 0.00%	44	 0.02%
 -5:	3	 0.00%	316	 0.13%
 -4:	67	 0.03%	1906	 0.77%
 -3:	751	 0.30%	8768	 3.55%
 -2:	6012	 2.37%	28192	11.40%
 -1:	26621	10.49%	58047	23.47%
--------------------------------------
  0:	58405	23.02%	74971	30.31%
  1:	42246	16.65%	30318	12.26%
  2:	27516	10.85%	15191	 6.14%
  3:	20121	 7.93%	8303	 3.36%
  4:	15923	 6.28%	4649	 1.88%
  5:	13419	 5.29%	14316	 5.79%
  6:	10864	 4.28%	53	 0.02%
  7:	8345	 3.29%	26	 0.01%
  8:	5468	 2.16%	52	 0.02%
  9:	3469	 1.37%	24	 0.01%
 10:	3878	 1.53%	27	 0.01%
 11:	55	 0.02%	20	 0.01%
 12:	73	 0.03%	23	 0.01%
 13:	82	 0.03%	37	 0.01%
 14:	5011	 1.98%	22	 0.01%
 15:	5359	 2.11%	22	 0.01%
 16:	0	 0.00%	31	 0.01%
 17:	0	 0.00%	45	 0.02%
 18:	0	 0.00%	48	 0.02%
 19:	0	 0.00%	89	 0.04%
 20:	0	 0.00%	1760	 0.71%


Global route (cpu=14.2s real=15.0s 956.9M)


*** After '-updateRemainTrks' operation: 

Usage: (75.3%H 93.7%V) = (2.361e+07um 3.327e+07um) = (1949088 1108642)
Overflow: 154324 = 36565 (14.41% H) + 117759 (47.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	2	 0.00%
 -7:	0	 0.00%	9	 0.00%
 -6:	0	 0.00%	44	 0.02%
 -5:	3	 0.00%	316	 0.13%
 -4:	67	 0.03%	1906	 0.77%
 -3:	751	 0.30%	8768	 3.55%
 -2:	6012	 2.37%	28192	11.40%
 -1:	26621	10.49%	58047	23.47%
--------------------------------------
  0:	58405	23.02%	74971	30.31%
  1:	42246	16.65%	30318	12.26%
  2:	27516	10.85%	15191	 6.14%
  3:	20121	 7.93%	8303	 3.36%
  4:	15923	 6.28%	4649	 1.88%
  5:	13419	 5.29%	14316	 5.79%
  6:	10864	 4.28%	53	 0.02%
  7:	8345	 3.29%	26	 0.01%
  8:	5468	 2.16%	52	 0.02%
  9:	3469	 1.37%	24	 0.01%
 10:	3878	 1.53%	27	 0.01%
 11:	55	 0.02%	20	 0.01%
 12:	73	 0.03%	23	 0.01%
 13:	82	 0.03%	37	 0.01%
 14:	5011	 1.98%	22	 0.01%
 15:	5359	 2.11%	22	 0.01%
 16:	0	 0.00%	31	 0.01%
 17:	0	 0.00%	45	 0.02%
 18:	0	 0.00%	48	 0.02%
 19:	0	 0.00%	89	 0.04%
 20:	0	 0.00%	1760	 0.71%



*** Completed Phase 1 route (0:00:15.9 956.9M) ***


Total length: 4.661e+07um, number of vias: 956470
M1(H) length: 0.000e+00um, number of vias: 465781
M2(V) length: 2.589e+07um, number of vias: 490689
M3(H) length: 2.072e+07um
*** Completed Phase 2 route (0:00:09.1 956.9M) ***

*** Finished all Phases (cpu=0:00:25.9 mem=956.9M) ***
Peak Memory Usage was 956.9M 
*** Finished trialRoute (cpu=0:00:27.8 mem=956.9M) ***

Extraction called for design 'bitcoinminer' of instances=153355 and nets=153898 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 956.898M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.954  | 79.954  | 88.206  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  12938  |  6468   |  6479   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    182 (182)     |  -957.801  |    183 (183)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.716%
Routing Overflow: 14.41% H and 47.62% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 53.74 sec
Total Real time: 54.0 sec
Total Memory Usage: 985.496094 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 985.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=985.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=985.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.954  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12938  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    182 (182)     |  -957.801  |    183 (183)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.716%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 985.5M **
*info: Start fixing DRV (Mem = 985.50M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (985.5M)
*info: 4 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 553 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.6, MEM=985.5M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.597163
Start fixing design rules ... (0:00:01.8 985.5M)
Done fixing design rule (0:00:09.8 987.7M)

Summary:
877 buffers added on 461 nets (with 536 drivers resized)

Density after buffering = 0.600449
default core: bins with density >  0.75 = 2.81 % ( 27 / 961 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:09.6, real=0:00:10.0)
move report: preRPlace moves 2260 insts, mean move: 58.51 um, max move: 390.00 um
	max move on inst (I0/TX/FPS/FE_OFC11097_nserial_out): (350.40, 9591.00) --> (530.40, 9381.00)
move report: rPlace moves 2260 insts, mean move: 58.51 um, max move: 390.00 um
	max move on inst (I0/TX/FPS/FE_OFC11097_nserial_out): (350.40, 9591.00) --> (530.40, 9381.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       390.00 um
  inst (I0/TX/FPS/FE_OFC11097_nserial_out) with max move: (350.4, 9591) -> (530.4, 9381)
  mean    (X+Y) =        58.51 um
Total instances moved : 2260
*** cpu=0:00:10.0   mem=987.7M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:25.6 987.7M)

*** Starting trialRoute (mem=987.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)

Phase 1a route (0:00:00.9 987.7M):
Est net length = 3.754e+07um = 1.849e+07H + 1.905e+07V
Usage: (66.4%H 87.9%V) = (2.061e+07um 3.120e+07um) = (1716910 1040081)
Obstruct: 8593 = 1112 (0.4%H) + 7481 (2.9%V)
Overflow: 195234 = 67957 (26.79% H) + 127277 (51.46% V)
Number obstruct path=1228 reroute=0

Phase 1b route (0:00:01.3 987.7M):
Usage: (66.4%H 88.1%V) = (2.062e+07um 3.128e+07um) = (1718311 1042543)
Overflow: 192594 = 63147 (24.89% H) + 129447 (52.34% V)

Phase 1c route (0:00:00.8 987.7M):
Usage: (66.4%H 88.2%V) = (2.060e+07um 3.132e+07um) = (1716675 1044160)
Overflow: 185763 = 57491 (22.66% H) + 128272 (51.87% V)

Phase 1d route (0:00:01.0 987.7M):
Usage: (66.8%H 89.4%V) = (2.075e+07um 3.174e+07um) = (1728479 1058005)
Overflow: 177500 = 50488 (19.90% H) + 127012 (51.36% V)

Phase 1e route (0:00:05.5 987.7M):
Usage: (73.6%H 93.4%V) = (2.297e+07um 3.315e+07um) = (1902888 1104809)
Overflow: 166756 = 40603 (16.01% H) + 126153 (51.01% V)

Phase 1f route (0:00:05.3 987.7M):
Usage: (75.6%H 94.1%V) = (2.368e+07um 3.340e+07um) = (1954939 1113130)
Overflow: 156774 = 37559 (14.81% H) + 119215 (48.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.00%
 -8:	0	 0.00%	2	 0.00%
 -7:	0	 0.00%	9	 0.00%
 -6:	0	 0.00%	45	 0.02%
 -5:	10	 0.00%	334	 0.14%
 -4:	71	 0.03%	1943	 0.79%
 -3:	737	 0.29%	8980	 3.63%
 -2:	6271	 2.47%	28965	11.71%
 -1:	27250	10.74%	57923	23.42%
--------------------------------------
  0:	58350	23.00%	74516	30.13%
  1:	42381	16.71%	30510	12.34%
  2:	27423	10.81%	15024	 6.07%
  3:	19774	 7.79%	8135	 3.29%
  4:	15820	 6.24%	4502	 1.82%
  5:	13384	 5.28%	14178	 5.73%
  6:	10884	 4.29%	61	 0.02%
  7:	8231	 3.24%	35	 0.01%
  8:	5289	 2.08%	25	 0.01%
  9:	3214	 1.27%	17	 0.01%
 10:	4005	 1.58%	14	 0.01%
 11:	77	 0.03%	25	 0.01%
 12:	72	 0.03%	59	 0.02%
 13:	42	 0.02%	21	 0.01%
 14:	5097	 2.01%	18	 0.01%
 15:	5306	 2.09%	34	 0.01%
 16:	0	 0.00%	33	 0.01%
 17:	0	 0.00%	47	 0.02%
 18:	0	 0.00%	35	 0.01%
 19:	0	 0.00%	38	 0.02%
 20:	0	 0.00%	1790	 0.72%


Global route (cpu=14.8s real=15.0s 987.7M)


*** After '-updateRemainTrks' operation: 

Usage: (75.6%H 94.1%V) = (2.368e+07um 3.340e+07um) = (1954939 1113130)
Overflow: 156774 = 37559 (14.81% H) + 119215 (48.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.00%
 -8:	0	 0.00%	2	 0.00%
 -7:	0	 0.00%	9	 0.00%
 -6:	0	 0.00%	45	 0.02%
 -5:	10	 0.00%	334	 0.14%
 -4:	71	 0.03%	1943	 0.79%
 -3:	737	 0.29%	8980	 3.63%
 -2:	6271	 2.47%	28965	11.71%
 -1:	27250	10.74%	57923	23.42%
--------------------------------------
  0:	58350	23.00%	74516	30.13%
  1:	42381	16.71%	30510	12.34%
  2:	27423	10.81%	15024	 6.07%
  3:	19774	 7.79%	8135	 3.29%
  4:	15820	 6.24%	4502	 1.82%
  5:	13384	 5.28%	14178	 5.73%
  6:	10884	 4.29%	61	 0.02%
  7:	8231	 3.24%	35	 0.01%
  8:	5289	 2.08%	25	 0.01%
  9:	3214	 1.27%	17	 0.01%
 10:	4005	 1.58%	14	 0.01%
 11:	77	 0.03%	25	 0.01%
 12:	72	 0.03%	59	 0.02%
 13:	42	 0.02%	21	 0.01%
 14:	5097	 2.01%	18	 0.01%
 15:	5306	 2.09%	34	 0.01%
 16:	0	 0.00%	33	 0.01%
 17:	0	 0.00%	47	 0.02%
 18:	0	 0.00%	35	 0.01%
 19:	0	 0.00%	38	 0.02%
 20:	0	 0.00%	1790	 0.72%



*** Completed Phase 1 route (0:00:16.8 987.7M) ***


Total length: 4.678e+07um, number of vias: 959321
M1(H) length: 0.000e+00um, number of vias: 467535
M2(V) length: 2.599e+07um, number of vias: 491786
M3(H) length: 2.078e+07um
*** Completed Phase 2 route (0:00:09.1 987.7M) ***

*** Finished all Phases (cpu=0:00:26.8 mem=987.7M) ***
Peak Memory Usage was 987.7M 
*** Finished trialRoute (cpu=0:00:28.9 mem=987.7M) ***

Extraction called for design 'bitcoinminer' of instances=154232 and nets=154775 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 987.668M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 980.0M)
Number of Loop : 0
Start delay calculation (mem=979.961M)...
Delay calculation completed. (cpu=0:00:10.1 real=0:00:10.0 mem=987.539M 0)
*** CDM Built up (cpu=0:00:14.0  real=0:00:13.0  mem= 987.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    75
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    182
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (987.5M)
*info: 4 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 553 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.8, MEM=987.5M) ***
Start fixing design rules ... (0:00:01.8 987.5M)
Done fixing design rule (0:00:07.3 987.3M)

Summary:
599 buffers added on 187 nets (with 202 drivers resized)

Density after buffering = 0.602744
default core: bins with density >  0.75 = 3.33 % ( 32 / 961 )
RPlace: Density =1.052000, incremental np is triggered.
default core: bins with density >  0.75 = 3.54 % ( 34 / 961 )
RPlace postIncrNP: Density = 1.052000 -> 1.167200.
*** cpu time = 0:00:05.7.
move report: incrNP moves 4022 insts, mean move: 39.13 um, max move: 874.80 um
	max move on inst (FE_OFC11951_nserial_out): (350.40, 351.00) --> (355.20, 1221.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:11.2, real=0:00:11.0)
move report: preRPlace moves 3186 insts, mean move: 56.51 um, max move: 390.00 um
	max move on inst (FE_OFC11765_nserial_out): (350.40, 9591.00) --> (650.40, 9501.00)
Placement tweakage begins.
wire length = 3.276e+07 = 1.526e+07 H + 1.750e+07 V
wire length = 3.280e+07 = 1.530e+07 H + 1.750e+07 V
Placement tweakage ends.
move report: wireLenOpt moves 4821 insts, mean move: 18.05 um, max move: 151.20 um
	max move on inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/M0/FE_OFC11582_w_42__3_): (3187.20, 8271.00) --> (3338.40, 8271.00)
move report: rPlace moves 7216 insts, mean move: 36.19 um, max move: 390.00 um
	max move on inst (FE_OFC11765_nserial_out): (350.40, 9591.00) --> (650.40, 9501.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       874.80 um
  inst (FE_OFC11951_nserial_out) with max move: (350.4, 351) -> (355.2, 1221)
  mean    (X+Y) =        45.23 um
Total instances flipped for WireLenOpt: 345
Total instances flipped, including legalization: 672
Total instances moved : 8758
*** cpu=0:00:17.5   mem=987.3M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:36.7 987.3M)

*** Starting trialRoute (mem=987.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)

Phase 1a route (0:00:01.0 987.3M):
Est net length = 3.766e+07um = 1.856e+07H + 1.910e+07V
Usage: (66.6%H 88.1%V) = (2.067e+07um 3.129e+07um) = (1722379 1042834)
Obstruct: 8632 = 1112 (0.4%H) + 7520 (3.0%V)
Overflow: 195957 = 68330 (26.93% H) + 127627 (51.61% V)
Number obstruct path=1265 reroute=0

Phase 1b route (0:00:01.6 987.3M):
Usage: (66.6%H 88.3%V) = (2.069e+07um 3.136e+07um) = (1723834 1045386)
Overflow: 193756 = 63815 (25.15% H) + 129941 (52.55% V)

Phase 1c route (0:00:01.4 987.3M):
Usage: (66.6%H 88.5%V) = (2.067e+07um 3.141e+07um) = (1722208 1046926)
Overflow: 186905 = 58132 (22.91% H) + 128773 (52.08% V)

Phase 1d route (0:00:01.3 987.3M):
Usage: (67.0%H 89.6%V) = (2.081e+07um 3.182e+07um) = (1733992 1060690)
Overflow: 178538 = 51069 (20.13% H) + 127469 (51.55% V)

Phase 1e route (0:00:06.2 987.3M):
Usage: (73.8%H 93.6%V) = (2.306e+07um 3.324e+07um) = (1909534 1108004)
Overflow: 168242 = 41534 (16.37% H) + 126708 (51.24% V)

Phase 1f route (0:00:05.4 987.3M):
Usage: (75.5%H 94.2%V) = (2.364e+07um 3.345e+07um) = (1952597 1114690)
Overflow: 158063 = 38247 (15.08% H) + 119817 (48.45% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	17	 0.01%
 -6:	0	 0.00%	67	 0.03%
 -5:	5	 0.00%	369	 0.15%
 -4:	85	 0.03%	1983	 0.80%
 -3:	790	 0.31%	9453	 3.82%
 -2:	6645	 2.62%	28766	11.63%
 -1:	27300	10.76%	57762	23.36%
--------------------------------------
  0:	57843	22.80%	74539	30.14%
  1:	42113	16.60%	30174	12.20%
  2:	27252	10.74%	15095	 6.10%
  3:	19874	 7.83%	8236	 3.33%
  4:	15906	 6.27%	4416	 1.79%
  5:	13390	 5.28%	14127	 5.71%
  6:	10929	 4.31%	52	 0.02%
  7:	8179	 3.22%	38	 0.02%
  8:	5313	 2.09%	40	 0.02%
  9:	3293	 1.30%	35	 0.01%
 10:	4021	 1.59%	26	 0.01%
 11:	44	 0.02%	20	 0.01%
 12:	107	 0.04%	32	 0.01%
 13:	88	 0.03%	26	 0.01%
 14:	5075	 2.00%	37	 0.01%
 15:	5436	 2.14%	19	 0.01%
 16:	0	 0.00%	23	 0.01%
 17:	0	 0.00%	29	 0.01%
 18:	0	 0.00%	28	 0.01%
 19:	0	 0.00%	52	 0.02%
 20:	0	 0.00%	1819	 0.74%


Global route (cpu=16.8s real=17.0s 987.3M)


*** After '-updateRemainTrks' operation: 

Usage: (75.5%H 94.2%V) = (2.364e+07um 3.345e+07um) = (1952597 1114690)
Overflow: 158063 = 38247 (15.08% H) + 119817 (48.45% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	17	 0.01%
 -6:	0	 0.00%	67	 0.03%
 -5:	5	 0.00%	369	 0.15%
 -4:	85	 0.03%	1983	 0.80%
 -3:	790	 0.31%	9453	 3.82%
 -2:	6645	 2.62%	28766	11.63%
 -1:	27300	10.76%	57762	23.36%
--------------------------------------
  0:	57843	22.80%	74539	30.14%
  1:	42113	16.60%	30174	12.20%
  2:	27252	10.74%	15095	 6.10%
  3:	19874	 7.83%	8236	 3.33%
  4:	15906	 6.27%	4416	 1.79%
  5:	13390	 5.28%	14127	 5.71%
  6:	10929	 4.31%	52	 0.02%
  7:	8179	 3.22%	38	 0.02%
  8:	5313	 2.09%	40	 0.02%
  9:	3293	 1.30%	35	 0.01%
 10:	4021	 1.59%	26	 0.01%
 11:	44	 0.02%	20	 0.01%
 12:	107	 0.04%	32	 0.01%
 13:	88	 0.03%	26	 0.01%
 14:	5075	 2.00%	37	 0.01%
 15:	5436	 2.14%	19	 0.01%
 16:	0	 0.00%	23	 0.01%
 17:	0	 0.00%	29	 0.01%
 18:	0	 0.00%	28	 0.01%
 19:	0	 0.00%	52	 0.02%
 20:	0	 0.00%	1819	 0.74%



*** Completed Phase 1 route (0:00:18.9 987.3M) ***


Total length: 4.678e+07um, number of vias: 959671
M1(H) length: 0.000e+00um, number of vias: 468733
M2(V) length: 2.603e+07um, number of vias: 490938
M3(H) length: 2.075e+07um
*** Completed Phase 2 route (0:00:10.4 987.3M) ***

*** Finished all Phases (cpu=0:00:30.4 mem=987.3M) ***
Peak Memory Usage was 987.3M 
*** Finished trialRoute (cpu=0:00:32.7 mem=987.3M) ***

Extraction called for design 'bitcoinminer' of instances=154831 and nets=155374 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 987.316M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 979.7M)
Number of Loop : 0
Start delay calculation (mem=979.738M)...
Delay calculation completed. (cpu=0:00:10.3 real=0:00:10.0 mem=987.316M 0)
*** CDM Built up (cpu=0:00:14.5  real=0:00:15.0  mem= 987.3M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    47
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    75
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (987.3M)
*info: 4 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 553 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.6, MEM=987.3M) ***
Start fixing design rules ... (0:00:01.8 987.3M)
Done fixing design rule (0:00:08.7 987.3M)

Summary:
293 buffers added on 293 nets (with 0 driver resized)

Density after buffering = 0.604347
default core: bins with density >  0.75 = 3.64 % ( 35 / 961 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:02.9, real=0:00:02.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:03.3   mem=987.3M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:17.4 987.3M)

*** Starting trialRoute (mem=987.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)

Phase 1a route (0:00:01.0 987.3M):
Est net length = 3.796e+07um = 1.876e+07H + 1.921e+07V
Usage: (67.2%H 88.5%V) = (2.087e+07um 3.141e+07um) = (1738852 1046920)
Obstruct: 8632 = 1112 (0.4%H) + 7520 (3.0%V)
Overflow: 198214 = 69883 (27.55% H) + 128330 (51.90% V)
Number obstruct path=1265 reroute=0

Phase 1b route (0:00:01.6 987.3M):
Usage: (67.3%H 88.7%V) = (2.089e+07um 3.148e+07um) = (1740365 1049432)
Overflow: 195691 = 64897 (25.58% H) + 130794 (52.89% V)

Phase 1c route (0:00:01.0 987.3M):
Usage: (67.2%H 88.8%V) = (2.087e+07um 3.153e+07um) = (1738706 1051005)
Overflow: 188440 = 59145 (23.31% H) + 129296 (52.29% V)

Phase 1d route (0:00:01.2 987.3M):
Usage: (67.7%H 90.0%V) = (2.101e+07um 3.195e+07um) = (1750699 1065071)
Overflow: 179757 = 51532 (20.31% H) + 128225 (51.85% V)

Phase 1e route (0:00:06.2 987.3M):
Usage: (73.9%H 93.7%V) = (2.306e+07um 3.326e+07um) = (1910363 1108562)
Overflow: 168012 = 41011 (16.17% H) + 127001 (51.36% V)

Phase 1f route (0:00:05.9 987.3M):
Usage: (75.6%H 94.2%V) = (2.370e+07um 3.347e+07um) = (1956377 1115356)
Overflow: 157968 = 38215 (15.06% H) + 119753 (48.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.00%
 -8:	0	 0.00%	2	 0.00%
 -7:	0	 0.00%	14	 0.01%
 -6:	0	 0.00%	58	 0.02%
 -5:	6	 0.00%	376	 0.15%
 -4:	95	 0.04%	1970	 0.80%
 -3:	830	 0.33%	9136	 3.69%
 -2:	6537	 2.58%	28924	11.70%
 -1:	27329	10.77%	58056	23.48%
--------------------------------------
  0:	58323	22.99%	74642	30.19%
  1:	41855	16.50%	30015	12.14%
  2:	27470	10.83%	15226	 6.16%
  3:	20021	 7.89%	8095	 3.27%
  4:	15893	 6.26%	4431	 1.79%
  5:	13194	 5.20%	14086	 5.70%
  6:	10763	 4.24%	56	 0.02%
  7:	8159	 3.22%	23	 0.01%
  8:	5341	 2.11%	34	 0.01%
  9:	3167	 1.25%	28	 0.01%
 10:	4034	 1.59%	23	 0.01%
 11:	117	 0.05%	32	 0.01%
 12:	119	 0.05%	16	 0.01%
 13:	99	 0.04%	52	 0.02%
 14:	5013	 1.98%	14	 0.01%
 15:	5323	 2.10%	16	 0.01%
 16:	0	 0.00%	38	 0.02%
 17:	0	 0.00%	44	 0.02%
 18:	0	 0.00%	23	 0.01%
 19:	0	 0.00%	45	 0.02%
 20:	0	 0.00%	1804	 0.73%


Global route (cpu=16.9s real=17.0s 987.3M)


*** After '-updateRemainTrks' operation: 

Usage: (75.6%H 94.2%V) = (2.370e+07um 3.347e+07um) = (1956377 1115356)
Overflow: 157968 = 38215 (15.06% H) + 119753 (48.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.00%
 -8:	0	 0.00%	2	 0.00%
 -7:	0	 0.00%	14	 0.01%
 -6:	0	 0.00%	58	 0.02%
 -5:	6	 0.00%	376	 0.15%
 -4:	95	 0.04%	1970	 0.80%
 -3:	830	 0.33%	9136	 3.69%
 -2:	6537	 2.58%	28924	11.70%
 -1:	27329	10.77%	58056	23.48%
--------------------------------------
  0:	58323	22.99%	74642	30.19%
  1:	41855	16.50%	30015	12.14%
  2:	27470	10.83%	15226	 6.16%
  3:	20021	 7.89%	8095	 3.27%
  4:	15893	 6.26%	4431	 1.79%
  5:	13194	 5.20%	14086	 5.70%
  6:	10763	 4.24%	56	 0.02%
  7:	8159	 3.22%	23	 0.01%
  8:	5341	 2.11%	34	 0.01%
  9:	3167	 1.25%	28	 0.01%
 10:	4034	 1.59%	23	 0.01%
 11:	117	 0.05%	32	 0.01%
 12:	119	 0.05%	16	 0.01%
 13:	99	 0.04%	52	 0.02%
 14:	5013	 1.98%	14	 0.01%
 15:	5323	 2.10%	16	 0.01%
 16:	0	 0.00%	38	 0.02%
 17:	0	 0.00%	44	 0.02%
 18:	0	 0.00%	23	 0.01%
 19:	0	 0.00%	45	 0.02%
 20:	0	 0.00%	1804	 0.73%



*** Completed Phase 1 route (0:00:19.1 987.3M) ***


Total length: 4.683e+07um, number of vias: 960895
M1(H) length: 0.000e+00um, number of vias: 469319
M2(V) length: 2.603e+07um, number of vias: 491576
M3(H) length: 2.080e+07um
*** Completed Phase 2 route (0:00:11.3 987.3M) ***

*** Finished all Phases (cpu=0:00:31.5 mem=987.3M) ***
Peak Memory Usage was 987.3M 
*** Finished trialRoute (cpu=0:00:33.8 mem=987.3M) ***

Extraction called for design 'bitcoinminer' of instances=155124 and nets=155667 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:02.0  MEM: 987.316M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 979.7M)
Number of Loop : 0
Start delay calculation (mem=979.738M)...
Delay calculation completed. (cpu=0:00:12.2 real=0:00:12.0 mem=987.383M 0)
*** CDM Built up (cpu=0:00:15.9  real=0:00:16.0  mem= 987.4M) ***
*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max cap violations:    21
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    47
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:03:51, Mem = 987.38M).

------------------------------------------------------------
     Summary (cpu=3.85min real=3.88min mem=987.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 80.516  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12938  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     21 (21)      |  -955.977  |     22 (22)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.435%
Routing Overflow: 15.06% H and 48.43% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:04, real = 0:04:06, mem = 987.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:06, real = 0:04:08, mem = 987.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 80.516  | 80.516  | 90.249  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  12938  |  6468   |  6479   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     21 (21)      |  -955.977  |     22 (22)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.435%
Routing Overflow: 15.06% H and 48.43% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:15, real = 0:04:18, mem = 987.4M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=987.4M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=987.4M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 987.383M)

Start to trace clock trees ...
*** Begin Tracer (mem=987.4M) ***
Tracing Clock clk ...
*** End Tracer (mem=988.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 987.383M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 6469
Nr.          Rising  Sync Pins  : 6469
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U4/YPAD)
Output_Pin: (U4/DI)
Output_Net: (nclk)   
**** CK_START: TopDown Tree Construction for nclk (6469-leaf) (mem=987.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 3 topdown clustering. 
Trig. Edge Skew=248[3923,4170] N6469 B422 G1 A1020(1019.5) L[11,11] C1/4 score=39533 cpu=0:01:03 mem=987M 

**** CK_END: TopDown Tree Construction for nclk (cpu=0:01:03, real=0:01:03, mem=987.4M)



**** CK_START: Update Database (mem=987.4M)
422 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.2, real=0:00:01.0, mem=987.4M)
**** CK_START: Macro Models Generation (mem=987.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.2, real=0:00:00.0, mem=987.4M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=987.4M)

Total 0 topdown clustering. 
Trig. Edge Skew=244[3934,4179] N1 B0 G2 A0(0.0) L[1,1] score=5021 cpu=0:00:00.0 mem=987M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=987.4M)



**** CK_START: Update Database (mem=987.4M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=987.4M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:06.7, real=0:00:06.0)
move report: preRPlace moves 3125 insts, mean move: 6.70 um, max move: 37.20 um
	max move on inst (I0/TX/FPS/U1002): (760.80, 741.00) --> (768.00, 771.00)
move report: rPlace moves 3125 insts, mean move: 6.70 um, max move: 37.20 um
	max move on inst (I0/TX/FPS/U1002): (760.80, 741.00) --> (768.00, 771.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        37.20 um
  inst (I0/TX/FPS/U1002) with max move: (760.8, 741) -> (768, 771)
  mean    (X+Y) =         6.70 um
Total instances moved : 3125
*** cpu=0:00:07.1   mem=959.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:07.9  MEM: 959.684M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 6469
Nr. of Buffer                  : 422
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/TX/FPS/buffer_reg[43]/CLK 4172.8(ps)
Min trig. edge delay at sink(R): I0/MIN/MHF1/genblk1[0].MCX/SHA1/M0/w_reg[48][26]/CLK 3926.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3926.2~4172.8(ps)      0~100000(ps)        
Fall Phase Delay               : 3766.6~4006.9(ps)      0~100000(ps)        
Trig. Edge Skew                : 246.6(ps)              300(ps)             
Rise Skew                      : 246.6(ps)              
Fall Skew                      : 240.3(ps)              
Max. Rise Buffer Tran.         : 398.5(ps)              400(ps)             
Max. Fall Buffer Tran.         : 396.8(ps)              400(ps)             
Max. Rise Sink Tran.           : 310.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 310.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 112(ps)                0(ps)               
Min. Fall Buffer Tran.         : 107.8(ps)              0(ps)               
Min. Rise Sink Tran.           : 229(ps)                0(ps)               
Min. Fall Sink Tran.           : 230.1(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.2)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 6469
Nr. of Buffer                  : 422
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/TX/FPS/buffer_reg[43]/CLK 4172.8(ps)
Min trig. edge delay at sink(R): I0/MIN/MHF1/genblk1[0].MCX/SHA1/M0/w_reg[48][26]/CLK 3926.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3926.2~4172.8(ps)      0~100000(ps)        
Fall Phase Delay               : 3766.6~4006.9(ps)      0~100000(ps)        
Trig. Edge Skew                : 246.6(ps)              300(ps)             
Rise Skew                      : 246.6(ps)              
Fall Skew                      : 240.3(ps)              
Max. Rise Buffer Tran.         : 398.5(ps)              400(ps)             
Max. Fall Buffer Tran.         : 396.8(ps)              400(ps)             
Max. Rise Sink Tran.           : 310.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 310.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 112(ps)                0(ps)               
Min. Fall Buffer Tran.         : 107.8(ps)              0(ps)               
Min. Rise Sink Tran.           : 229(ps)                0(ps)               
Min. Fall Sink Tran.           : 230.1(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.2)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.4 real=0:00:01.0 mem=959.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.4 real=0:00:01.0 mem=959.7M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 6469
Nr. of Buffer                  : 422
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/TX/FPS/buffer_reg[43]/CLK 4172.8(ps)
Min trig. edge delay at sink(R): I0/MIN/MHF1/genblk1[0].MCX/SHA1/M0/w_reg[48][26]/CLK 3926.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3926.2~4172.8(ps)      0~100000(ps)        
Fall Phase Delay               : 3766.6~4006.9(ps)      0~100000(ps)        
Trig. Edge Skew                : 246.6(ps)              300(ps)             
Rise Skew                      : 246.6(ps)              
Fall Skew                      : 240.3(ps)              
Max. Rise Buffer Tran.         : 398.5(ps)              400(ps)             
Max. Fall Buffer Tran.         : 396.8(ps)              400(ps)             
Max. Rise Sink Tran.           : 310.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 310.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 112(ps)                0(ps)               
Min. Fall Buffer Tran.         : 107.8(ps)              0(ps)               
Min. Rise Sink Tran.           : 229(ps)                0(ps)               
Min. Fall Sink Tran.           : 230.1(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.3)


*** End ckSynthesis (cpu=0:01:16, real=0:01:17, mem=959.7M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=959.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 424 nets with 1 extra space.
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.7 959.7M):
Est net length = 3.824e+07um = 1.888e+07H + 1.935e+07V
Usage: (68.9%H 90.0%V) = (2.138e+07um 3.220e+07um) = (1781389 1073249)
Obstruct: 8626 = 1112 (0.4%H) + 7514 (2.9%V)
Overflow: 208473 = 74817 (29.49% H) + 133656 (54.05% V)
Number obstruct path=1285 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:01.0 959.7M):
Usage: (68.9%H 90.0%V) = (2.140e+07um 3.219e+07um) = (1782997 1073156)
Overflow: 204555 = 69637 (27.45% H) + 134918 (54.56% V)

Phase 1c route (0:00:00.6 959.7M):
Usage: (68.9%H 90.1%V) = (2.138e+07um 3.224e+07um) = (1781117 1074803)
Overflow: 197377 = 63821 (25.16% H) + 133557 (54.01% V)

Phase 1d route (0:00:00.8 959.7M):
Usage: (69.3%H 91.3%V) = (2.153e+07um 3.269e+07um) = (1793593 1089516)
Overflow: 189277 = 56556 (22.29% H) + 132721 (53.67% V)

Phase 1e route (0:00:05.9 959.7M):
Usage: (75.3%H 95.1%V) = (2.353e+07um 3.403e+07um) = (1948300 1134308)
Overflow: 177778 = 45562 (17.96% H) + 132216 (53.47% V)

Phase 1f route (0:00:05.3 959.7M):
Usage: (77.1%H 95.7%V) = (2.416e+07um 3.425e+07um) = (1993774 1141574)
Overflow: 168366 = 42606 (16.79% H) + 125760 (50.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	4	 0.00%
 -7:	0	 0.00%	13	 0.01%
 -6:	0	 0.00%	74	 0.03%
 -5:	7	 0.00%	426	 0.17%
 -4:	100	 0.04%	2296	 0.93%
 -3:	1014	 0.40%	10242	 4.14%
 -2:	7737	 3.05%	30769	12.44%
 -1:	29692	11.70%	58735	23.75%
--------------------------------------
  0:	59080	23.29%	73110	29.56%
  1:	42195	16.63%	29601	11.97%
  2:	27392	10.80%	14195	 5.74%
  3:	19699	 7.77%	7678	 3.10%
  4:	15455	 6.09%	4085	 1.65%
  5:	12570	 4.95%	13836	 5.60%
  6:	10095	 3.98%	65	 0.03%
  7:	7104	 2.80%	25	 0.01%
  8:	4416	 1.74%	27	 0.01%
  9:	2722	 1.07%	27	 0.01%
 10:	3995	 1.57%	25	 0.01%
 11:	48	 0.02%	24	 0.01%
 12:	29	 0.01%	36	 0.01%
 13:	71	 0.03%	30	 0.01%
 14:	4990	 1.97%	22	 0.01%
 15:	5277	 2.08%	29	 0.01%
 16:	0	 0.00%	34	 0.01%
 17:	0	 0.00%	39	 0.02%
 18:	0	 0.00%	25	 0.01%
 19:	0	 0.00%	49	 0.02%
 20:	0	 0.00%	1765	 0.71%


Global route (cpu=14.3s real=15.0s 959.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (77.1%H 95.7%V) = (2.416e+07um 3.425e+07um) = (1993774 1141574)
Overflow: 168366 = 42606 (16.79% H) + 125760 (50.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	4	 0.00%
 -7:	0	 0.00%	13	 0.01%
 -6:	0	 0.00%	74	 0.03%
 -5:	7	 0.00%	426	 0.17%
 -4:	100	 0.04%	2296	 0.93%
 -3:	1014	 0.40%	10242	 4.14%
 -2:	7737	 3.05%	30769	12.44%
 -1:	29692	11.70%	58735	23.75%
--------------------------------------
  0:	59080	23.29%	73110	29.56%
  1:	42195	16.63%	29601	11.97%
  2:	27392	10.80%	14195	 5.74%
  3:	19699	 7.77%	7678	 3.10%
  4:	15455	 6.09%	4085	 1.65%
  5:	12570	 4.95%	13836	 5.60%
  6:	10095	 3.98%	65	 0.03%
  7:	7104	 2.80%	25	 0.01%
  8:	4416	 1.74%	27	 0.01%
  9:	2722	 1.07%	27	 0.01%
 10:	3995	 1.57%	25	 0.01%
 11:	48	 0.02%	24	 0.01%
 12:	29	 0.01%	36	 0.01%
 13:	71	 0.03%	30	 0.01%
 14:	4990	 1.97%	22	 0.01%
 15:	5277	 2.08%	29	 0.01%
 16:	0	 0.00%	34	 0.01%
 17:	0	 0.00%	39	 0.02%
 18:	0	 0.00%	25	 0.01%
 19:	0	 0.00%	49	 0.02%
 20:	0	 0.00%	1765	 0.71%



*** Completed Phase 1 route (0:00:15.4 959.7M) ***


Total length: 4.716e+07um, number of vias: 960406
M1(H) length: 0.000e+00um, number of vias: 470163
M2(V) length: 2.627e+07um, number of vias: 490243
M3(H) length: 2.089e+07um
*** Completed Phase 2 route (0:00:09.6 961.7M) ***

*** Finished all Phases (cpu=0:00:25.9 mem=961.7M) ***
Peak Memory Usage was 959.7M 
*** Finished trialRoute (cpu=0:00:27.6 mem=961.7M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=961.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 424 nets with 1 extra space.
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.7 967.5M):
Est net length = 3.824e+07um = 1.888e+07H + 1.935e+07V
Usage: (68.9%H 90.0%V) = (2.138e+07um 3.220e+07um) = (1781389 1073249)
Obstruct: 8626 = 1112 (0.4%H) + 7514 (2.9%V)
Overflow: 208473 = 74817 (29.49% H) + 133656 (54.05% V)
Number obstruct path=1285 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:01.2 967.5M):
Usage: (68.9%H 90.0%V) = (2.140e+07um 3.219e+07um) = (1782997 1073156)
Overflow: 204555 = 69637 (27.45% H) + 134918 (54.56% V)

Phase 1c route (0:00:00.8 967.5M):
Usage: (68.9%H 90.1%V) = (2.138e+07um 3.224e+07um) = (1781117 1074803)
Overflow: 197377 = 63821 (25.16% H) + 133557 (54.01% V)

Phase 1d route (0:00:00.9 967.5M):
Usage: (69.3%H 91.3%V) = (2.153e+07um 3.269e+07um) = (1793593 1089516)
Overflow: 189277 = 56556 (22.29% H) + 132721 (53.67% V)

Phase 1e route (0:00:06.0 967.5M):
Usage: (75.3%H 95.1%V) = (2.353e+07um 3.403e+07um) = (1948300 1134308)
Overflow: 177778 = 45562 (17.96% H) + 132216 (53.47% V)

Phase 1f route (0:00:05.3 967.5M):
Usage: (77.1%H 95.7%V) = (2.416e+07um 3.425e+07um) = (1993774 1141574)
Overflow: 168366 = 42606 (16.79% H) + 125760 (50.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	4	 0.00%
 -7:	0	 0.00%	13	 0.01%
 -6:	0	 0.00%	74	 0.03%
 -5:	7	 0.00%	426	 0.17%
 -4:	100	 0.04%	2296	 0.93%
 -3:	1014	 0.40%	10242	 4.14%
 -2:	7737	 3.05%	30769	12.44%
 -1:	29692	11.70%	58735	23.75%
--------------------------------------
  0:	59080	23.29%	73110	29.56%
  1:	42195	16.63%	29601	11.97%
  2:	27392	10.80%	14195	 5.74%
  3:	19699	 7.77%	7678	 3.10%
  4:	15455	 6.09%	4085	 1.65%
  5:	12570	 4.95%	13836	 5.60%
  6:	10095	 3.98%	65	 0.03%
  7:	7104	 2.80%	25	 0.01%
  8:	4416	 1.74%	27	 0.01%
  9:	2722	 1.07%	27	 0.01%
 10:	3995	 1.57%	25	 0.01%
 11:	48	 0.02%	24	 0.01%
 12:	29	 0.01%	36	 0.01%
 13:	71	 0.03%	30	 0.01%
 14:	4990	 1.97%	22	 0.01%
 15:	5277	 2.08%	29	 0.01%
 16:	0	 0.00%	34	 0.01%
 17:	0	 0.00%	39	 0.02%
 18:	0	 0.00%	25	 0.01%
 19:	0	 0.00%	49	 0.02%
 20:	0	 0.00%	1765	 0.71%


Global route (cpu=15.0s real=15.0s 967.5M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (77.1%H 95.7%V) = (2.416e+07um 3.425e+07um) = (1993774 1141574)
Overflow: 168366 = 42606 (16.79% H) + 125760 (50.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	4	 0.00%
 -7:	0	 0.00%	13	 0.01%
 -6:	0	 0.00%	74	 0.03%
 -5:	7	 0.00%	426	 0.17%
 -4:	100	 0.04%	2296	 0.93%
 -3:	1014	 0.40%	10242	 4.14%
 -2:	7737	 3.05%	30769	12.44%
 -1:	29692	11.70%	58735	23.75%
--------------------------------------
  0:	59080	23.29%	73110	29.56%
  1:	42195	16.63%	29601	11.97%
  2:	27392	10.80%	14195	 5.74%
  3:	19699	 7.77%	7678	 3.10%
  4:	15455	 6.09%	4085	 1.65%
  5:	12570	 4.95%	13836	 5.60%
  6:	10095	 3.98%	65	 0.03%
  7:	7104	 2.80%	25	 0.01%
  8:	4416	 1.74%	27	 0.01%
  9:	2722	 1.07%	27	 0.01%
 10:	3995	 1.57%	25	 0.01%
 11:	48	 0.02%	24	 0.01%
 12:	29	 0.01%	36	 0.01%
 13:	71	 0.03%	30	 0.01%
 14:	4990	 1.97%	22	 0.01%
 15:	5277	 2.08%	29	 0.01%
 16:	0	 0.00%	34	 0.01%
 17:	0	 0.00%	39	 0.02%
 18:	0	 0.00%	25	 0.01%
 19:	0	 0.00%	49	 0.02%
 20:	0	 0.00%	1765	 0.71%



*** Completed Phase 1 route (0:00:17.1 961.7M) ***


Total length: 4.716e+07um, number of vias: 960406
M1(H) length: 0.000e+00um, number of vias: 470163
M2(V) length: 2.627e+07um, number of vias: 490243
M3(H) length: 2.089e+07um
*** Completed Phase 2 route (0:00:09.7 961.7M) ***

*** Finished all Phases (cpu=0:00:27.6 mem=961.7M) ***
Peak Memory Usage was 967.5M 
*** Finished trialRoute (cpu=0:00:29.8 mem=961.7M) ***

Extraction called for design 'bitcoinminer' of instances=155546 and nets=156089 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 961.691M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.348  | 79.348  | 94.283  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  12938  |  6468   |  6479   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     23 (23)      |  -955.978  |     23 (23)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.605%
Routing Overflow: 16.79% H and 50.86% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 56.84 sec
Total Real time: 58.0 sec
Total Memory Usage: 990.390625 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'bitcoinminer' of instances=155546 and nets=156089 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:05.0  MEM: 990.391M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 961.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=961.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=961.7M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:34:56, mem=961.7M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 982.7M)
Number of Loop : 0
Start delay calculation (mem=982.746M)...
Delay calculation completed. (cpu=0:00:10.2 real=0:00:10.0 mem=990.133M 0)
*** CDM Built up (cpu=0:00:14.3  real=0:00:14.0  mem= 990.1M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -4.197 ns 
 TNS         : -8.200 ns 
 Viol paths  : 2 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:21.9, REAL=0:00:22.0, totSessionCpu=0:35:18, mem=1014.4M)
Setting analysis mode to setup ...
Info: 4 io nets excluded
Info: 424 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   77.574 ns     77.574 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 77.574 ns 
 reg2reg WS  : 77.574 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 77.574 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:49.5, REAL=0:00:49.0, totSessionCpu=0:35:46, mem=1018.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 77.574  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12938  |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -4.197  |
|           TNS (ns):| -1018.6 |
|    Violating Paths:|  1150   |
|          All Paths:|  12938  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     70 (70)      |  -956.041  |     70 (70)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.605%
------------------------------------------------------------
Info: 4 io nets excluded
Info: 424 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:52.8, REAL=0:00:52.0, totSessionCpu=0:35:49, mem=1015.7M)
Density before buffering = 0.606 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U6/YPAD net serial_in
Iter 0: Hold WNS: -4.197 Hold TNS: -8.200 #Viol Endpoints: 2 CPU: 0:18:51
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 98 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U6/YPAD net serial_in
Iter 1: Hold WNS: -3.758 Hold TNS: -7.319 #Viol Endpoints: 2 CPU: 0:18:51
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 100 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: I0/RX/I1/sync_phase_reg/D net I0/RX/FE_PHN12450_nserial_in
Iter 2: Hold WNS: -3.432 Hold TNS: -6.675 #Viol Endpoints: 2 CPU: 0:18:52
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 56 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U5/YPAD net n_rst
Iter 3: Hold WNS: -3.180 Hold TNS: -5.713 #Viol Endpoints: 2 CPU: 0:18:53
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 56 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U5/YPAD net n_rst
Iter 4: Hold WNS: -3.180 Hold TNS: -4.730 #Viol Endpoints: 2 CPU: 0:18:53
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 48 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U5/YPAD net n_rst
Iter 5: Hold WNS: -3.180 Hold TNS: -3.726 #Viol Endpoints: 2 CPU: 0:18:54
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 52 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U5/YPAD net n_rst
Iter 6: Hold WNS: -3.180 Hold TNS: -2.743 #Viol Endpoints: 2 CPU: 0:18:55
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 44 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U5/YPAD net n_rst
Iter 7: Hold WNS: -3.180 Hold TNS: -1.745 #Viol Endpoints: 2 CPU: 0:18:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 26 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U5/YPAD net n_rst
Iter 8: Hold WNS: -3.180 Hold TNS: -0.746 #Viol Endpoints: 2 CPU: 0:18:56
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 28 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U5/YPAD net n_rst
Iter 9: Hold WNS: -3.180 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:18:57
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U5/YPAD net n_rst
Iter 10: Hold WNS: -3.180 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:18:57
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.017 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/RX/I1/sync_phase_reg/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 77.574 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][2]/D 
--------------------------------------------------- 
Worst hold path end point: U5/YPAD net n_rst
Iter 0: Hold WNS: -3.180 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:18:58
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U5/YPAD net n_rst
Iter 1: Hold WNS: -3.180 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:18:59
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.017 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/RX/I1/sync_phase_reg/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 77.574 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][2]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.017 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/RX/I1/sync_phase_reg/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 77.574 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][2]/D 
--------------------------------------------------- 
Density after buffering = 0.606 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 16 nets for commit
*info: Added a total of 16 cells to fix/reduce hold violation
*info:
*info:           11 cells of type 'CLKBUF3' used
*info:            5 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:01:07, REAL=0:01:07, totSessionCpu=0:36:03, mem=999.2M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:04.9, real=0:00:04.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:05.4   mem=1011.9M  mem(used)=12.7M***
Ripped up 0 affected routes.
Total net length = 3.338e+07 (1.557e+07 1.780e+07) (ext = 0.000e+00)
default core: bins with density >  0.75 = 0.832 % ( 8 / 961 )
*** Starting trialRoute (mem=1004.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 424 nets with 1 extra space.
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.8 1004.3M):
Est net length = 3.824e+07um = 1.889e+07H + 1.936e+07V
Usage: (68.9%H 90.0%V) = (2.138e+07um 3.220e+07um) = (1781550 1073336)
Obstruct: 8626 = 1112 (0.4%H) + 7514 (2.9%V)
Overflow: 208479 = 74818 (29.49% H) + 133661 (54.05% V)
Number obstruct path=1285 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:01.4 1006.8M):
Usage: (68.9%H 90.0%V) = (2.140e+07um 3.220e+07um) = (1783157 1073242)
Overflow: 204565 = 69639 (27.45% H) + 134926 (54.56% V)

Phase 1c route (0:00:00.8 1006.8M):
Usage: (68.9%H 90.1%V) = (2.138e+07um 3.225e+07um) = (1781278 1074886)
Overflow: 197384 = 63822 (25.16% H) + 133562 (54.01% V)

Phase 1d route (0:00:01.0 1006.8M):
Usage: (69.3%H 91.4%V) = (2.153e+07um 3.269e+07um) = (1793755 1089601)
Overflow: 189268 = 56558 (22.29% H) + 132710 (53.67% V)

Phase 1e route (0:00:05.7 1007.3M):
Usage: (75.3%H 95.1%V) = (2.351e+07um 3.404e+07um) = (1947132 1134476)
Overflow: 177602 = 45303 (17.86% H) + 132299 (53.50% V)

Phase 1f route (0:00:05.2 1007.3M):
Usage: (77.1%H 95.7%V) = (2.416e+07um 3.426e+07um) = (1994170 1141622)
Overflow: 168433 = 42475 (16.74% H) + 125958 (50.94% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	4	 0.00%
 -7:	0	 0.00%	16	 0.01%
 -6:	0	 0.00%	74	 0.03%
 -5:	7	 0.00%	406	 0.16%
 -4:	100	 0.04%	2301	 0.93%
 -3:	965	 0.38%	10278	 4.16%
 -2:	7688	 3.03%	30591	12.37%
 -1:	29715	11.71%	59149	23.92%
--------------------------------------
  0:	59701	23.53%	72857	29.46%
  1:	41890	16.51%	29595	11.97%
  2:	27376	10.79%	14221	 5.75%
  3:	19488	 7.68%	7599	 3.07%
  4:	15198	 5.99%	4203	 1.70%
  5:	12764	 5.03%	13759	 5.56%
  6:	9965	 3.93%	59	 0.02%
  7:	7084	 2.79%	21	 0.01%
  8:	4565	 1.80%	33	 0.01%
  9:	2977	 1.17%	33	 0.01%
 10:	3804	 1.50%	23	 0.01%
 11:	26	 0.01%	38	 0.02%
 12:	62	 0.02%	19	 0.01%
 13:	84	 0.03%	29	 0.01%
 14:	4990	 1.97%	26	 0.01%
 15:	5239	 2.07%	33	 0.01%
 16:	0	 0.00%	26	 0.01%
 17:	0	 0.00%	32	 0.01%
 18:	0	 0.00%	48	 0.02%
 19:	0	 0.00%	18	 0.01%
 20:	0	 0.00%	1795	 0.73%


Global route (cpu=15.1s real=15.0s 1004.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (77.1%H 95.7%V) = (2.416e+07um 3.426e+07um) = (1994170 1141622)
Overflow: 168433 = 42475 (16.74% H) + 125958 (50.94% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	4	 0.00%
 -7:	0	 0.00%	16	 0.01%
 -6:	0	 0.00%	74	 0.03%
 -5:	7	 0.00%	406	 0.16%
 -4:	100	 0.04%	2301	 0.93%
 -3:	965	 0.38%	10278	 4.16%
 -2:	7688	 3.03%	30591	12.37%
 -1:	29715	11.71%	59149	23.92%
--------------------------------------
  0:	59701	23.53%	72857	29.46%
  1:	41890	16.51%	29595	11.97%
  2:	27376	10.79%	14221	 5.75%
  3:	19488	 7.68%	7599	 3.07%
  4:	15198	 5.99%	4203	 1.70%
  5:	12764	 5.03%	13759	 5.56%
  6:	9965	 3.93%	59	 0.02%
  7:	7084	 2.79%	21	 0.01%
  8:	4565	 1.80%	33	 0.01%
  9:	2977	 1.17%	33	 0.01%
 10:	3804	 1.50%	23	 0.01%
 11:	26	 0.01%	38	 0.02%
 12:	62	 0.02%	19	 0.01%
 13:	84	 0.03%	29	 0.01%
 14:	4990	 1.97%	26	 0.01%
 15:	5239	 2.07%	33	 0.01%
 16:	0	 0.00%	26	 0.01%
 17:	0	 0.00%	32	 0.01%
 18:	0	 0.00%	48	 0.02%
 19:	0	 0.00%	18	 0.01%
 20:	0	 0.00%	1795	 0.73%



*** Completed Phase 1 route (0:00:17.4 1004.3M) ***


Total length: 4.716e+07um, number of vias: 960409
M1(H) length: 0.000e+00um, number of vias: 470195
M2(V) length: 2.627e+07um, number of vias: 490214
M3(H) length: 2.089e+07um
*** Completed Phase 2 route (0:00:10.0 1004.3M) ***

*** Finished all Phases (cpu=0:00:28.3 mem=1004.3M) ***
Peak Memory Usage was 1004.3M 
*** Finished trialRoute (cpu=0:00:30.7 mem=1004.3M) ***

Extraction called for design 'bitcoinminer' of instances=155562 and nets=156105 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 975.566M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 996.6M)
Number of Loop : 0
Start delay calculation (mem=996.621M)...
Delay calculation completed. (cpu=0:00:10.4 real=0:00:11.0 mem=1004.266M 0)
*** CDM Built up (cpu=0:00:14.6  real=0:00:15.0  mem= 1004.3M) ***
**optDesign ... cpu = 0:02:06, real = 0:02:05, mem = 1004.3M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:10, real = 0:02:10, mem = 1004.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 77.781  | 77.781  | 90.979  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  12938  |  6468   |  6479   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.160  |  0.476  | -3.160  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -21.046 |  0.000  | -21.046 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    7    |    0    |    7    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  12938  |  6468   |  6479   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     79 (79)      |  -956.041  |     79 (79)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.622%
Routing Overflow: 16.74% H and 50.94% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:39, real = 0:02:40, mem = 975.6M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 975.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=975.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=975.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 77.781  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12938  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     79 (79)      |  -956.041  |     79 (79)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.622%
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1004.3M **
*** Starting optimizing excluded clock nets MEM= 1004.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1004.3M) ***
*** Starting optimizing excluded clock nets MEM= 1004.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1004.3M) ***
*info: Start fixing DRV (Mem = 1004.27M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (1004.3M)
*info: 4 io nets excluded
*info: 424 clock nets excluded
*info: 2 special nets excluded.
*info: 553 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.0, MEM=1004.3M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.606221
Start fixing design rules ... (0:00:02.0 1010.4M)
Done fixing design rule (0:00:14.1 1016.8M)

Summary:
1241 buffers added on 814 nets (with 854 drivers resized)

Density after buffering = 0.610552
default core: bins with density >  0.75 = 0.937 % ( 9 / 961 )
RPlace: Density =1.028000, incremental np is triggered.
default core: bins with density >  0.75 = 1.46 % ( 14 / 961 )
RPlace postIncrNP: Density = 1.028000 -> 0.961039.
*** cpu time = 0:00:14.7.
move report: incrNP moves 3571 insts, mean move: 174.72 um, max move: 3375.60 um
	max move on inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/M0/FE_OFCC12387_w_38__27_): (398.40, 9171.00) --> (3384.00, 8781.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:11.5, real=0:00:12.0)
move report: preRPlace moves 4040 insts, mean move: 6.24 um, max move: 99.60 um
	max move on inst (FE_OFC11317_nserial_out): (1132.80, 381.00) --> (1142.40, 471.00)
Placement tweakage begins.
wire length = 3.427e+07 = 1.592e+07 H + 1.835e+07 V
wire length = 3.430e+07 = 1.595e+07 H + 1.835e+07 V
Placement tweakage ends.
move report: wireLenOpt moves 5532 insts, mean move: 18.98 um, max move: 108.00 um
	max move on inst (I0/MIN/MHF1/genblk1[0].MCX/SHA1/M0/FE_OFC13156_w_12__22_): (8616.00, 1101.00) --> (8724.00, 1101.00)
move report: rPlace moves 7764 insts, mean move: 15.23 um, max move: 110.40 um
	max move on inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/M0/FE_OFC12577_w_41__17_): (1070.40, 7011.00) --> (1180.80, 7011.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =      3411.60 um
  inst (I0/MIN/MHF1/genblk1[0].MCX/SHA2/M0/FE_OFCC12387_w_38__27_) with max move: (398.4, 9171) -> (3420, 8781)
  mean    (X+Y) =        79.44 um
Total instances flipped for WireLenOpt: 281
Total instances flipped, including legalization: 659
Total instances moved : 8905
*** cpu=0:00:20.5   mem=1012.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:58.3 1009.8M)

*** Starting trialRoute (mem=1009.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 424 nets with 1 extra space.
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.9 1015.7M):
Est net length = 3.847e+07um = 1.904e+07H + 1.943e+07V
Usage: (69.4%H 90.4%V) = (2.154e+07um 3.234e+07um) = (1794869 1077881)
Obstruct: 8646 = 1112 (0.4%H) + 7534 (3.0%V)
Overflow: 211728 = 76688 (30.23% H) + 135039 (54.61% V)
Number obstruct path=1283 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:01.7 1015.7M):
Usage: (69.5%H 90.4%V) = (2.156e+07um 3.233e+07um) = (1796518 1077823)
Overflow: 207472 = 71070 (28.01% H) + 136402 (55.16% V)

Phase 1c route (0:00:00.9 1015.7M):
Usage: (69.4%H 90.5%V) = (2.154e+07um 3.238e+07um) = (1794528 1079438)
Overflow: 200256 = 65119 (25.67% H) + 135137 (54.65% V)

Phase 1d route (0:00:01.2 1015.7M):
Usage: (69.9%H 91.7%V) = (2.169e+07um 3.283e+07um) = (1807173 1094195)
Overflow: 191737 = 57396 (22.62% H) + 134341 (54.33% V)

Phase 1e route (0:00:06.1 1015.7M):
Usage: (75.4%H 95.3%V) = (2.354e+07um 3.411e+07um) = (1949809 1136938)
Overflow: 180066 = 46481 (18.32% H) + 133585 (54.02% V)

Phase 1f route (0:00:05.5 1015.7M):
Usage: (77.2%H 96.0%V) = (2.418e+07um 3.434e+07um) = (1996736 1144467)
Overflow: 171225 = 43771 (17.25% H) + 127454 (51.55% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	6	 0.00%
 -7:	0	 0.00%	15	 0.01%
 -6:	0	 0.00%	84	 0.03%
 -5:	11	 0.00%	454	 0.18%
 -4:	131	 0.05%	2420	 0.98%
 -3:	1179	 0.46%	10596	 4.29%
 -2:	8159	 3.22%	31002	12.54%
 -1:	29904	11.79%	59140	23.92%
--------------------------------------
  0:	59626	23.50%	72701	29.40%
  1:	42143	16.61%	28901	11.69%
  2:	27013	10.65%	14037	 5.68%
  3:	19135	 7.54%	7764	 3.14%
  4:	14686	 5.79%	4133	 1.67%
  5:	12346	 4.87%	13766	 5.57%
  6:	10034	 3.96%	43	 0.02%
  7:	7169	 2.83%	47	 0.02%
  8:	4729	 1.86%	29	 0.01%
  9:	2909	 1.15%	28	 0.01%
 10:	4026	 1.59%	26	 0.01%
 11:	111	 0.04%	27	 0.01%
 12:	68	 0.03%	42	 0.02%
 13:	51	 0.02%	26	 0.01%
 14:	4911	 1.94%	23	 0.01%
 15:	5347	 2.11%	13	 0.01%
 16:	0	 0.00%	20	 0.01%
 17:	0	 0.00%	22	 0.01%
 18:	0	 0.00%	40	 0.02%
 19:	0	 0.00%	60	 0.02%
 20:	0	 0.00%	1801	 0.73%


Global route (cpu=16.3s real=16.0s 1015.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (77.2%H 96.0%V) = (2.418e+07um 3.434e+07um) = (1996736 1144467)
Overflow: 171225 = 43771 (17.25% H) + 127454 (51.55% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	6	 0.00%
 -7:	0	 0.00%	15	 0.01%
 -6:	0	 0.00%	84	 0.03%
 -5:	11	 0.00%	454	 0.18%
 -4:	131	 0.05%	2420	 0.98%
 -3:	1179	 0.46%	10596	 4.29%
 -2:	8159	 3.22%	31002	12.54%
 -1:	29904	11.79%	59140	23.92%
--------------------------------------
  0:	59626	23.50%	72701	29.40%
  1:	42143	16.61%	28901	11.69%
  2:	27013	10.65%	14037	 5.68%
  3:	19135	 7.54%	7764	 3.14%
  4:	14686	 5.79%	4133	 1.67%
  5:	12346	 4.87%	13766	 5.57%
  6:	10034	 3.96%	43	 0.02%
  7:	7169	 2.83%	47	 0.02%
  8:	4729	 1.86%	29	 0.01%
  9:	2909	 1.15%	28	 0.01%
 10:	4026	 1.59%	26	 0.01%
 11:	111	 0.04%	27	 0.01%
 12:	68	 0.03%	42	 0.02%
 13:	51	 0.02%	26	 0.01%
 14:	4911	 1.94%	23	 0.01%
 15:	5347	 2.11%	13	 0.01%
 16:	0	 0.00%	20	 0.01%
 17:	0	 0.00%	22	 0.01%
 18:	0	 0.00%	40	 0.02%
 19:	0	 0.00%	60	 0.02%
 20:	0	 0.00%	1801	 0.73%



*** Completed Phase 1 route (0:00:18.9 1009.8M) ***


Total length: 4.724e+07um, number of vias: 963094
M1(H) length: 0.000e+00um, number of vias: 472677
M2(V) length: 2.632e+07um, number of vias: 490417
M3(H) length: 2.091e+07um
*** Completed Phase 2 route (0:00:12.9 1009.8M) ***

*** Finished all Phases (cpu=0:00:32.8 mem=1009.8M) ***
Peak Memory Usage was 1015.7M 
*** Finished trialRoute (cpu=0:00:35.4 mem=1009.8M) ***

Extraction called for design 'bitcoinminer' of instances=156803 and nets=157346 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1009.816M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.6, MEM = 1001.9M)
Number of Loop : 0
Start delay calculation (mem=1001.879M)...
Delay calculation completed. (cpu=0:00:23.8 real=0:00:24.0 mem=1009.559M 0)
*** CDM Built up (cpu=0:00:33.6  real=0:00:33.0  mem= 1009.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    93
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    79
*info:   Prev Max tran violations:   0
*info: early stop due to increased DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (1009.6M)
*info: 4 io nets excluded
*info: 424 clock nets excluded
*info: 2 special nets excluded.
*info: 553 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.2, MEM=1009.6M) ***
Start fixing design rules ... (0:00:02.2 1009.6M)
Done fixing design rule (0:00:12.7 1016.7M)

Summary:
550 buffers added on 550 nets (with 0 driver resized)

Density after buffering = 0.613405
default core: bins with density >  0.75 = 1.66 % ( 16 / 961 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:07.9, real=0:00:08.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:08.7   mem=1022.7M  mem(used)=1.4M***
*** Completed dpFixDRCViolation (0:00:28.5 1016.7M)

*** Starting trialRoute (mem=1016.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 424 nets with 1 extra space.
routingBox: (1200 1500) (9990000 9970500)
coreBox:    (350400 351000) (9641700 9621000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:01.6 1022.6M):
Est net length = 3.898e+07um = 1.939e+07H + 1.959e+07V
Usage: (70.5%H 90.9%V) = (2.190e+07um 3.252e+07um) = (1824694 1084144)
Obstruct: 8646 = 1112 (0.4%H) + 7534 (3.0%V)
Overflow: 215350 = 78791 (31.06% H) + 136559 (55.23% V)
Number obstruct path=1255 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:02.6 1022.6M):
Usage: (70.6%H 90.9%V) = (2.192e+07um 3.252e+07um) = (1826206 1084015)
Overflow: 210505 = 72378 (28.53% H) + 138127 (55.86% V)

Phase 1c route (0:00:01.5 1022.6M):
Usage: (70.5%H 91.0%V) = (2.190e+07um 3.257e+07um) = (1824274 1085673)
Overflow: 203367 = 66577 (26.24% H) + 136790 (55.32% V)

Phase 1d route (0:00:02.0 1022.6M):
Usage: (71.0%H 92.3%V) = (2.205e+07um 3.303e+07um) = (1837394 1100861)
Overflow: 193769 = 57739 (22.76% H) + 136030 (55.01% V)

Phase 1e route (0:00:06.1 1022.6M):
Usage: (75.6%H 95.5%V) = (2.361e+07um 3.419e+07um) = (1954764 1139548)
Overflow: 179951 = 45775 (18.04% H) + 134176 (54.26% V)

Phase 1f route (0:00:05.6 1022.6M):
Usage: (77.3%H 96.1%V) = (2.421e+07um 3.439e+07um) = (1998853 1146134)
Overflow: 171425 = 43248 (17.05% H) + 128177 (51.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	7	 0.00%
 -7:	0	 0.00%	16	 0.01%
 -6:	0	 0.00%	87	 0.04%
 -5:	8	 0.00%	420	 0.17%
 -4:	116	 0.05%	2262	 0.91%
 -3:	1050	 0.41%	10577	 4.28%
 -2:	7676	 3.03%	31528	12.75%
 -1:	30324	11.95%	59531	24.08%
--------------------------------------
  0:	60526	23.86%	72242	29.22%
  1:	41854	16.50%	28806	11.65%
  2:	26988	10.64%	14038	 5.68%
  3:	18993	 7.49%	7801	 3.15%
  4:	15043	 5.93%	3949	 1.60%
  5:	12258	 4.83%	13757	 5.56%
  6:	9828	 3.87%	52	 0.02%
  7:	7064	 2.78%	27	 0.01%
  8:	4514	 1.78%	19	 0.01%
  9:	3065	 1.21%	37	 0.01%
 10:	3904	 1.54%	35	 0.01%
 11:	60	 0.02%	44	 0.02%
 12:	18	 0.01%	20	 0.01%
 13:	49	 0.02%	39	 0.02%
 14:	4945	 1.95%	17	 0.01%
 15:	5405	 2.13%	14	 0.01%
 16:	0	 0.00%	16	 0.01%
 17:	0	 0.00%	65	 0.03%
 18:	0	 0.00%	30	 0.01%
 19:	0	 0.00%	43	 0.02%
 20:	0	 0.00%	1787	 0.72%


Global route (cpu=19.4s real=19.0s 1022.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (77.3%H 96.1%V) = (2.421e+07um 3.439e+07um) = (1998853 1146134)
Overflow: 171425 = 43248 (17.05% H) + 128177 (51.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	7	 0.00%
 -7:	0	 0.00%	16	 0.01%
 -6:	0	 0.00%	87	 0.04%
 -5:	8	 0.00%	420	 0.17%
 -4:	116	 0.05%	2262	 0.91%
 -3:	1050	 0.41%	10577	 4.28%
 -2:	7676	 3.03%	31528	12.75%
 -1:	30324	11.95%	59531	24.08%
--------------------------------------
  0:	60526	23.86%	72242	29.22%
  1:	41854	16.50%	28806	11.65%
  2:	26988	10.64%	14038	 5.68%
  3:	18993	 7.49%	7801	 3.15%
  4:	15043	 5.93%	3949	 1.60%
  5:	12258	 4.83%	13757	 5.56%
  6:	9828	 3.87%	52	 0.02%
  7:	7064	 2.78%	27	 0.01%
  8:	4514	 1.78%	19	 0.01%
  9:	3065	 1.21%	37	 0.01%
 10:	3904	 1.54%	35	 0.01%
 11:	60	 0.02%	44	 0.02%
 12:	18	 0.01%	20	 0.01%
 13:	49	 0.02%	39	 0.02%
 14:	4945	 1.95%	17	 0.01%
 15:	5405	 2.13%	14	 0.01%
 16:	0	 0.00%	16	 0.01%
 17:	0	 0.00%	65	 0.03%
 18:	0	 0.00%	30	 0.01%
 19:	0	 0.00%	43	 0.02%
 20:	0	 0.00%	1787	 0.72%



*** Completed Phase 1 route (0:00:22.6 1016.7M) ***


Total length: 4.730e+07um, number of vias: 964361
M1(H) length: 0.000e+00um, number of vias: 473777
M2(V) length: 2.636e+07um, number of vias: 490584
M3(H) length: 2.094e+07um
*** Completed Phase 2 route (0:00:10.7 1016.7M) ***

*** Finished all Phases (cpu=0:00:34.6 mem=1016.7M) ***
Peak Memory Usage was 1022.6M 
*** Finished trialRoute (cpu=0:00:38.6 mem=1016.7M) ***

Extraction called for design 'bitcoinminer' of instances=157353 and nets=157896 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design bitcoinminer.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 1016.746M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.6, MEM = 1009.1M)
Number of Loop : 0
Start delay calculation (mem=1009.066M)...
Delay calculation completed. (cpu=0:00:15.6 real=0:00:15.0 mem=1016.746M 0)
*** CDM Built up (cpu=0:00:26.0  real=0:00:26.0  mem= 1016.7M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    29
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    93
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:03:55, Mem = 1016.75M).

------------------------------------------------------------
     Summary (cpu=3.91min real=3.92min mem=1016.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.246  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  12938  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     29 (29)      |  -958.789  |     29 (29)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.341%
Routing Overflow: 17.05% H and 51.84% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:31, real = 0:04:32, mem = 1016.7M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:38, real = 0:04:39, mem = 1016.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.246  | 79.246  | 91.001  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  12938  |  6468   |  6479   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     29 (29)      |  -958.789  |     29 (29)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.341%
Routing Overflow: 17.05% H and 51.84% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:54, real = 0:04:55, mem = 1016.7M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...
..........|..........|..........|..........|..........|
..........|.........
Total number of adjacent register pair is 696795.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 6469
Nr. of Buffer                  : 422
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/RX/I6/parallel_out_reg[167]/CLK 4307.6(ps)
Min trig. edge delay at sink(R): I0/MIN/MHF1/genblk1[0].MCX/SHA1/M0/w_reg[38][21]/CLK 3901.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3901.6~4307.6(ps)      0~100000(ps)        
Fall Phase Delay               : 3730.8~4124.5(ps)      0~100000(ps)        
Trig. Edge Skew                : 406(ps)                300(ps)             
Rise Skew                      : 406(ps)                
Fall Skew                      : 393.7(ps)              
Max. Rise Buffer Tran.         : 456.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 454.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 379.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 379.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 116.4(ps)              0(ps)               
Min. Fall Buffer Tran.         : 112.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 250.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 252(ps)                0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 696795                 

Max. Local Skew                : 325.9(ps)              
  I0/MIN/MHF1/genblk1[0].MCX/SHA2/M0/w_reg[35][13]/CLK(R)->
  I0/MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:09.1)


*** End reportClockTree (cpu=0:00:09.2, real=0:00:10.0, mem=1073.0M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 462421 filler insts (cell FILL / prefix FILLER).
*INFO: Total 462421 filler insts added - prefix FILLER (CPU: 0:00:10.5).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon May  4 20:43:34 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Project/ECE337Project
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.12.2.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_14831.conf) srouteConnectPowerBump set to false
(from .sroute_14831.conf) routeSpecial set to true
(from .sroute_14831.conf) srouteFollowCorePinEnd set to 3
(from .sroute_14831.conf) srouteFollowPadPin set to true
(from .sroute_14831.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_14831.conf) sroutePadPinAllPorts set to true
(from .sroute_14831.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1625.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 33 used
Read in 619774 components
  619730 core components: 0 unplaced, 612839 placed, 6891 fixed
  40 pad components: 0 unplaced, 1 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 4 logical pins
Read in 4 nets
Read in 2 special nets, 2 routed
Read in 1239462 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 2 seconds
CPU time for FollowPin 2 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:12, real: 0:00:11, peak: 1897.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...


sroute: Total CPU time used = 0:0:27
sroute: Total Real time used = 0:0:28
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 1236.64 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Mon May  4 20:43:56 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin serial_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN clk in CELL_VIEW bitcoinminer,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW bitcoinminer,init does not have physical port
#WARNING (NRDB-733) PIN serial_in in CELL_VIEW bitcoinminer,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Mon May  4 20:44:20 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon May  4 20:44:23 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       65536      84.11%
#  Metal 2        V       65536       1.40%
#  Metal 3        H       65536       1.46%
#  ------------------------------------------
#  Total                 196608      28.99%
#
#  424 nets (0.27%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1412.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1420.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1420.00 (Mb)
#
#start global routing iteration 3...
#WARNING (NRGR-75) Pin DO of instance U3 (net FE_OFCN13760_FE_OFN13622_nserial_out) around (14.549000, -0.001000) is originally off x min feature grid (=0.150000) or y min feature grid (=0.150000)
#WARNING (NRGR-59) Pin DO of instance U3 (cell PADOUT,abstract) is not accessible. NanoRoute will continue. But the pin is not accessible and will result in an open net. To correct this problem please check the manufacturing grid, placement and pin shape.
#WARNING (NRGR-178) Internal error in trying to handle out-of-range Pin conn @ (-2147469.399 2147483.497 -2147469.099 -2147483.499) in routing scope (-0.151 -0.151 9991.799 9971.099). Report to Cadence.
#WARNING (NRGR-58) open net found. no geo on pin DO (inst U3) of net FE_OFCN13760_FE_OFN13622_nserial_out
#WARNING (NRGR-62) NET FE_OFCN13760_FE_OFN13622_nserial_out is a open net.
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1463.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:02:38, elapsed time = 00:02:39, memory = 1463.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-4)         (5-8)        (9-12)       (13-16)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    263(1.11%)     33(0.14%)      0(0.00%)      0(0.00%)   (1.25%)
#   Metal 2  24547(38.0%)  10056(15.6%)   1188(1.84%)     51(0.08%)   (55.5%)
#   Metal 3  23198(35.9%)   1078(1.67%)      0(0.00%)      0(0.00%)   (37.6%)
#  --------------------------------------------------------------------------
#     Total  48008(31.4%)  11167(7.30%)   1188(0.78%)     51(0.03%)   (39.5%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 16
#
#Complete Global Routing.
#There is 1 open net. Please refer to Encounter User Guide for details of open net messages and possible root causes. After resolving it re-run globalDetailRoute command. 
#List of open nets :
#    FE_OFCN13760_FE_OFN13622_nserial_out  (2)
#
#Total wire length = 46090906 um.
#Total half perimeter of net bounding box = 35226370 um.
#Total wire length on LAYER metal1 = 513629 um.
#Total wire length on LAYER metal2 = 21697882 um.
#Total wire length on LAYER metal3 = 23879395 um.
#Total number of vias = 670478
#Up-Via Summary (total 670478):
#           
#-----------------------
#  Metal 1       369118
#  Metal 2       301360
#-----------------------
#                670478 
#
#Max overcon = 16 tracks.
#Total overcon = 39.51%.
#Worst layer Gcell overcon rate = 55.47%.
#Cpu time = 00:03:44
#Elapsed time = 00:03:45
#Increased memory = 7.00 (Mb)
#Total memory = 1397.00 (Mb)
#Peak memory = 1466.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
**INFO (INTERRUPT): The current command will stop at next legal exit point.
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Encounter ...
Encounter terminated by user interrupt.
*** Memory pool thread-safe mode activated.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 1546.984M, initial mem = 59.918M) ***
--- Ending "Encounter" (totcpu=1:04:43, real=1:06:23, mem=1547.0M) ---
