<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1568</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1568-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1568.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-288&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:545px;white-space:nowrap" class="ft02">Single processor platforms should&#160;not set this bit.&#160;</p>
<p style="position:absolute;top:205px;left:545px;white-space:nowrap" class="ft02">Server platforms should set or clear this bit based&#160;</p>
<p style="position:absolute;top:222px;left:545px;white-space:nowrap" class="ft02">on&#160;platform performance observed&#160;in&#160;validation&#160;</p>
<p style="position:absolute;top:238px;left:545px;white-space:nowrap" class="ft05">and&#160;testing.&#160;<br/>BIOS may contain a setup option that&#160;controls the&#160;</p>
<p style="position:absolute;top:276px;left:545px;white-space:nowrap" class="ft02">setting of&#160;this bit.</p>
<p style="position:absolute;top:299px;left:203px;white-space:nowrap" class="ft02">21:20</p>
<p style="position:absolute;top:299px;left:545px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:324px;left:203px;white-space:nowrap" class="ft02">22</p>
<p style="position:absolute;top:324px;left:381px;white-space:nowrap" class="ft02">3, 4, 6</p>
<p style="position:absolute;top:324px;left:545px;white-space:nowrap" class="ft06">Limit&#160;CPUID MAXVAL&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.<br/>Setting&#160;this can cause unexpected&#160;behavior&#160;to&#160;</p>
<p style="position:absolute;top:385px;left:545px;white-space:nowrap" class="ft02">software&#160;that&#160;depends on&#160;the availability of&#160;CPUID&#160;</p>
<p style="position:absolute;top:402px;left:545px;white-space:nowrap" class="ft02">leaves greater&#160;than 3.</p>
<p style="position:absolute;top:426px;left:203px;white-space:nowrap" class="ft02">23</p>
<p style="position:absolute;top:426px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:426px;left:545px;white-space:nowrap" class="ft05">xTPR&#160;Message Disable (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:471px;left:203px;white-space:nowrap" class="ft02">24</p>
<p style="position:absolute;top:471px;left:545px;white-space:nowrap" class="ft05">L1&#160;Data&#160;Cache Context Mode&#160;(R/W)&#160;<br/>When&#160;set, the L1&#160;data&#160;cache is&#160;placed&#160;in&#160;shared&#160;</p>
<p style="position:absolute;top:508px;left:545px;white-space:nowrap" class="ft02">mode;&#160;when&#160;clear (default), the&#160;cache is&#160;placed&#160;in&#160;</p>
<p style="position:absolute;top:525px;left:545px;white-space:nowrap" class="ft02">adaptive&#160;mode. This&#160;bit is&#160;only enabled&#160;for IA-32&#160;</p>
<p style="position:absolute;top:541px;left:545px;white-space:nowrap" class="ft02">processors that&#160;support Intel Hyper-Threading&#160;</p>
<p style="position:absolute;top:558px;left:545px;white-space:nowrap" class="ft02">Technology.&#160;Se<a href="o_fe12b1e2a880e0ce-430.html">e Section 11.5.6, “L1&#160;Data Cache&#160;</a></p>
<p style="position:absolute;top:574px;left:545px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-430.html">Context&#160;Mode.”<br/></a>When&#160;L1&#160;is running&#160;in&#160;adaptive&#160;mode&#160;and CR3s&#160;</p>
<p style="position:absolute;top:612px;left:545px;white-space:nowrap" class="ft02">are&#160;identical, data&#160;in&#160;L1&#160;is shared&#160;across logical&#160;</p>
<p style="position:absolute;top:628px;left:545px;white-space:nowrap" class="ft02">processors. Otherwise,&#160;L1&#160;is not&#160;shared&#160;and cache&#160;</p>
<p style="position:absolute;top:645px;left:545px;white-space:nowrap" class="ft05">use&#160;is competitive.<br/>If&#160;the Context&#160;ID feature flag&#160;(ECX[10]) is set&#160;to&#160;0&#160;</p>
<p style="position:absolute;top:682px;left:545px;white-space:nowrap" class="ft02">after executing CPUID&#160;with&#160;EAX&#160;=&#160;1,&#160;the&#160;ability to&#160;</p>
<p style="position:absolute;top:699px;left:545px;white-space:nowrap" class="ft02">switch modes is not supported. BIOS must&#160;not&#160;</p>
<p style="position:absolute;top:715px;left:545px;white-space:nowrap" class="ft02">alter&#160;the contents of&#160;IA32_MISC_ENABLE[24].</p>
<p style="position:absolute;top:739px;left:203px;white-space:nowrap" class="ft02">33:25</p>
<p style="position:absolute;top:739px;left:545px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:763px;left:203px;white-space:nowrap" class="ft02">34</p>
<p style="position:absolute;top:763px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:763px;left:545px;white-space:nowrap" class="ft05">XD Bit Disable (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:808px;left:203px;white-space:nowrap" class="ft02">63:35</p>
<p style="position:absolute;top:808px;left:545px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:832px;left:78px;white-space:nowrap" class="ft02">1A1H</p>
<p style="position:absolute;top:832px;left:134px;white-space:nowrap" class="ft02">417</p>
<p style="position:absolute;top:832px;left:177px;white-space:nowrap" class="ft02">MSR_PLATFORM_BRV</p>
<p style="position:absolute;top:832px;left:381px;white-space:nowrap" class="ft02">3, 4,&#160;6</p>
<p style="position:absolute;top:832px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:832px;left:545px;white-space:nowrap" class="ft02">Platform Feature Requirements&#160;(R)</p>
<p style="position:absolute;top:856px;left:203px;white-space:nowrap" class="ft02">17:0</p>
<p style="position:absolute;top:856px;left:545px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:880px;left:203px;white-space:nowrap" class="ft02">18</p>
<p style="position:absolute;top:880px;left:545px;white-space:nowrap" class="ft05">PLATFORM Requirements<br/>When set&#160;to&#160;1,&#160;indicates&#160;the processor has specific&#160;</p>
<p style="position:absolute;top:917px;left:545px;white-space:nowrap" class="ft02">platform requirements.&#160;The details of&#160;the&#160;platform&#160;</p>
<p style="position:absolute;top:934px;left:545px;white-space:nowrap" class="ft02">requirements are listed&#160;in&#160;the respective&#160;data&#160;</p>
<p style="position:absolute;top:951px;left:545px;white-space:nowrap" class="ft02">sheets of&#160;the processor.</p>
<p style="position:absolute;top:975px;left:203px;white-space:nowrap" class="ft02">63:19</p>
<p style="position:absolute;top:975px;left:545px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:100px;left:202px;white-space:nowrap" class="ft03">Table 35-41. &#160;MSRs in the Pentium® 4&#160;and Intel® Xeon® Processors&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:94px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:95px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:228px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:141px;left:224px;white-space:nowrap" class="ft02">Fields&#160;and&#160;Flags</p>
<p style="position:absolute;top:124px;left:394px;white-space:nowrap" class="ft02">Model&#160;</p>
<p style="position:absolute;top:141px;left:396px;white-space:nowrap" class="ft02">Avail-</p>
<p style="position:absolute;top:157px;left:393px;white-space:nowrap" class="ft02">ability</p>
<p style="position:absolute;top:124px;left:470px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:469px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:138px;left:512px;white-space:nowrap" class="ft04"><i>1</i></p>
<p style="position:absolute;top:141px;left:643px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:81px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:135px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
