library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity add_scratch is
  generic (
    n: integer := 8
  );
  port (
    A, B, W: in std_logic_vector (n - 1 downto 0);
    A_OUT, B_OUT, S: out std_logic_vector (n - 1 downto 0)
  );
end add_scratch;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n338_o : std_logic_vector (1 downto 0);
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic_vector (2 downto 0);
begin
  o <= n344_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n338_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n339_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n340_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n341_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n342_o <= n340_o and n341_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n343_o <= n339_o xor n342_o;
  n344_o <= n338_o & n343_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic_vector (1 downto 0);
begin
  o <= n336_o;
  -- vhdl_source/cnot.vhdl:24:17
  n332_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n333_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n334_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n335_o <= n333_o xor n334_o;
  n336_o <= n332_o & n335_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of add_scratch is
  signal wrap_A: std_logic_vector (7 downto 0);
  signal wrap_B: std_logic_vector (7 downto 0);
  signal wrap_W: std_logic_vector (7 downto 0);
  signal wrap_A_OUT: std_logic_vector (7 downto 0);
  signal wrap_B_OUT: std_logic_vector (7 downto 0);
  signal wrap_S: std_logic_vector (7 downto 0);
  signal a_s : std_logic_vector (6 downto 0);
  signal b_s : std_logic_vector (6 downto 0);
  signal s_s : std_logic_vector (6 downto 0);
  signal c_s : std_logic_vector (6 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n3_o : std_logic;
  signal n4_o : std_logic;
  signal n5_o : std_logic_vector (1 downto 0);
  signal cnota_n6 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic;
  signal n12_o : std_logic_vector (1 downto 0);
  signal cnotb_n13 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n16_o : std_logic;
  signal n17_o : std_logic;
  signal n18_o : std_logic_vector (1 downto 0);
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (2 downto 0);
  signal ccnotc_n21 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n24_o : std_logic;
  signal n25_o : std_logic;
  signal n26_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n27_o : std_logic;
  signal n28_o : std_logic;
  signal n29_o : std_logic_vector (1 downto 0);
  signal n30_o : std_logic;
  signal n31_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n32 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n35_o : std_logic;
  signal n36_o : std_logic;
  signal n37_o : std_logic;
  signal n38_o : std_logic;
  signal n39_o : std_logic;
  signal n40_o : std_logic;
  signal n41_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n42 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n45_o : std_logic;
  signal n46_o : std_logic;
  signal n47_o : std_logic;
  signal n48_o : std_logic;
  signal n49_o : std_logic;
  signal n50_o : std_logic;
  signal n51_o : std_logic_vector (1 downto 0);
  signal n52_o : std_logic;
  signal n53_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n54 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n57_o : std_logic;
  signal n58_o : std_logic;
  signal n59_o : std_logic;
  signal n60_o : std_logic;
  signal n61_o : std_logic;
  signal n62_o : std_logic;
  signal n63_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n64 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n67_o : std_logic;
  signal n68_o : std_logic;
  signal n69_o : std_logic;
  signal n70_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n71_o : std_logic;
  signal n72_o : std_logic;
  signal n73_o : std_logic_vector (1 downto 0);
  signal n74_o : std_logic;
  signal n75_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n76 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n79_o : std_logic;
  signal n80_o : std_logic;
  signal n81_o : std_logic;
  signal n82_o : std_logic;
  signal n83_o : std_logic;
  signal n84_o : std_logic;
  signal n85_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n86 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n89_o : std_logic;
  signal n90_o : std_logic;
  signal n91_o : std_logic;
  signal n92_o : std_logic;
  signal n93_o : std_logic;
  signal n94_o : std_logic;
  signal n95_o : std_logic_vector (1 downto 0);
  signal n96_o : std_logic;
  signal n97_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n98 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n101_o : std_logic;
  signal n102_o : std_logic;
  signal n103_o : std_logic;
  signal n104_o : std_logic;
  signal n105_o : std_logic;
  signal n106_o : std_logic;
  signal n107_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n108 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n111_o : std_logic;
  signal n112_o : std_logic;
  signal n113_o : std_logic;
  signal n114_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n115_o : std_logic;
  signal n116_o : std_logic;
  signal n117_o : std_logic_vector (1 downto 0);
  signal n118_o : std_logic;
  signal n119_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n120 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n123_o : std_logic;
  signal n124_o : std_logic;
  signal n125_o : std_logic;
  signal n126_o : std_logic;
  signal n127_o : std_logic;
  signal n128_o : std_logic;
  signal n129_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n130 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n133_o : std_logic;
  signal n134_o : std_logic;
  signal n135_o : std_logic;
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal n138_o : std_logic;
  signal n139_o : std_logic_vector (1 downto 0);
  signal n140_o : std_logic;
  signal n141_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n142 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic;
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal n151_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n152 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n159_o : std_logic;
  signal n160_o : std_logic;
  signal n161_o : std_logic_vector (1 downto 0);
  signal n162_o : std_logic;
  signal n163_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n164 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n167_o : std_logic;
  signal n168_o : std_logic;
  signal n169_o : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n174 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic;
  signal n182_o : std_logic;
  signal n183_o : std_logic_vector (1 downto 0);
  signal n184_o : std_logic;
  signal n185_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n186 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n196 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic;
  signal n202_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic_vector (1 downto 0);
  signal n206_o : std_logic;
  signal n207_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n208 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic;
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n218 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n221_o : std_logic;
  signal n222_o : std_logic;
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic_vector (1 downto 0);
  signal n228_o : std_logic;
  signal n229_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n230 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n240 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic_vector (1 downto 0);
  signal n250_o : std_logic;
  signal n251_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n252 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n262 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n265_o : std_logic;
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic_vector (1 downto 0);
  signal n272_o : std_logic;
  signal n273_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n274 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n277_o : std_logic;
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic;
  signal n283_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n284 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic;
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic_vector (1 downto 0);
  signal cnoteb_n294 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n297_o : std_logic;
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic_vector (1 downto 0);
  signal cnotea_n301 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic_vector (7 downto 0);
  signal n307_o : std_logic_vector (7 downto 0);
  signal n308_o : std_logic_vector (7 downto 0);
  signal n309_o : std_logic_vector (6 downto 0);
  signal n310_o : std_logic_vector (6 downto 0);
  signal n311_o : std_logic_vector (6 downto 0);
  signal n312_o : std_logic_vector (6 downto 0);
  signal n313_o : std_logic_vector (3 downto 0);
  signal n314_o : std_logic_vector (3 downto 0);
  signal n315_o : std_logic_vector (3 downto 0);
  signal n316_o : std_logic_vector (3 downto 0);
  signal n317_o : std_logic_vector (3 downto 0);
  signal n318_o : std_logic_vector (3 downto 0);
  signal n319_o : std_logic_vector (3 downto 0);
  signal n320_o : std_logic_vector (3 downto 0);
  signal n321_o : std_logic_vector (3 downto 0);
  signal n322_o : std_logic_vector (3 downto 0);
  signal n323_o : std_logic_vector (3 downto 0);
  signal n324_o : std_logic_vector (3 downto 0);
  signal n325_o : std_logic_vector (3 downto 0);
  signal n326_o : std_logic_vector (3 downto 0);
  signal n327_o : std_logic_vector (3 downto 0);
  signal n328_o : std_logic_vector (3 downto 0);
  signal n329_o : std_logic_vector (3 downto 0);
  signal n330_o : std_logic_vector (3 downto 0);
begin
  wrap_a <= std_logic_vector(a);
  wrap_b <= std_logic_vector(b);
  wrap_w <= std_logic_vector(w);
  a_out <= std_ulogic_vector(wrap_a_out);
  b_out <= std_ulogic_vector(wrap_b_out);
  s <= std_ulogic_vector(wrap_s);
  wrap_A_OUT <= n306_o;
  wrap_B_OUT <= n307_o;
  wrap_S <= n308_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n309_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n310_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n311_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n312_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n9_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n16_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n10_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n298_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n3_o <= wrap_A (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n4_o <= wrap_W (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n5_o <= n3_o & n4_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n6 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n5_o,
    o => cnota_o);
  n9_o <= cnota_n6 (1);
  n10_o <= cnota_n6 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n11_o <= wrap_B (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n12_o <= n11_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n13 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n12_o,
    o => cnotb_o);
  n16_o <= cnotb_n13 (1);
  n17_o <= cnotb_n13 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n18_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n19_o <= wrap_W (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n20_o <= n18_o & n19_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n21 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n20_o,
    o => ccnotc_o);
  n24_o <= ccnotc_n21 (2);
  n25_o <= ccnotc_n21 (1);
  n26_o <= ccnotc_n21 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n313_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n314_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n315_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n27_o <= wrap_B (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n28_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n29_o <= n27_o & n28_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n30_o <= wrap_W (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n31_o <= n29_o & n30_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n32 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n31_o,
    o => gen1_n1_ccnot1_o);
  n35_o <= gen1_n1_ccnot1_n32 (2);
  n36_o <= gen1_n1_ccnot1_n32 (1);
  n37_o <= gen1_n1_ccnot1_n32 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n38_o <= wrap_A (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n39_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n40_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n41_o <= n39_o & n40_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n42 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n41_o,
    o => gen1_n1_cnot1_o);
  n45_o <= gen1_n1_cnot1_n42 (1);
  n46_o <= gen1_n1_cnot1_n42 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n47_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n48_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n49_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n50_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n51_o <= n49_o & n50_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n52_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n53_o <= n51_o & n52_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n54 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n53_o,
    o => gen1_n1_ccnot2_o);
  n57_o <= gen1_n1_ccnot2_n54 (2);
  n58_o <= gen1_n1_ccnot2_n54 (1);
  n59_o <= gen1_n1_ccnot2_n54 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n60_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n61_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n62_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n63_o <= n61_o & n62_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n64 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n63_o,
    o => gen1_n1_cnot2_o);
  n67_o <= gen1_n1_cnot2_n64 (1);
  n68_o <= gen1_n1_cnot2_n64 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n69_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n70_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n316_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n317_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n318_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n71_o <= wrap_B (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n72_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n73_o <= n71_o & n72_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n74_o <= wrap_W (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n75_o <= n73_o & n74_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n76 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n75_o,
    o => gen1_n2_ccnot1_o);
  n79_o <= gen1_n2_ccnot1_n76 (2);
  n80_o <= gen1_n2_ccnot1_n76 (1);
  n81_o <= gen1_n2_ccnot1_n76 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n82_o <= wrap_A (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n83_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n84_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n85_o <= n83_o & n84_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n86 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n85_o,
    o => gen1_n2_cnot1_o);
  n89_o <= gen1_n2_cnot1_n86 (1);
  n90_o <= gen1_n2_cnot1_n86 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n91_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n92_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n93_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n94_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n95_o <= n93_o & n94_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n96_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n97_o <= n95_o & n96_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n98 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n97_o,
    o => gen1_n2_ccnot2_o);
  n101_o <= gen1_n2_ccnot2_n98 (2);
  n102_o <= gen1_n2_ccnot2_n98 (1);
  n103_o <= gen1_n2_ccnot2_n98 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n104_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n105_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n106_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n107_o <= n105_o & n106_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n108 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n107_o,
    o => gen1_n2_cnot2_o);
  n111_o <= gen1_n2_cnot2_n108 (1);
  n112_o <= gen1_n2_cnot2_n108 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n113_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n114_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n319_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n320_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n321_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n115_o <= wrap_B (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n116_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n117_o <= n115_o & n116_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n118_o <= wrap_W (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n119_o <= n117_o & n118_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n120 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n119_o,
    o => gen1_n3_ccnot1_o);
  n123_o <= gen1_n3_ccnot1_n120 (2);
  n124_o <= gen1_n3_ccnot1_n120 (1);
  n125_o <= gen1_n3_ccnot1_n120 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n126_o <= wrap_A (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n127_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n128_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n129_o <= n127_o & n128_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n130 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n129_o,
    o => gen1_n3_cnot1_o);
  n133_o <= gen1_n3_cnot1_n130 (1);
  n134_o <= gen1_n3_cnot1_n130 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n135_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n136_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n137_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n138_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n139_o <= n137_o & n138_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n140_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n141_o <= n139_o & n140_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n142 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n141_o,
    o => gen1_n3_ccnot2_o);
  n145_o <= gen1_n3_ccnot2_n142 (2);
  n146_o <= gen1_n3_ccnot2_n142 (1);
  n147_o <= gen1_n3_ccnot2_n142 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n148_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n149_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n150_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n151_o <= n149_o & n150_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n152 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n151_o,
    o => gen1_n3_cnot2_o);
  n155_o <= gen1_n3_cnot2_n152 (1);
  n156_o <= gen1_n3_cnot2_n152 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n157_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n158_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n322_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n323_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n324_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n159_o <= wrap_B (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n160_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n161_o <= n159_o & n160_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n162_o <= wrap_W (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n163_o <= n161_o & n162_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n164 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n163_o,
    o => gen1_n4_ccnot1_o);
  n167_o <= gen1_n4_ccnot1_n164 (2);
  n168_o <= gen1_n4_ccnot1_n164 (1);
  n169_o <= gen1_n4_ccnot1_n164 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n170_o <= wrap_A (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n171_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n172_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n173_o <= n171_o & n172_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n174 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n173_o,
    o => gen1_n4_cnot1_o);
  n177_o <= gen1_n4_cnot1_n174 (1);
  n178_o <= gen1_n4_cnot1_n174 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n179_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n180_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n181_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n182_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n183_o <= n181_o & n182_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n184_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n185_o <= n183_o & n184_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n186 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n185_o,
    o => gen1_n4_ccnot2_o);
  n189_o <= gen1_n4_ccnot2_n186 (2);
  n190_o <= gen1_n4_ccnot2_n186 (1);
  n191_o <= gen1_n4_ccnot2_n186 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n192_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n193_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n194_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n195_o <= n193_o & n194_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n196 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n195_o,
    o => gen1_n4_cnot2_o);
  n199_o <= gen1_n4_cnot2_n196 (1);
  n200_o <= gen1_n4_cnot2_n196 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n201_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n202_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n325_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n326_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n327_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n203_o <= wrap_B (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n204_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n205_o <= n203_o & n204_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n206_o <= wrap_W (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n207_o <= n205_o & n206_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n208 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n207_o,
    o => gen1_n5_ccnot1_o);
  n211_o <= gen1_n5_ccnot1_n208 (2);
  n212_o <= gen1_n5_ccnot1_n208 (1);
  n213_o <= gen1_n5_ccnot1_n208 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n214_o <= wrap_A (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n215_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n216_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n217_o <= n215_o & n216_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n218 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n217_o,
    o => gen1_n5_cnot1_o);
  n221_o <= gen1_n5_cnot1_n218 (1);
  n222_o <= gen1_n5_cnot1_n218 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n223_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n224_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n225_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n226_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n227_o <= n225_o & n226_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n228_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n229_o <= n227_o & n228_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n230 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n229_o,
    o => gen1_n5_ccnot2_o);
  n233_o <= gen1_n5_ccnot2_n230 (2);
  n234_o <= gen1_n5_ccnot2_n230 (1);
  n235_o <= gen1_n5_ccnot2_n230 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n236_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n237_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n238_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n239_o <= n237_o & n238_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n240 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n239_o,
    o => gen1_n5_cnot2_o);
  n243_o <= gen1_n5_cnot2_n240 (1);
  n244_o <= gen1_n5_cnot2_n240 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n245_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n246_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n328_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n329_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n330_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n247_o <= wrap_B (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n248_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n249_o <= n247_o & n248_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n250_o <= wrap_W (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n251_o <= n249_o & n250_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n252 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n251_o,
    o => gen1_n6_ccnot1_o);
  n255_o <= gen1_n6_ccnot1_n252 (2);
  n256_o <= gen1_n6_ccnot1_n252 (1);
  n257_o <= gen1_n6_ccnot1_n252 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n258_o <= wrap_A (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n259_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n260_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n261_o <= n259_o & n260_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n262 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n261_o,
    o => gen1_n6_cnot1_o);
  n265_o <= gen1_n6_cnot1_n262 (1);
  n266_o <= gen1_n6_cnot1_n262 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n267_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n268_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n269_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n270_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n271_o <= n269_o & n270_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n272_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n273_o <= n271_o & n272_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n274 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n273_o,
    o => gen1_n6_ccnot2_o);
  n277_o <= gen1_n6_ccnot2_n274 (2);
  n278_o <= gen1_n6_ccnot2_n274 (1);
  n279_o <= gen1_n6_ccnot2_n274 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n280_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n281_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n282_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n283_o <= n281_o & n282_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n284 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n283_o,
    o => gen1_n6_cnot2_o);
  n287_o <= gen1_n6_cnot2_n284 (1);
  n288_o <= gen1_n6_cnot2_n284 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n289_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n290_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n291_o <= wrap_B (7);
  -- vhdl_source/add_scratch.vhdl:101:49
  n292_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:101:44
  n293_o <= n291_o & n292_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n294 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n293_o,
    o => cnoteb_o);
  n297_o <= cnoteb_n294 (1);
  n298_o <= cnoteb_n294 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n299_o <= wrap_A (7);
  -- vhdl_source/add_scratch.vhdl:105:44
  n300_o <= n299_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n301 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n300_o,
    o => cnotea_o);
  n304_o <= cnotea_n301 (1);
  n305_o <= cnotea_n301 (0);
  n306_o <= n304_o & a_s;
  n307_o <= n297_o & b_s;
  n308_o <= n305_o & s_s;
  n309_o <= n287_o & n243_o & n199_o & n155_o & n111_o & n67_o & n24_o;
  n310_o <= n289_o & n245_o & n201_o & n157_o & n113_o & n69_o & n25_o;
  n311_o <= n288_o & n244_o & n200_o & n156_o & n112_o & n68_o & n17_o;
  n312_o <= n290_o & n246_o & n202_o & n158_o & n114_o & n70_o & n26_o;
  n313_o <= n37_o & n36_o & n35_o & n38_o;
  n314_o <= n48_o & n46_o & n45_o & n47_o;
  n315_o <= n59_o & n58_o & n60_o & n57_o;
  n316_o <= n81_o & n80_o & n79_o & n82_o;
  n317_o <= n92_o & n90_o & n89_o & n91_o;
  n318_o <= n103_o & n102_o & n104_o & n101_o;
  n319_o <= n125_o & n124_o & n123_o & n126_o;
  n320_o <= n136_o & n134_o & n133_o & n135_o;
  n321_o <= n147_o & n146_o & n148_o & n145_o;
  n322_o <= n169_o & n168_o & n167_o & n170_o;
  n323_o <= n180_o & n178_o & n177_o & n179_o;
  n324_o <= n191_o & n190_o & n192_o & n189_o;
  n325_o <= n213_o & n212_o & n211_o & n214_o;
  n326_o <= n224_o & n222_o & n221_o & n223_o;
  n327_o <= n235_o & n234_o & n236_o & n233_o;
  n328_o <= n257_o & n256_o & n255_o & n258_o;
  n329_o <= n268_o & n266_o & n265_o & n267_o;
  n330_o <= n279_o & n278_o & n280_o & n277_o;
end rtl;
