/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/fce2TMR.v                                                                     *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:52:49                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: fce2.v                                                                                 *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-08-25 09:08:13                                                *
 *           File Size         : 4385                                                               *
 *           MD5 hash          : 9c12b7863e1635b02b31f6ff12d8549d                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module fce2TMR(
  input wire  clock ,
  input wire  reset ,
  input wire  inconerec ,
  input wire  incegtrec ,
  input wire  incegttra ,
  input wire  decrec ,
  input wire  dectra ,
  input wire  elevrecb ,
  output wire  erroractive ,
  output wire  errorpassive ,
  output wire  busoff ,
  output wire  warnsig ,
  output wire  irqsig ,
  output wire [7:0] tecfce ,
  output wire [7:0] recfce 
);
wire rec_ge96_i;
wire rec_ge128_i;
wire rec_lt96_i;
wire tec_lt96_i;
wire tec_ge96_i;
wire tec_ge128_i;
wire tec_ge256_i;
wire erb_eq128_i;
wire resetcount_i;
wire resetsig;
assign resetsig =  reset&resetcount_i;

faultfsm2TMR fsm (
    .clock(clock),
    .reset(reset),
    .rec_lt96(rec_lt96_i),
    .rec_ge96(rec_ge96_i),
    .rec_ge128(rec_ge128_i),
    .tec_lt96(tec_lt96_i),
    .tec_ge96(tec_ge96_i),
    .tec_ge128(tec_ge128_i),
    .tec_ge256(tec_ge256_i),
    .erb_eq128(erb_eq128_i),
    .resetcount(resetcount_i),
    .erroractive(erroractive),
    .errorpassive(errorpassive),
    .busoff(busoff),
    .warnsig(warnsig),
    .irqsig(irqsig)
    );

rec2TMR rec_count (
    .reset(resetsig),
    .clock(clock),
    .inconerec(inconerec),
    .incegtrec(incegtrec),
    .decrec(decrec),
    .rec_lt96(rec_lt96_i),
    .rec_ge96(rec_ge96_i),
    .rec_ge128(rec_ge128_i),
    .reccount(recfce)
    );

tec2TMR tec_count (
    .reset(resetsig),
    .clock(clock),
    .incegttra(incegttra),
    .dectra(dectra),
    .tec_lt96(tec_lt96_i),
    .tec_ge96(tec_ge96_i),
    .tec_ge128(tec_ge128_i),
    .tec_ge256(tec_ge256_i),
    .teccount(tecfce)
    );

erbcount2TMR erb_count (
    .clock(clock),
    .reset(resetsig),
    .elevrecb(elevrecb),
    .erb_eq128(erb_eq128_i)
    );
endmodule

