// Seed: 1102107857
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_4 = 1, id_5, id_6;
endmodule
