// Seed: 2161631037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri0 id_5;
  output tri1 id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2;
  logic id_6;
  ;
  parameter id_7 = 1 + 1;
  assign id_4 = -1;
  assign id_5 = id_2.id_6;
  assign module_1.id_3 = 0;
  assign id_5 = 1;
  wire  id_8;
  logic id_9;
  assign id_5 = id_9;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri0 id_5,
    output supply0 id_6
    , id_10,
    output supply0 id_7,
    input wor id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
