=====
SETUP
0.010
17.699
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n3756_s13
13.892
14.447
u_v9958/u_command/n3759_s35
15.157
15.674
u_v9958/u_command/ff_wait_count_5_s8
16.372
16.834
u_v9958/u_command/ff_wait_count_5_s7
17.006
17.555
u_v9958/u_command/ff_wait_count_5_s1
17.699
=====
SETUP
0.029
17.680
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n3756_s13
13.892
14.447
u_v9958/u_command/ff_next_state_1_s11
14.720
15.275
u_v9958/u_command/ff_next_state_5_s13
15.697
16.214
u_v9958/u_command/ff_next_state_5_s14
16.632
17.181
u_v9958/u_command/ff_next_state_5_s0
17.680
=====
SETUP
0.082
17.627
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n3756_s13
13.892
14.447
u_v9958/u_command/n3759_s35
15.157
15.674
u_v9958/u_command/n3640_s125
16.614
17.076
u_v9958/u_command/n3640_s123
17.078
17.627
u_v9958/u_command/ff_next_state_2_s0
17.627
=====
SETUP
0.215
17.494
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_14_s0
17.494
=====
SETUP
0.243
17.465
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n554_s6
14.213
14.730
u_v9958/u_command/n1942_s8
15.266
15.719
u_v9958/u_command/n1942_s6
16.282
16.831
u_v9958/u_command/n1942_s3
17.003
17.465
u_v9958/u_command/ff_nx_1_s1
17.465
=====
SETUP
0.259
17.449
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n3756_s13
13.892
14.447
u_v9958/u_command/ff_xsel_1_s14
15.240
15.611
u_v9958/u_command/ff_xsel_1_s12
16.024
16.395
u_v9958/u_command/ff_xsel_1_s11
16.399
16.861
u_v9958/u_command/ff_xsel_0_s0
17.449
=====
SETUP
0.259
17.449
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n3756_s13
13.892
14.447
u_v9958/u_command/ff_xsel_1_s14
15.240
15.611
u_v9958/u_command/ff_xsel_1_s12
16.024
16.395
u_v9958/u_command/ff_xsel_1_s11
16.399
16.861
u_v9958/u_command/ff_xsel_1_s0
17.449
=====
SETUP
0.261
17.448
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_7_s0
17.448
=====
SETUP
0.262
17.447
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n554_s6
14.213
14.730
u_v9958/u_command/n3755_s12
15.433
15.982
u_v9958/u_command/n3755_s9
15.984
16.501
u_v9958/u_command/n3755_s8
16.898
17.447
u_v9958/u_command/ff_state_5_s1
17.447
=====
SETUP
0.293
17.416
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_12_s0
17.416
=====
SETUP
0.294
17.415
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n3756_s13
13.892
14.447
u_v9958/u_command/n3759_s31
15.240
15.611
u_v9958/u_command/n3759_s8
15.765
16.282
u_v9958/u_command/n3759_s5
16.845
17.415
u_v9958/u_command/ff_state_1_s1
17.415
=====
SETUP
0.312
17.397
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n3759_s21
14.213
14.584
u_v9958/u_command/n3760_s12
14.986
15.503
u_v9958/u_command/n3760_s6
15.900
16.417
u_v9958/u_command/n3760_s5
16.935
17.397
u_v9958/u_command/ff_state_0_s1
17.397
=====
SETUP
0.334
17.374
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0
17.374
=====
SETUP
0.401
17.308
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_6_s0
17.308
=====
SETUP
0.401
17.308
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_11_s0
17.308
=====
SETUP
0.401
17.308
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_13_s0
17.308
=====
SETUP
0.421
17.288
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_8_s0
17.288
=====
SETUP
0.431
17.278
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n1933_s9
14.053
14.608
u_v9958/u_command/ff_dy_10_s5
14.634
15.204
u_v9958/u_command/ff_dy_10_s4
15.377
15.932
u_v9958/u_command/ff_dy_10_s3
16.185
16.734
u_v9958/u_command/ff_dy_8_s0
17.278
=====
SETUP
0.433
17.276
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_5_s0
17.276
=====
SETUP
0.445
17.264
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s1
9.754
10.207
u_v9958/u_timing_control/u_screen_mode/n854_s25
12.172
12.727
u_v9958/u_command/n3626_s145
14.287
14.836
u_v9958/u_command/n3626_s140
14.837
15.392
u_v9958/u_command/n3626_s138
16.153
16.524
u_v9958/u_command/n3626_s136
16.694
17.264
u_v9958/u_command/ff_cache_vram_address_2_s0
17.264
=====
SETUP
0.448
17.261
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n1933_s9
14.053
14.608
u_v9958/u_command/n1327_s5
14.819
15.281
u_v9958/u_command/n1327_s4
15.282
15.735
u_v9958/u_command/n1329_s3
16.712
17.261
u_v9958/u_command/ff_dx_6_s1
17.261
=====
SETUP
0.448
17.261
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n3756_s13
13.892
14.447
u_v9958/u_command/ff_next_state_1_s11
14.720
15.275
u_v9958/u_command/ff_cache_vram_address_17_s18
15.992
16.319
u_v9958/u_command/ff_cache_vram_address_6_s0
17.261
=====
SETUP
0.448
17.260
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n566_s23
6.767
7.220
u_v9958/u_command/w_next_0_s2
8.880
9.435
u_v9958/u_command/w_next_1_s3
9.695
10.066
u_v9958/u_command/w_next_dx[1]_1_s
11.014
11.584
u_v9958/u_command/w_next_dx[2]_1_s
11.584
11.619
u_v9958/u_command/w_next_dx[3]_1_s
11.619
11.654
u_v9958/u_command/w_next_dx[4]_1_s
11.654
11.690
u_v9958/u_command/w_next_dx[5]_1_s
11.690
11.725
u_v9958/u_command/w_next_dx[6]_1_s
11.725
11.760
u_v9958/u_command/w_next_dx[7]_1_s
11.760
11.795
u_v9958/u_command/w_next_dx[8]_1_s
11.795
11.830
u_v9958/u_command/w_next_dx[9]_1_s
11.830
12.300
u_v9958/u_command/n554_s9
12.790
13.345
u_v9958/u_command/n3756_s13
13.892
14.447
u_v9958/u_command/ff_next_state_1_s11
14.720
15.275
u_v9958/u_command/ff_cache_vram_address_17_s18
15.992
16.319
u_v9958/u_command/ff_cache_vram_address_1_s0
17.260
=====
SETUP
0.453
17.255
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_15_s0
17.255
=====
SETUP
0.453
17.255
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n22_s0
7.650
8.220
u_v9958/u_command/u_cache/n23_s0
8.220
8.255
u_v9958/u_command/u_cache/n24_s0
8.255
8.290
u_v9958/u_command/u_cache/n25_s0
8.290
8.325
u_v9958/u_command/u_cache/n26_s0
8.325
8.361
u_v9958/u_command/u_cache/n27_s0
8.361
8.396
u_v9958/u_command/u_cache/n28_s0
8.396
8.431
u_v9958/u_command/u_cache/n29_s0
8.431
8.466
u_v9958/u_command/u_cache/n30_s0
8.466
8.501
u_v9958/u_command/u_cache/n31_s0
8.501
8.537
u_v9958/u_command/u_cache/n32_s0
8.537
8.572
u_v9958/u_command/u_cache/n33_s0
8.572
8.607
u_v9958/u_command/u_cache/n34_s0
8.607
8.642
u_v9958/u_command/u_cache/n35_s0
8.642
8.677
u_v9958/u_command/u_cache/n36_s0
8.677
8.713
u_v9958/u_command/u_cache/n37_s0
8.713
8.748
u_v9958/u_command/u_cache/n1387_s1
9.951
10.506
u_v9958/u_command/u_cache/ff_cache3_already_read_s16
11.284
11.655
u_v9958/u_command/u_cache/n6822_s11
12.701
13.072
u_v9958/u_command/u_cache/ff_vram_address_17_s11
13.944
14.499
u_v9958/u_command/u_cache/ff_vram_valid_s5
15.023
15.572
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.746
16.295
u_v9958/u_command/u_cache/ff_vram_address_16_s0
17.255
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_7_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.669
=====
HOLD
0.327
5.681
5.354
u_v9958/u_color_palette/ff_palette_num_8_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_7_s0
5.681
=====
HOLD
0.334
5.796
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.336
5.797
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.797
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_0_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_color_palette/ff_display_color_1_s1
5.343
5.545
u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s
5.808
=====
HOLD
0.358
5.819
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.956
=====
HOLD
0.376
5.968
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.968
=====
HOLD
0.376
5.968
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.968
=====
HOLD
0.377
5.969
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_20_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.969
=====
HOLD
0.377
5.969
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.969
=====
HOLD
0.377
5.969
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.969
=====
HOLD
0.378
5.971
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_13_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.971
=====
HOLD
0.378
5.971
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.971
=====
HOLD
0.378
5.971
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_0_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.971
