Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Tue Dec  5 18:11:15 2017
| Host             : LAPTOP-EUUH1OTD running 64-bit major release  (build 9200)
| Command          : report_power -file Nexys4DdrUserDemo_optimizedAbdallah_power_routed.rpt -pb Nexys4DdrUserDemo_optimizedAbdallah_power_summary_routed.pb -rpx Nexys4DdrUserDemo_optimizedAbdallah_power_routed.rpx
| Design           : Nexys4DdrUserDemo_optimizedAbdallah
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.348  |
| Dynamic (W)              | 0.243  |
| Device Static (W)        | 0.105  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 83.4   |
| Junction Temperature (C) | 26.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        8 |       --- |             --- |
| Slice Logic             |    <0.001 |     1486 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      624 |     63400 |            0.98 |
|   CARRY4                |    <0.001 |       83 |     15850 |            0.52 |
|   Register              |    <0.001 |      594 |    126800 |            0.47 |
|   F7/F8 Muxes           |    <0.001 |        4 |     63400 |           <0.01 |
|   Others                |     0.000 |       26 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        4 |     19000 |            0.02 |
| Signals                 |    <0.001 |     1193 |       --- |             --- |
| MMCM                    |     0.229 |        2 |         6 |           33.33 |
| I/O                     |     0.006 |       68 |       210 |           32.38 |
| Static Power            |     0.105 |          |           |                 |
| Total                   |     0.348 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.009 |      0.016 |
| Vccaux    |       1.800 |     0.145 |       0.127 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-------------------------------------------------+-----------------+
| Clock               | Domain                                          | Constraint (ns) |
+---------------------+-------------------------------------------------+-----------------+
| CLK_OUT1_PxlClkGen  | Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1_PxlClkGen |             9.3 |
| clk_100MHz_o_ClkGen | Inst_ClkGen/inst/clk_100MHz_o_ClkGen            |            10.0 |
| clkfbout_ClkGen     | Inst_ClkGen/inst/clkfbout_ClkGen                |            10.0 |
| clkfbout_PxlClkGen  | Inst_VGA/Inst_PxlClkGen/inst/clkfbout_PxlClkGen |            10.0 |
| sys_clk_pin         | clk_i                                           |            10.0 |
| sys_clk_pin         | clk_i_IBUF_BUFG                                 |            10.0 |
+---------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| Nexys4DdrUserDemo_optimizedAbdallah |     0.243 |
|   Inst_AccelerometerCtl             |     0.002 |
|     ADXL_Control                    |     0.002 |
|       SPI_Interface                 |    <0.001 |
|     Accel_Calculation               |    <0.001 |
|   Inst_ClkGen                       |     0.106 |
|     inst                            |     0.106 |
|   Inst_MouseCtl                     |    <0.001 |
|   Inst_VGA                          |     0.126 |
|     Inst_MouseDisplay               |    <0.001 |
|     Inst_OverlayCtrl                |    <0.001 |
|     Inst_PxlClkGen                  |     0.124 |
|       inst                          |     0.124 |
|   Inst_count_display                |    <0.001 |
|   col                               |     0.001 |
+-------------------------------------+-----------+


