LISTING FOR LOGIC DESCRIPTION FILE: N8-BIT.pld                       Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Mar 10 15:39:35 2021

  1:Name            N8 Bit ;
  2:PartNo  ATF22V10C-10PU ;
  3:Date            10-Mar-2021 ;
  4:Revision        02 ;
  5:Designer        Nate Rivard ;
  6:Company N8 Bit Special ;
  7:Assembly        None ;
  8:Location        Amsterdam, NL ;
  9:Device          g22v10 ;
 10:
 11:/****Input Pins****/
 12:PIN [11..2] = [A15..A6] ;
 13:PIN 1 = CLK ;
 14:PIN 13 = RWB ;
 15:
 16:/****I/O Pins ****/
 17:PIN 16 = FUTURE_0 ;
 18:PIN 15 = FUTURE_1 ;
 19:PIN 14 = NC ;
 20:
 21:/****Output Pins****/
 22:PIN 23 = ROM_CS ;
 23:PIN 22 = RAM1_CS ;
 24:PIN 21 = RAM2_CS ; 
 25:PIN 20 = PORT0_CS ;
 26:PIN 19 = PORT1_CS ;
 27:PIN 18 = PORT2_CS ;
 28:PIN 17 = PORT3_CS ;
 29:
 30:/****Declarations and Intermediates****/
 31:FIELD ADDRESS = [A15..A6] ;
 32:
 33:!RAM1_CS = ADDRESS:[0000..7FFF] ;
 34:!RAM2_CS = ADDRESS:[8000..BEFF] ;
 35:!PORT0_CS = ADDRESS:[BF00..BF3F] ;
 36:!PORT1_CS = ADDRESS:[BF40..BF7F] ;
 37:!PORT2_CS = ADDRESS:[BF80..BFBF] ;
 38:!PORT3_CS = ADDRESS:[BFC0..BFFF] ;
 39:!ROM_CS = ADDRESS:[C000..FFFF] ;
 40:
 41:



Jedec Fuse Checksum       (6aef)
Jedec Transmit Checksum   (7a47)
