.TH "omap36xx_gate_clk_enable_with_hsdiv_restore" 9 "omap36xx_gate_clk_enable_with_hsdiv_restore" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
omap36xx_gate_clk_enable_with_hsdiv_restore \- enable clocks suffering from HSDivider PWRDN problem Implements Errata ID: i556.
.SH SYNOPSIS
.B "int" omap36xx_gate_clk_enable_with_hsdiv_restore
.BI "(struct clk_hw *hw "  ");"
.SH ARGUMENTS
.IP "hw" 12
DPLL output struct clk_hw
.SH "DESCRIPTION"
3630 only: dpll3_m3_ck, dpll4_m2_ck, dpll4_m3_ck, dpll4_m4_ck,
dpll4_m5_ck & dpll4_m6_ck dividers gets loaded with reset
valueafter their respective PWRDN bits are set.  Any dummy write
(Any other value different from the Read value) to the
corresponding CM_CLKSEL register will refresh the dividers.
