0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.sim/sim_1/synth/func/xsim/toplevel_tb_behaviour_cfg_func_synth.vhd,1635933300,vhdl,,,,alu;program_counter;reg_file;toplevel,,,,,,,,
C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel_tb.vhd,1435087415,vhdl,,,,toplevel_tb;toplevel_tb_behaviour_cfg,,,,,,,,
