
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.817709                       # Number of seconds simulated
sim_ticks                                817709239000                       # Number of ticks simulated
final_tick                               817709239000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115301                       # Simulator instruction rate (inst/s)
host_op_rate                                   223060                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39987620                       # Simulator tick rate (ticks/s)
host_mem_usage                                1179996                       # Number of bytes of host memory used
host_seconds                                 20449.06                       # Real time elapsed on the host
sim_insts                                  2357799081                       # Number of instructions simulated
sim_ops                                    4561367797                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            37568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            30656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               68224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        37568                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          37568                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               587                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               479                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1066                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               45943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               37490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  83433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          45943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             45943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              45943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              37490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 83433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         1066                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   68224                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    68224                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 69                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                103                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                67                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                46                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   817709184000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1066                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      694                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      251                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       87                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       25                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          206                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     324.349515                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    199.482910                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    325.326934                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            64     31.07%     31.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           52     25.24%     56.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           29     14.08%     70.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           14      6.80%     77.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      4.37%     81.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            6      2.91%     84.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      1.94%     86.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      1.94%     88.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           24     11.65%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           206                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      15870250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 35857750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5330000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14887.66                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33637.66                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       853                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.02                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   767081786.12                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.02                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2820300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5552370                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                240960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         20826660                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          5222880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      196233471240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            196275319185                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.030698                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          817696351250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        329500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2606000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  817637161750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     13601500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9851000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     45689250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    835380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  4790940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               8548860                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1324800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         18777510                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3104640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      196233619140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            196277576505                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.033458                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          817687014500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3139000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2606000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  817637778750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8084500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       16460750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     41170000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               256735531                       # Number of BP lookups
system.cpu.branchPred.condPredicted         256735531                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            210956                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            256735032                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                133                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       256735032                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          256730679                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4353                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          763                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   435203308                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   204822416                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           121                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            38                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      523303                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           138                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    817709239000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1635418479                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             552439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     2363945067                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   256735531                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          256731057                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1634611041                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  422026                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           412                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    523215                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   591                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1635375038                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.796489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.408593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                839447855     51.33%     51.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 91180334      5.58%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 63320324      3.87%     60.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 38110387      2.33%     63.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 63490324      3.88%     66.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 76240296      4.66%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 25700288      1.57%     73.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 51290246      3.14%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                386594984     23.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1635375038                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.156985                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.445468                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                197840343                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             865057297                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 120695904                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             451570481                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 211013                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             4565704701                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 211013                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                299920722                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               305630674                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1069                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 394005966                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             635605594                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             4564952144                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents             254879989                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 300067                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents              202475617                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          5129716578                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           10412304286                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       2770600654                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups        5231901498                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            5126179720                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3536858                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                2213781524                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            409604064                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           205043288                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                49                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               60                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 4563187014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 113                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                4562851227                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               154                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1819329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1246985                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            102                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1635375038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.790095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.842010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           140346454      8.58%      8.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           381042465     23.30%     31.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           300031066     18.35%     50.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           191900646     11.73%     61.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           230660873     14.10%     76.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           304721480     18.63%     94.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            59731008      3.65%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            14120616      0.86%     99.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            12820430      0.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1635375038                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10349      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              13239988     99.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     20      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               10      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            110455      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1898494048     41.61%     41.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               100024      0.00%     41.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   104      0.00%     41.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd          2049720427     44.92%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3452      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2441      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead       409600098      8.98%     95.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite      204820178      4.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             4562851227                       # Type of FU issued
system.cpu.iq.rate                           2.790021                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    13250373                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002904                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5225006530                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1794965166                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1794807914                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads          5549321489                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes         2770041309                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses   2767520686                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1794710404                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses              2781280741                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              252                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2172                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       241562                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 211013                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  162534                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 17638                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          4563187127                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            800031                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             409604064                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            205043288                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 52                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17626                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         210162                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1127                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               211289                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            4562329500                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             409603298                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            521727                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    614425713                       # number of memory reference insts executed
system.cpu.iew.exec_branches                256302905                       # Number of branches executed
system.cpu.iew.exec_stores                  204822415                       # Number of stores executed
system.cpu.iew.exec_rate                     2.789702                       # Inst execution rate
system.cpu.iew.wb_sent                     4562328991                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    4562328600                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                3342029237                       # num instructions producing a value
system.cpu.iew.wb_consumers                4822770052                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.789701                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.692969                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1819339                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            210997                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1635001765                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.789824                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.689323                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    474736131     29.04%     29.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    235981845     14.43%     43.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    100101032      6.12%     49.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    303990964     18.59%     68.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     69180556      4.23%     72.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5    211300197     12.92%     85.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      6400185      0.39%     85.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     24900163      1.52%     87.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    208410692     12.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1635001765                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           2357799081                       # Number of instructions committed
system.cpu.commit.committedOps             4561367797                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      614403618                       # Number of memory references committed
system.cpu.commit.loads                     409601892                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  256292046                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                 2766680515                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                2408987481                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  169                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       100084      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1898043713     41.61%     41.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          100020      0.00%     41.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               91      0.00%     41.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd     2048720271     44.91%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1839      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1557      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead    409600053      8.98%     95.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite    204800169      4.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        4561367797                       # Class of committed instruction
system.cpu.commit.bw_lim_events             208410692                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   5989778209                       # The number of ROB reads
system.cpu.rob.rob_writes                  9126747583                       # The number of ROB writes
system.cpu.timesIdled                             355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           43441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  2357799081                       # Number of Instructions Simulated
system.cpu.committedOps                    4561367797                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.693621                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.693621                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.441710                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.441710                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2768839015                       # number of integer regfile reads
system.cpu.int_regfile_writes              1538492939                       # number of integer regfile writes
system.cpu.fp_regfile_reads                5228171074                       # number of floating regfile reads
system.cpu.fp_regfile_writes               2562700456                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1281423391                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1025968202                       # number of cc regfile writes
system.cpu.misc_regfile_reads              1127042884                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 8                       # number of replacements
system.cpu.dcache.tags.tagsinuse           408.988737                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           640004069                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               482                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          1327809.271784                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   408.988737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.399403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.399403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.462891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1280009778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1280009778                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    435202700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       435202700                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    204801369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      204801369                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     640004069                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        640004069                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    640004069                       # number of overall hits
system.cpu.dcache.overall_hits::total       640004069                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           222                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          579                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          579                       # number of overall misses
system.cpu.dcache.overall_misses::total           579                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     16790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16790000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     28214500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28214500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     45004500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45004500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     45004500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45004500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    435202922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    435202922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    204801726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    204801726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    640004648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    640004648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    640004648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    640004648                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75630.630631                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75630.630631                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79032.212885                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79032.212885                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77727.979275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77727.979275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77727.979275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77727.979275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          531                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           97                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          126                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          356                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          356                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          482                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10499000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10499000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     27836000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27836000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     38335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     38335000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38335000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83325.396825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83325.396825                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78191.011236                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78191.011236                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79533.195021                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79533.195021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79533.195021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79533.195021                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               414                       # number of replacements
system.cpu.icache.tags.tagsinuse           220.997685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              522353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               667                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            783.137931                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   220.997685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.863272                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863272                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1047097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1047097                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       522353                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          522353                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        522353                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           522353                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       522353                       # number of overall hits
system.cpu.icache.overall_hits::total          522353                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          862                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           862                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          862                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            862                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          862                       # number of overall misses
system.cpu.icache.overall_misses::total           862                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     61060499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61060499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     61060499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61060499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     61060499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61060499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       523215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       523215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       523215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       523215                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       523215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       523215                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001648                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001648                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001648                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001648                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001648                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001648                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70835.845708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70835.845708                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 70835.845708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70835.845708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 70835.845708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70835.845708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          455                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          193                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          193                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          193                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          669                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          669                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          669                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          669                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          669                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          669                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48811499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48811499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48811499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48811499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48811499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48811499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001279                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001279                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001279                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001279                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72961.881913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72961.881913                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72961.881913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72961.881913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72961.881913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72961.881913                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           1573                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 793                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               422                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                356                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               356                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            795                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1750                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          972                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2722                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        42688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    73536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1151                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003475                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.058874                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1147     99.65%     99.65% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1151                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               786500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1000500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              723000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              733.986565                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    503                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1065                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.472300                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   323.997817                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   409.988748                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.079101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.100095                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.179196                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1065                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          734                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.260010                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                13625                       # Number of tag accesses
system.l2cache.tags.data_accesses               13625                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst           81                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           84                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               81                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  84                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              81                       # number of overall hits
system.l2cache.overall_hits::cpu.data               3                       # number of overall hits
system.l2cache.overall_hits::total                 84                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          356                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            356                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          588                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          123                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          711                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            588                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            479                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1067                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           588                       # number of overall misses
system.l2cache.overall_misses::cpu.data           479                       # number of overall misses
system.l2cache.overall_misses::total             1067                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     27302000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     27302000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     46955000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     10269500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     57224500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     46955000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     37571500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     84526500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     46955000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     37571500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     84526500                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data          356                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          356                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          669                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          126                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          795                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          669                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          482                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1151                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          669                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          482                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1151                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.878924                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.976190                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.894340                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.878924                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.993776                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.927020                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.878924                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.993776                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.927020                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 76691.011236                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 76691.011236                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 79855.442177                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83491.869919                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 80484.528833                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 79855.442177                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78437.369520                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 79218.837863                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 79855.442177                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78437.369520                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 79218.837863                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data          356                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          356                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          588                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          711                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          588                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          479                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1067                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          588                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          479                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1067                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     23742000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     23742000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     41095000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      9039500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     50134500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     41095000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     32781500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     73876500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     41095000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     32781500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     73876500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.878924                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.976190                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.894340                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.878924                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.993776                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.927020                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.878924                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.993776                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.927020                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66691.011236                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66691.011236                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 69889.455782                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73491.869919                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70512.658228                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69889.455782                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68437.369520                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69237.582006                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69889.455782                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68437.369520                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69237.582006                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1066                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 817709239000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                709                       # Transaction distribution
system.membus.trans_dist::ReadExReq               356                       # Transaction distribution
system.membus.trans_dist::ReadExResp              356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           710                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        68160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        68160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   68160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1066                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1066                       # Request fanout histogram
system.membus.reqLayer2.occupancy              533000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2898500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
