{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641606042434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641606042435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 20:40:42 2022 " "Processing started: Fri Jan 07 20:40:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641606042435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606042435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606042435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641606042822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641606042822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/ram_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/ram_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qsys " "Found entity 1: ram_qsys" {  } { { "ram_qsys/synthesis/ram_qsys.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ram_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ram_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qsys_mm_interconnect_0 " "Found entity 1: ram_qsys_mm_interconnect_0" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ram_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qsys_onchip_mem " "Found entity 1: ram_qsys_onchip_mem" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_qsys/synthesis/submodules/ram_qsys_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_qsys/synthesis/submodules/ram_qsys_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qsys_bridge " "Found entity 1: ram_qsys_bridge" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_bridge.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file complex_multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPLEX_MULTIPLICATION " "Found entity 1: COMPLEX_MULTIPLICATION" {  } { { "COMPLEX_MULTIPLICATION.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_multiplication/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file complex_multiplication/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (complex_multiplication) " "Found design unit 1: dspba_library_package (complex_multiplication)" {  } { { "COMPLEX_MULTIPLICATION/dspba_library_package.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_multiplication/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file complex_multiplication/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048524 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048524 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048524 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "COMPLEX_MULTIPLICATION/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_multiplication/complex_multiplication_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complex_multiplication/complex_multiplication_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPLEX_MULTIPLICATION_0002-normal " "Found design unit 1: COMPLEX_MULTIPLICATION_0002-normal" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048535 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPLEX_MULTIPLICATION_0002 " "Found entity 1: COMPLEX_MULTIPLICATION_0002" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_CONTROLLER " "Found entity 1: RAM_CONTROLLER" {  } { { "RAM_CONTROLLER.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file add/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (add) " "Found design unit 1: dspba_library_package (add)" {  } { { "ADD/dspba_library_package.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file add/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048539 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048539 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048539 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "ADD/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/add_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add/add_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_0002-normal " "Found design unit 1: ADD_0002-normal" {  } { { "ADD/ADD_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048542 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_0002 " "Found entity 1: ADD_0002" {  } { { "ADD/ADD_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACT " "Found entity 1: SUBTRACT" {  } { { "SUBTRACT.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file subtract/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (subtract) " "Found design unit 1: dspba_library_package (subtract)" {  } { { "SUBTRACT/dspba_library_package.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file subtract/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048544 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048544 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048544 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "SUBTRACT/dspba_library.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract/subtract_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtract/subtract_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRACT_0002-normal " "Found design unit 1: SUBTRACT_0002-normal" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048547 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACT_0002 " "Found entity 1: SUBTRACT_0002" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compute_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMPUTE_UNIT " "Found entity 1: COMPUTE_UNIT" {  } { { "COMPUTE_UNIT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPUTE_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641606048668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FFT.sv(41) " "Verilog HDL assignment warning at FFT.sv(41): truncated value with size 32 to match size of target (11)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606048669 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FFT.sv(42) " "Verilog HDL assignment warning at FFT.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606048669 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FFT.sv(43) " "Verilog HDL assignment warning at FFT.sv(43): truncated value with size 32 to match size of target (11)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606048669 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 FFT.sv(45) " "Verilog HDL assignment warning at FFT.sv(45): truncated value with size 11 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606048669 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 FFT.sv(46) " "Verilog HDL assignment warning at FFT.sv(46): truncated value with size 11 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606048669 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FFT.sv(47) " "Verilog HDL assignment warning at FFT.sv(47): truncated value with size 32 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606048669 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 FFT.sv(75) " "Verilog HDL assignment warning at FFT.sv(75): truncated value with size 32 to match size of target (7)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606048669 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FFT.sv(85) " "Verilog HDL assignment warning at FFT.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606048670 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FFT.sv(104) " "Verilog HDL assignment warning at FFT.sv(104): truncated value with size 32 to match size of target (10)" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641606048670 "|FFT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_CONTROLLER RAM_CONTROLLER:rc " "Elaborating entity \"RAM_CONTROLLER\" for hierarchy \"RAM_CONTROLLER:rc\"" {  } { { "FFT.sv" "rc" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606048692 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RAM_CONTROLLER.sv(62) " "Verilog HDL Case Statement information at RAM_CONTROLLER.sv(62): all case item expressions in this case statement are onehot" {  } { { "RAM_CONTROLLER.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641606048694 "|FFT|RAM_CONTROLLER:rc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RAM_CONTROLLER.sv(70) " "Verilog HDL Case Statement information at RAM_CONTROLLER.sv(70): all case item expressions in this case statement are onehot" {  } { { "RAM_CONTROLLER.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641606048694 "|FFT|RAM_CONTROLLER:rc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RAM_CONTROLLER.sv(81) " "Verilog HDL Case Statement information at RAM_CONTROLLER.sv(81): all case item expressions in this case statement are onehot" {  } { { "RAM_CONTROLLER.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641606048695 "|FFT|RAM_CONTROLLER:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qsys RAM_CONTROLLER:rc\|ram_qsys:ram " "Elaborating entity \"ram_qsys\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\"" {  } { { "RAM_CONTROLLER.sv" "ram" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606048712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qsys_bridge RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_bridge:bridge " "Elaborating entity \"ram_qsys_bridge\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_bridge:bridge\"" {  } { { "ram_qsys/synthesis/ram_qsys.v" "bridge" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606048723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qsys_onchip_mem RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem " "Elaborating entity \"ram_qsys_onchip_mem\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\"" {  } { { "ram_qsys/synthesis/ram_qsys.v" "onchip_mem" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606048729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" "the_altsyncram" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606048760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606048769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.mif " "Parameter \"init_file\" = \"C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606048770 ""}  } { { "ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606048770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lm1 " "Found entity 1: altsyncram_1lm1" {  } { { "db/altsyncram_1lm1.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lm1 RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated " "Elaborating entity \"altsyncram_1lm1\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606048802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05h2 " "Found entity 1: altsyncram_05h2" {  } { { "db/altsyncram_05h2.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_05h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606048842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606048842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05h2 RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|altsyncram_05h2:altsyncram1 " "Elaborating entity \"altsyncram_05h2\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|altsyncram_05h2:altsyncram1\"" {  } { { "db/altsyncram_1lm1.tdf" "altsyncram1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606048842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1lm1.tdf" "mgl_prim2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1lm1.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 7 " "Parameter \"SHIFT_COUNT_BITS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 64 " "Parameter \"WIDTH_WORD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049040 ""}  } { { "db/altsyncram_1lm1.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_1lm1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606049040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_1lm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_qsys_mm_interconnect_0 RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ram_qsys_mm_interconnect_0\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ram_qsys/synthesis/ram_qsys.v" "mm_interconnect_0" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_avalon_master_translator\"" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" "bridge_avalon_master_translator" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|ram_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/ram_qsys_mm_interconnect_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\"" {  } { { "ram_qsys/synthesis/ram_qsys.v" "rst_controller" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/ram_qsys.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ram_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ram_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPUTE_UNIT COMPUTE_UNIT:cu " "Elaborating entity \"COMPUTE_UNIT\" for hierarchy \"COMPUTE_UNIT:cu\"" {  } { { "FFT.sv" "cu" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPLEX_MULTIPLICATION COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult " "Elaborating entity \"COMPLEX_MULTIPLICATION\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\"" {  } { { "COMPUTE_UNIT.sv" "c_mult" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPUTE_UNIT.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPLEX_MULTIPLICATION_0002 COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst " "Elaborating entity \"COMPLEX_MULTIPLICATION_0002\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\"" {  } { { "COMPLEX_MULTIPLICATION.v" "complex_multiplication_inst" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:fracXIsZero_uid121_bd_uid7_fpComplexMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:fracXIsZero_uid121_bd_uid7_fpComplexMulTest_delay\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "fracXIsZero_uid121_bd_uid7_fpComplexMulTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist104_fracXIsZero_uid121_bd_uid7_fpComplexMulTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist104_fracXIsZero_uid121_bd_uid7_fpComplexMulTest_q_6\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist104_fracXIsZero_uid121_bd_uid7_fpComplexMulTest_q_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist110_expX_uid110_bd_uid7_fpComplexMulTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist110_expX_uid110_bd_uid7_fpComplexMulTest_b_4\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist110_expX_uid110_bd_uid7_fpComplexMulTest_b_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist11_prodXY_uid703_prod_uid151_bd_uid7_fpComplexMulTest_bs9_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist11_prodXY_uid703_prod_uid151_bd_uid7_fpComplexMulTest_bs9_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist11_prodXY_uid703_prod_uid151_bd_uid7_fpComplexMulTest_bs9_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist12_prodXY_uid700_prod_uid61_ac_uid6_fpComplexMulTest_bs10_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist12_prodXY_uid700_prod_uid61_ac_uid6_fpComplexMulTest_bs10_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist12_prodXY_uid700_prod_uid61_ac_uid6_fpComplexMulTest_bs10_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component " "Elaborated megafunction instantiation \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component " "Instantiated megafunction \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049787 ""}  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606049787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gut " "Found entity 1: mult_gut" {  } { { "db/mult_gut.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mult_gut.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606049817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606049817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gut COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\|mult_gut:auto_generated " "Elaborating entity \"mult_gut\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im8_component\|mult_gut:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component " "Elaborated megafunction instantiation \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component " "Instantiated megafunction \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im5_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049832 ""}  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606049832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component " "Elaborated megafunction instantiation \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component " "Instantiated megafunction \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049842 ""}  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606049842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rlt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rlt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rlt " "Found entity 1: mult_rlt" {  } { { "db/mult_rlt.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mult_rlt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606049870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606049870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rlt COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\|mult_rlt:auto_generated " "Elaborating entity \"mult_rlt\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im0_component\|mult_rlt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component " "Elaborated megafunction instantiation \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1576 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component " "Instantiated megafunction \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606049883 ""}  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1576 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606049883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_60u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_60u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_60u " "Found entity 1: mult_60u" {  } { { "db/mult_60u.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mult_60u.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606049910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606049910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_60u COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\|mult_60u:auto_generated " "Elaborating entity \"mult_60u\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|LPM_MULT:prodXY_uid709_prod_uid331_bc_uid9_fpComplexMulTest_im11_component\|mult_60u:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist22_osig_uid710_prod_uid331_bc_uid9_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist22_osig_uid710_prod_uid331_bc_uid9_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist22_osig_uid710_prod_uid331_bc_uid9_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist88_expRPreExcExt_uid355_bc_uid9_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist88_expRPreExcExt_uid355_bc_uid9_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist88_expRPreExcExt_uid355_bc_uid9_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist122_signY_uid23_ac_uid6_fpComplexMulTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist122_signY_uid23_ac_uid6_fpComplexMulTest_b_6\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist122_signY_uid23_ac_uid6_fpComplexMulTest_b_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist87_expRPreExc_uid356_bc_uid9_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist87_expRPreExc_uid356_bc_uid9_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist87_expRPreExc_uid356_bc_uid9_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist89_fracRPreExc_uid354_bc_uid9_fpComplexMulTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist89_fracRPreExc_uid354_bc_uid9_fpComplexMulTest_b_2\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist89_fracRPreExc_uid354_bc_uid9_fpComplexMulTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist48_fracY_uid575_rImag_uid17_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist48_fracY_uid575_rImag_uid17_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist48_fracY_uid575_rImag_uid17_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist95_fracRPostNorm_uid247_ad_uid8_fpComplexMulTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist95_fracRPostNorm_uid247_ad_uid8_fpComplexMulTest_q_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist95_fracRPostNorm_uid247_ad_uid8_fpComplexMulTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist91_R_uid288_ad_uid8_fpComplexMulTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist91_R_uid288_ad_uid8_fpComplexMulTest_q_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist91_R_uid288_ad_uid8_fpComplexMulTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist35_sigB_uid596_rImag_uid17_fpComplexMulTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist35_sigB_uid596_rImag_uid17_fpComplexMulTest_b_3\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist35_sigB_uid596_rImag_uid17_fpComplexMulTest_b_3" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist8_rightShiftStageSel5Dto3_uid891_alignmentShifter_uid611_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist8_rightShiftStageSel5Dto3_uid891_alignmentShifter_uid611_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist8_rightShiftStageSel5Dto3_uid891_alignmentShifter_uid611_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606049995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:alignFracBPostShiftOut_uid615_rImag_uid17_fpComplexMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:alignFracBPostShiftOut_uid615_rImag_uid17_fpComplexMulTest_delay\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "alignFracBPostShiftOut_uid615_rImag_uid17_fpComplexMulTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:fracBAddOpPostXor_uid628_rImag_uid17_fpComplexMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:fracBAddOpPostXor_uid628_rImag_uid17_fpComplexMulTest_delay\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "fracBAddOpPostXor_uid628_rImag_uid17_fpComplexMulTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist40_fracA_uid593_rImag_uid17_fpComplexMulTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist40_fracA_uid593_rImag_uid17_fpComplexMulTest_b_4\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist40_fracA_uid593_rImag_uid17_fpComplexMulTest_b_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist31_fracGRS_uid631_rImag_uid17_fpComplexMulTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist31_fracGRS_uid631_rImag_uid17_fpComplexMulTest_q_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist31_fracGRS_uid631_rImag_uid17_fpComplexMulTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist17_rVStage_uid744_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist17_rVStage_uid744_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_b_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist17_rVStage_uid744_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist4_rVStage_uid758_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist4_rVStage_uid758_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist4_rVStage_uid758_lzCountVal_uid632_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist30_aMinusA_uid634_rImag_uid17_fpComplexMulTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist30_aMinusA_uid634_rImag_uid17_fpComplexMulTest_q_3\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist30_aMinusA_uid634_rImag_uid17_fpComplexMulTest_q_3" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist51_excX_uid559_rImag_uid17_fpComplexMulTest_b_10 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist51_excX_uid559_rImag_uid17_fpComplexMulTest_b_10\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist51_excX_uid559_rImag_uid17_fpComplexMulTest_b_10" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist52_excX_uid545_rImag_uid17_fpComplexMulTest_b_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist52_excX_uid545_rImag_uid17_fpComplexMulTest_b_9\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist52_excX_uid545_rImag_uid17_fpComplexMulTest_b_9" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist50_xGTEy_uid573_rImag_uid17_fpComplexMulTest_q_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist50_xGTEy_uid573_rImag_uid17_fpComplexMulTest_q_9\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist50_xGTEy_uid573_rImag_uid17_fpComplexMulTest_q_9" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist43_excBZ_uid590_rImag_uid17_fpComplexMulTest_q_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist43_excBZ_uid590_rImag_uid17_fpComplexMulTest_q_9\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist43_excBZ_uid590_rImag_uid17_fpComplexMulTest_q_9" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist34_effSub_uid597_rImag_uid17_fpComplexMulTest_q_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist34_effSub_uid597_rImag_uid17_fpComplexMulTest_q_7\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist34_effSub_uid597_rImag_uid17_fpComplexMulTest_q_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid940_fracPostNormExt_uid635_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid940_fracPostNormExt_uid635_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist2_leftShiftStageSel4Dto2_uid940_fracPostNormExt_uid635_rImag_uid17_fpComplexMulTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist41_expA_uid591_rImag_uid17_fpComplexMulTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist41_expA_uid591_rImag_uid17_fpComplexMulTest_b_6\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist41_expA_uid591_rImag_uid17_fpComplexMulTest_b_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist29_expPostNorm_uid639_rImag_uid17_fpComplexMulTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist29_expPostNorm_uid639_rImag_uid17_fpComplexMulTest_q_2\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist29_expPostNorm_uid639_rImag_uid17_fpComplexMulTest_q_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist26_expRPreExc_uid664_rImag_uid17_fpComplexMulTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist26_expRPreExc_uid664_rImag_uid17_fpComplexMulTest_b_2\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist26_expRPreExc_uid664_rImag_uid17_fpComplexMulTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist68_sigA_uid435_rReal_uid16_fpComplexMulTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist68_sigA_uid435_rReal_uid16_fpComplexMulTest_b_7\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist68_sigA_uid435_rReal_uid16_fpComplexMulTest_b_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 5156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist85_excX_uid399_rReal_uid16_fpComplexMulTest_b_8 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist85_excX_uid399_rReal_uid16_fpComplexMulTest_b_8\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist85_excX_uid399_rReal_uid16_fpComplexMulTest_b_8" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 5161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist86_excX_uid385_rReal_uid16_fpComplexMulTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|COMPLEX_MULTIPLICATION:c_mult\|COMPLEX_MULTIPLICATION_0002:complex_multiplication_inst\|dspba_delay:redist86_excX_uid385_rReal_uid16_fpComplexMulTest_b_7\"" {  } { { "COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" "redist86_excX_uid385_rReal_uid16_fpComplexMulTest_b_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPLEX_MULTIPLICATION/COMPLEX_MULTIPLICATION_0002.vhd" 5169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD COMPUTE_UNIT:cu\|ADD:adder_real " "Elaborating entity \"ADD\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\"" {  } { { "COMPUTE_UNIT.sv" "adder_real" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPUTE_UNIT.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_0002 COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst " "Elaborating entity \"ADD_0002\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\"" {  } { { "ADD.v" "add_inst" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist16_sigB_uid51_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist16_sigB_uid51_fpAddTest_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist16_sigB_uid51_fpAddTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist26_exp_bSig_uid35_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist26_exp_bSig_uid35_fpAddTest_b_1\"" {  } { { "ADD/ADD_0002.vhd" "redist26_exp_bSig_uid35_fpAddTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:excZ_bSig_uid17_uid37_fpAddTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:excZ_bSig_uid17_uid37_fpAddTest_delay\"" {  } { { "ADD/ADD_0002.vhd" "excZ_bSig_uid17_uid37_fpAddTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist25_frac_bSig_uid36_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist25_frac_bSig_uid36_fpAddTest_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist25_frac_bSig_uid36_fpAddTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist14_oFracBREXC2_uid70_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist14_oFracBREXC2_uid70_fpAddTest_b_1\"" {  } { { "ADD/ADD_0002.vhd" "redist14_oFracBREXC2_uid70_fpAddTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist2_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist2_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist2_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist3_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_c_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist3_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_c_2\"" {  } { { "ADD/ADD_0002.vhd" "redist3_rightShiftStageSel4Dto2_uid175_alignmentShifter_uid71_fpAddTest_merged_bit_select_c_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist29_frac_aSig_uid22_fpAddTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist29_frac_aSig_uid22_fpAddTest_b_4\"" {  } { { "ADD/ADD_0002.vhd" "redist29_frac_aSig_uid22_fpAddTest_b_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist6_r_uid149_lzCountVal_uid74_fpAddTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist6_r_uid149_lzCountVal_uid74_fpAddTest_q_1\"" {  } { { "ADD/ADD_0002.vhd" "redist6_r_uid149_lzCountVal_uid74_fpAddTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist19_sigA_uid50_fpAddTest_b_8 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist19_sigA_uid50_fpAddTest_b_8\"" {  } { { "ADD/ADD_0002.vhd" "redist19_sigA_uid50_fpAddTest_b_8" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist20_excR_bSig_uid45_fpAddTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist20_excR_bSig_uid45_fpAddTest_q_6\"" {  } { { "ADD/ADD_0002.vhd" "redist20_excR_bSig_uid45_fpAddTest_q_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist31_exp_aSig_uid21_fpAddTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist31_exp_aSig_uid21_fpAddTest_b_7\"" {  } { { "ADD/ADD_0002.vhd" "redist31_exp_aSig_uid21_fpAddTest_b_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist28_fracXIsZero_uid25_fpAddTest_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist28_fracXIsZero_uid25_fpAddTest_q_4\"" {  } { { "ADD/ADD_0002.vhd" "redist28_fracXIsZero_uid25_fpAddTest_q_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist15_effSub_uid52_fpAddTest_q_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist15_effSub_uid52_fpAddTest_q_7\"" {  } { { "ADD/ADD_0002.vhd" "redist15_effSub_uid52_fpAddTest_q_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist13_fracAddResultNoSignExt_uid73_fpAddTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist13_fracAddResultNoSignExt_uid73_fpAddTest_b_3\"" {  } { { "ADD/ADD_0002.vhd" "redist13_fracAddResultNoSignExt_uid73_fpAddTest_b_3" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist7_vStage_uid124_lzCountVal_uid74_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist7_vStage_uid124_lzCountVal_uid74_fpAddTest_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist7_vStage_uid124_lzCountVal_uid74_fpAddTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist11_fracPostNormRndRange_uid80_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist11_fracPostNormRndRange_uid80_fpAddTest_b_1\"" {  } { { "ADD/ADD_0002.vhd" "redist11_fracPostNormRndRange_uid80_fpAddTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist9_expRPreExc_uid87_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|ADD:adder_real\|ADD_0002:add_inst\|dspba_delay:redist9_expRPreExc_uid87_fpAddTest_b_2\"" {  } { { "ADD/ADD_0002.vhd" "redist9_expRPreExc_uid87_fpAddTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ADD/ADD_0002.vhd" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACT COMPUTE_UNIT:cu\|SUBTRACT:subtract_real " "Elaborating entity \"SUBTRACT\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\"" {  } { { "COMPUTE_UNIT.sv" "subtract_real" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/COMPUTE_UNIT.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACT_0002 COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst " "Elaborating entity \"SUBTRACT_0002\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\"" {  } { { "SUBTRACT.v" "subtract_inst" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q SUBTRACT_0002.vhd(50) " "Verilog HDL or VHDL warning at SUBTRACT_0002.vhd(50): object \"VCC_q\" assigned a value but never read" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641606050392 "|FFT|COMPUTE_UNIT:cu|SUBTRACT:subtract_real|SUBTRACT_0002:subtract_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist21_sigB_uid52_fpSubTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist21_sigB_uid52_fpSubTest_b_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist21_sigB_uid52_fpSubTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist23_sigA_uid51_fpSubTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist23_sigA_uid51_fpSubTest_b_3\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist23_sigA_uid51_fpSubTest_b_3" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist37_exp_aSig_uid22_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist37_exp_aSig_uid22_fpSubTest_b_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist37_exp_aSig_uid22_fpSubTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist19_shiftedOut_uid64_fpSubTest_c_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist19_shiftedOut_uid64_fpSubTest_c_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist19_shiftedOut_uid64_fpSubTest_c_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist5_rightShiftStageSel5Dto3_uid205_alignmentShifter_uid65_fpSubTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist5_rightShiftStageSel5Dto3_uid205_alignmentShifter_uid65_fpSubTest_merged_bit_select_c_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist5_rightShiftStageSel5Dto3_uid205_alignmentShifter_uid65_fpSubTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:fracBAddOpPostXor_uid82_fpSubTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:fracBAddOpPostXor_uid82_fpSubTest_delay\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "fracBAddOpPostXor_uid82_fpSubTest_delay" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist36_frac_aSig_uid23_fpSubTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist36_frac_aSig_uid23_fpSubTest_b_4\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist36_frac_aSig_uid23_fpSubTest_b_4" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist17_fracGRS_uid85_fpSubTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist17_fracGRS_uid85_fpSubTest_q_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist17_fracGRS_uid85_fpSubTest_q_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist9_rVStage_uid152_lzCountVal_uid86_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist9_rVStage_uid152_lzCountVal_uid86_fpSubTest_b_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist9_rVStage_uid152_lzCountVal_uid86_fpSubTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist4_rVStage_uid166_lzCountVal_uid86_fpSubTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist4_rVStage_uid166_lzCountVal_uid86_fpSubTest_merged_bit_select_c_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist4_rVStage_uid166_lzCountVal_uid86_fpSubTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist24_sigA_uid51_fpSubTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist24_sigA_uid51_fpSubTest_b_7\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist24_sigA_uid51_fpSubTest_b_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist25_excR_bSig_uid46_fpSubTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist25_excR_bSig_uid46_fpSubTest_q_6\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist25_excR_bSig_uid46_fpSubTest_q_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist38_exp_aSig_uid22_fpSubTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist38_exp_aSig_uid22_fpSubTest_b_6\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist38_exp_aSig_uid22_fpSubTest_b_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist30_excZ_bSig_uid18_uid38_fpSubTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist30_excZ_bSig_uid18_uid38_fpSubTest_q_6\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist30_excZ_bSig_uid18_uid38_fpSubTest_q_6" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist20_effSub_uid53_fpSubTest_q_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist20_effSub_uid53_fpSubTest_q_7\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist20_effSub_uid53_fpSubTest_q_7" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist7_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist7_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist7_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid254_fracPostNormExt_uid89_fpSubTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist2_leftShiftStageSel4Dto2_uid254_fracPostNormExt_uid89_fpSubTest_merged_bit_select_c_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist2_leftShiftStageSel4Dto2_uid254_fracPostNormExt_uid89_fpSubTest_merged_bit_select_c_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist15_expPostNorm_uid93_fpSubTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist15_expPostNorm_uid93_fpSubTest_q_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist15_expPostNorm_uid93_fpSubTest_q_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist14_fracPostNormRndRange_uid103_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist14_fracPostNormRndRange_uid103_fpSubTest_b_1\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist14_fracPostNormRndRange_uid103_fpSubTest_b_1" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist12_expRPreExc_uid118_fpSubTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist12_expRPreExc_uid118_fpSubTest_b_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist12_expRPreExc_uid118_fpSubTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist13_fracRPreExc_uid117_fpSubTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"COMPUTE_UNIT:cu\|SUBTRACT:subtract_real\|SUBTRACT_0002:subtract_inst\|dspba_delay:redist13_fracRPreExc_uid117_fpSubTest_b_2\"" {  } { { "SUBTRACT/SUBTRACT_0002.vhd" "redist13_fracRPreExc_uid117_fpSubTest_b_2" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/SUBTRACT/SUBTRACT_0002.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606050630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ip14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ip14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ip14 " "Found entity 1: altsyncram_ip14" {  } { { "db/altsyncram_ip14.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/altsyncram_ip14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606052679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606052679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mux_j7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606052849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606052849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606052897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606052897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3th.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3th.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3th " "Found entity 1: cntr_3th" {  } { { "db/cntr_3th.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cntr_3th.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606052977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606052977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lrb " "Found entity 1: cmpr_lrb" {  } { { "db/cmpr_lrb.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cmpr_lrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606053007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606053007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cntr_cki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606053050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606053050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6rh " "Found entity 1: cntr_6rh" {  } { { "db/cntr_6rh.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cntr_6rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606053114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606053114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606053146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606053146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606053188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606053188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606053224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606053224 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606053393 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641606053525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.07.20:40:55 Progress: Loading sld3cba3e19/alt_sld_fab_wrapper_hw.tcl " "2022.01.07.20:40:55 Progress: Loading sld3cba3e19/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606055654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606057216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606057306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606059205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606059299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606059397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606059506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606059509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606059510 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641606060197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3cba3e19/alt_sld_fab.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606060388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606060388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606060465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606060465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606060478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606060478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606060531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606060531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606060611 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606060611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606060611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606060672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606060672 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "FFT.sv" "Mult0" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641606063780 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641606063780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606063803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606063803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606063803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606063803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606063803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606063803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606063803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606063803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606063803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641606063803 ""}  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641606063803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ens.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ens.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ens " "Found entity 1: mult_ens" {  } { { "db/mult_ens.tdf" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/db/mult_ens.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641606063830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606063830 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641606065835 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641606065982 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641606065982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606067606 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641606069744 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "base_pointer\[0\]~11 " "Logic cell \"base_pointer\[0\]~11\"" {  } { { "FFT.sv" "base_pointer\[0\]~11" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641606069765 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1641606069765 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641606069989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641606069989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606070663 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641606072389 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641606072389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606072503 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 622 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 622 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1641606074644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641606074803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641606074803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12530 " "Implemented 12530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641606075556 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641606075556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12135 " "Implemented 12135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641606075556 ""} { "Info" "ICUT_CUT_TM_RAMS" "358 " "Implemented 358 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641606075556 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1641606075556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641606075556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641606075629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 20:41:15 2022 " "Processing ended: Fri Jan 07 20:41:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641606075629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641606075629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641606075629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641606075629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641606076734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641606076734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 20:41:16 2022 " "Processing started: Fri Jan 07 20:41:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641606076734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641606076734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FFT -c FFT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641606076734 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641606076798 ""}
{ "Info" "0" "" "Project  = FFT" {  } {  } 0 0 "Project  = FFT" 0 0 "Fitter" 0 0 1641606076798 ""}
{ "Info" "0" "" "Revision = FFT" {  } {  } 0 0 "Revision = FFT" 0 0 "Fitter" 0 0 1641606076798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641606076982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641606076982 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FFT 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FFT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641606077044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641606077072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641606077072 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641606077316 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641606077320 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641606077539 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641606077539 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 35342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641606077591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 35344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641606077591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 35346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641606077591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 35348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641606077591 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641606077591 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1641606077592 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1641606077592 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1641606077592 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1641606077592 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1641606078238 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641606079384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641606079384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641606079384 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1641606079384 ""}
{ "Info" "ISTA_SDC_FOUND" "ram_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ram_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1641606079436 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register addendum\[0\] MAX10_CLK1_50 " "Register addendum\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641606079485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1641606079485 "|FFT|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE " "Node: RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641606079485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1641606079485 "|FFT|RAM_CONTROLLER:rc|state.READ_ACKNOWLEDGE"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641606079488 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1641606079488 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641606079557 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641606079557 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1641606079557 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1641606079557 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1641606079557 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1641606079557 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1641606079557 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1641606079557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641606080229 ""}  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 35329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641606080229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM_CONTROLLER:rc\|ready~1  " "Automatically promoted node RAM_CONTROLLER:rc\|ready~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[0\] " "Destination node latched_a\[0\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[10\] " "Destination node latched_a\[10\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[10\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[11\] " "Destination node latched_a\[11\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[12\] " "Destination node latched_a\[12\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[12\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[13\] " "Destination node latched_a\[13\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[13\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[14\] " "Destination node latched_a\[14\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[14\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[15\] " "Destination node latched_a\[15\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[15\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[16\] " "Destination node latched_a\[16\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[16\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[17\] " "Destination node latched_a\[17\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[17\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latched_a\[18\] " "Destination node latched_a\[18\]" {  } { { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 108 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "latched_a\[18\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1641606080229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641606080229 ""}  } { { "RAM_CONTROLLER.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/RAM_CONTROLLER.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 11529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641606080229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641606080229 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 18657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641606080229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 26062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 26088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 19678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641606080229 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 22654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641606080229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641606080230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node RAM_CONTROLLER:rc\|ram_qsys:ram\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "ram_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 12201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641606080230 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641606080230 ""}  } { { "ram_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/ram_qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 4937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641606080230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641606081193 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641606081209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641606081210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641606081227 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641606081260 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641606081289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641606081511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Embedded multiplier block " "Packed 10 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1641606081526 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "10 " "Created 10 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1641606081526 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641606081526 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641606082305 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641606082320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641606083800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641606085559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641606085635 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641606087714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641606087714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641606088910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641606092663 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641606092663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641606093216 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1641606093216 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641606093216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641606093219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.55 " "Total time spent on timing analysis during the Fitter is 1.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641606093542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641606093618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641606096748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641606096754 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641606100069 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641606101556 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641606102690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3 V Schmitt Trigger B8 " "Pin KEY0 uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "FFT.sv" "" { Text "C:/Users/varun/Documents/Projects/FPGA/FFT/FFT.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/varun/Documents/Projects/FPGA/FFT/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641606102690 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1641606102690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/varun/Documents/Projects/FPGA/FFT/output_files/FFT.fit.smsg " "Generated suppressed messages file C:/Users/varun/Documents/Projects/FPGA/FFT/output_files/FFT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641606103281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5795 " "Peak virtual memory: 5795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641606105269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 20:41:45 2022 " "Processing ended: Fri Jan 07 20:41:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641606105269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641606105269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641606105269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641606105269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641606106240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641606106240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 20:41:46 2022 " "Processing started: Fri Jan 07 20:41:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641606106240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641606106240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FFT -c FFT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641606106240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641606106661 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1641606108754 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641606108848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641606109712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 20:41:49 2022 " "Processing ended: Fri Jan 07 20:41:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641606109712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641606109712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641606109712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641606109712 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1641606110393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1641606110802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641606110803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 20:41:50 2022 " "Processing started: Fri Jan 07 20:41:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641606110803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1641606110803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FFT -c FFT " "Command: quartus_sta FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1641606110803 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1641606110866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1641606111277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1641606111277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606111304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606111304 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641606111917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641606111917 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641606111917 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1641606111917 ""}
{ "Info" "ISTA_SDC_FOUND" "ram_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ram_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1641606111970 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register addendum\[0\]~_Duplicate_1 MAX10_CLK1_50 " "Register addendum\[0\]~_Duplicate_1 is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641606112031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1641606112031 "|FFT|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE " "Node: RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641606112031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1641606112031 "|FFT|RAM_CONTROLLER:rc|state.READ_ACKNOWLEDGE"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641606112034 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641606112034 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641606112068 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641606112068 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1641606112068 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1641606112069 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1641606112089 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1641606112108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.488 " "Worst-case setup slack is 42.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.488               0.000 altera_reserved_tck  " "   42.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606112119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 altera_reserved_tck  " "    0.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606112129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.363 " "Worst-case recovery slack is 93.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.363               0.000 altera_reserved_tck  " "   93.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606112147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.287 " "Worst-case removal slack is 1.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.287               0.000 altera_reserved_tck  " "    1.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606112154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.521 " "Worst-case minimum pulse width slack is 49.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.521               0.000 altera_reserved_tck  " "   49.521               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606112158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606112158 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606112192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606112192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606112192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606112192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.021 ns " "Worst Case Available Settling Time: 342.021 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606112192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606112192 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641606112192 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641606112198 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1641606112224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1641606115792 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register addendum\[0\]~_Duplicate_1 MAX10_CLK1_50 " "Register addendum\[0\]~_Duplicate_1 is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641606116131 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1641606116131 "|FFT|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE " "Node: RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641606116131 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1641606116131 "|FFT|RAM_CONTROLLER:rc|state.READ_ACKNOWLEDGE"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641606116134 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641606116134 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641606116145 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641606116145 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1641606116145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.025 " "Worst-case setup slack is 43.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.025               0.000 altera_reserved_tck  " "   43.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 altera_reserved_tck  " "    0.254               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.844 " "Worst-case recovery slack is 93.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.844               0.000 altera_reserved_tck  " "   93.844               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.199 " "Worst-case removal slack is 1.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.199               0.000 altera_reserved_tck  " "    1.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.539 " "Worst-case minimum pulse width slack is 49.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.539               0.000 altera_reserved_tck  " "   49.539               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116204 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.737 ns " "Worst Case Available Settling Time: 342.737 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116240 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641606116240 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641606116244 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register addendum\[0\]~_Duplicate_1 MAX10_CLK1_50 " "Register addendum\[0\]~_Duplicate_1 is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641606116549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1641606116549 "|FFT|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE " "Node: RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by RAM_CONTROLLER:rc\|state.READ_ACKNOWLEDGE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641606116549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1641606116549 "|FFT|RAM_CONTROLLER:rc|state.READ_ACKNOWLEDGE"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641606116552 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641606116552 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641606116564 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641606116564 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1641606116564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.867 " "Worst-case setup slack is 46.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.867               0.000 altera_reserved_tck  " "   46.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 altera_reserved_tck  " "    0.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.661 " "Worst-case recovery slack is 96.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.661               0.000 altera_reserved_tck  " "   96.661               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.557 " "Worst-case removal slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 altera_reserved_tck  " "    0.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.385 " "Worst-case minimum pulse width slack is 49.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.385               0.000 altera_reserved_tck  " "   49.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641606116605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641606116605 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.904 ns " "Worst Case Available Settling Time: 346.904 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641606116640 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641606116640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641606117184 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641606117185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641606117278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 20:41:57 2022 " "Processing ended: Fri Jan 07 20:41:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641606117278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641606117278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641606117278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1641606117278 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1641606117978 ""}
