<div id=vari_id style="display: none">529,0</div>
<table>
  <tr class="ignore">    <td align=right>IP</td>    <td align=center width=20> = </td>    <td align=left><nobr>DFx JTAG BFM</nobr></td>    </tr>
  <tr class="ignore">    <td align=right>Project</td>    <td align=center width=20> = </td>    <td align=left><nobr>All</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Variation</td>    <td align=center width=20> = </td>    <td align=left><nobr>ALL</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Milestone</td>    <td align=center width=20> = </td>    <td align=left><nobr>1.0</nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Rule version</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>14.14.0</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Date</td>    <td align=center width=20> = </td>    <td align=left><nobr>Sun Jun  8 23:47:29 IST 2014</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>User</td>    <td align=center width=20> = </td>    <td align=left><nobr>sbulusu</nobr></td>  </tr>
</table>
<br>
<table>
  <tr class="ignore">    <td align=right><nobr>Override File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr><A HREF="#ovrfilecontent">/nfs/iind/disks/mg_disk0971/users/sbulusu/devlpmnt/ip-jtag-bfm/tools/zirconqa/all_override_14.14.0.dat</A></nobr></td>  </tr>
</table>
<br>
Note: N/A - Approved waiver of type N/A<br>Note: WAIVER ## - Approved waiver<br><br><table border=1>
  <tr class="summaryHeader"><th align=center colspan=6><nobr><b>Summary</b></nobr></th></tr>
  <tr class="summaryHeader"><th align=left>Category</th><th align=center>Pass</th><th align=center>Fail</th><th align=center>Waived</th><th align=center>N/A</th><th align=center>Total</th></tr>
  <tr class="summary"><td align=left><nobr>1 Build & Run</nobr></td><td align=center>10</td><td align=center>0</td><td align=center>0</td><td align=center>3</td><td align=center>10</td></tr>
  <tr class="summary"><td align=left><nobr>12 Phys Design Enabling</nobr></td><td align=center>1</td><td align=center>0</td><td align=center>0</td><td align=center>28</td><td align=center>1</td></tr>
  <tr class="summary"><td align=left><nobr>15 Review</nobr></td><td align=center>9</td><td align=center>0</td><td align=center>0</td><td align=center>5</td><td align=center>9</td></tr>
  <tr class="summary"><td align=left><nobr>19 Simulation</nobr></td><td align=center>5</td><td align=center>0</td><td align=center>0</td><td align=center>13</td><td align=center>5</td></tr>
  <tr class="summary"><td align=left><nobr>20 SV TB</nobr></td><td align=center>22</td><td align=center>1</td><td align=center>0</td><td align=center>3</td><td align=center>23</td></tr>
  <tr class="summary"><td align=left><nobr>4 DFt</nobr></td><td align=center>2</td><td align=center>0</td><td align=center>0</td><td align=center>19</td><td align=center>2</td></tr>
  <tr class="summary"><td align=left><nobr>5 Documentation</nobr></td><td align=center>2</td><td align=center>4</td><td align=center>0</td><td align=center>3</td><td align=center>6</td></tr>
  <tr class="summary"><td align=left><nobr>7 FEV</nobr></td><td align=center>1</td><td align=center>0</td><td align=center>0</td><td align=center>11</td><td align=center>1</td></tr>
  <tr class="summary"><td align=right>Total</td><td align=center>52</td><td align=center>5</td><td align=center>0</td><td align=center>85</td><td align=center>57</td></tr>
</table><br>
Note: AUTO RULES SUMMARY: pass: 30, fail: 5, waived: 0, N/A: 41, total: 35<br>
Note: MANUAL RULES SUMMARY: pass: 22, fail: 0, waived: 0, N/A: 44, total: 22<br>
<br>
<table border=1>
  <tr class="resultHeader"><th align=center colspan=5><nobr><b>Rule results</b></nobr></th></tr>
  <tr class="resultHeader"><th align=left>Rule</th><th align=center>Type</th><th align=center width=100>Category</th><th align=left width=300>Name</th><th align=center>Result</th></tr>
  <tr class="result" id="Item_2180"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.10.a'>1.10.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td align=left>ACE required libraries exist</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2173"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.11.a'>1.11.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td align=left>ACE UDF contents must be re-usable</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2053"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.12.a'>1.12.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td align=left>ACE support for power aware simulation exists</td><td align=center><font color=purple>N/A 13941</font></td></tr>
  <tr class="result" id="Item_2039"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.14.a'>1.14.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td align=left>ACE VCS compilation is clean</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2123"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.15.a'>1.15.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td align=left>ACE Verdi compilation is clean</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2111"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.16.a'>1.16.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td align=left><font color='gray'>OVM test sequences are reusable</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2186"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.17.a'>1.17.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td align=left><font color='gray'>IP RTL+IP env must compile including UPF in the SoC environment and pass basic health tests</font></td><td align=center><font color=purple>N/A 13685</font></td></tr>
  <tr class="result" id="Item_2113"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.19.a'>1.19.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td align=left>Shared library not exported in ACE</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2136"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.2.a'>1.2.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td align=left>All sub-IPs are uniquified</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2055"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.20.a'>1.20.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td align=left><font color='gray'>Workarounds tie-offs etc.</font></td><td align=center><font color=purple>N/A 13686</font></td></tr>
  <tr class="result" id="Item_2220"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.270.a'>1.270.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td align=left><font color='gray'>IP must follow POR directory structure</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2117"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.8.a'>1.8.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td align=left>Use SOC defined BFM versions</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2058"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=1.9.a'>1.9.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td align=left>Use SOC defined tool versions <b>(ZQR)</b></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2089"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=10.104.a'>10.104.a</a></nobr></td><td align=center>Manual</td><td align=center>MCP/FP</td><td align=left><font color='gray'>Fishtail passing</font></td><td align=center><font color=purple>N/A 13763</font></td></tr>
  <tr class="result" id="Item_2133"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.105.a'>11.105.a</a></nobr></td><td align=center>Auto</td><td align=center>RDL</td><td align=left>[CR] RDL file delivered</td><td align=center><font color=purple>N/A 13980</font></td></tr>
  <tr class="result" id="Item_2213"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.105.b'>11.105.b</a></nobr></td><td align=center>Auto</td><td align=center>RDL</td><td align=left>[CR] RAL files delivered</td><td align=center><font color=purple>N/A 13981</font></td></tr>
  <tr class="result" id="Item_2326"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.107.a'>11.107.a</a></nobr></td><td align=center>Auto</td><td align=center>RDL</td><td align=left>[FUSE] RDL file delivered</td><td align=center><font color=purple>N/A 13982</font></td></tr>
  <tr class="result" id="Item_2325"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.107.b'>11.107.b</a></nobr></td><td align=center>Auto</td><td align=center>RDL</td><td align=left>[FUSE] RAL files delivered</td><td align=center><font color=purple>N/A 13976</font></td></tr>
  <tr class="result" id="Item_2338"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.111.a'>11.111.a</a></nobr></td><td align=center>Auto</td><td align=center>RDL</td><td align=left>[CR] RDL quality checks run</td><td align=center><font color=purple>N/A 13977</font></td></tr>
  <tr class="result" id="Item_2312"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.112.a'>11.112.a</a></nobr></td><td align=center>Manual</td><td align=center>RDL</td><td align=left><font color='gray'>[FUSE+STRAP] RDL quality checks run</font></td><td align=center><font color=purple>N/A 13764</font></td></tr>
  <tr class="result" id="Item_2124"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.168.a'>11.168.a</a></nobr></td><td align=center>Auto</td><td align=center>RDL</td><td align=left>IPs should use Fuse Pull Completion Message Format</td><td align=center><font color=purple>N/A 13978</font></td></tr>
  <tr class="result" id="Item_2221"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.262.a'>11.262.a</a></nobr></td><td align=center>Manual</td><td align=center>RDL</td><td align=left><font color='gray'>[TAP] RDL quality checks run</font></td><td align=center><font color=purple>N/A 13765</font></td></tr>
  <tr class="result" id="Item_2222"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.263.a'>11.263.a</a></nobr></td><td align=center>Manual</td><td align=center>RDL</td><td align=left><font color='gray'>[TAP] RDL verified against RTL</font></td><td align=center><font color=purple>N/A 13766</font></td></tr>
  <tr class="result" id="Item_2189"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.271.a'>11.271.a</a></nobr></td><td align=center>Manual</td><td align=center>RDL</td><td align=left><font color='gray'>[CR] RDL verified against RTL</font></td><td align=center><font color=purple>N/A 13767</font></td></tr>
  <tr class="result" id="Item_2336"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.272.a'>11.272.a</a></nobr></td><td align=center>Manual</td><td align=center>RDL</td><td align=left><font color='gray'>[FUSE+STRAP] RDL verified against RTL</font></td><td align=center><font color=purple>N/A 13768</font></td></tr>
  <tr class="result" id="Item_2223"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=11.273.a'>11.273.a</a></nobr></td><td align=center>Auto</td><td align=center>RDL</td><td align=left>[TAP] RAL file delivered</td><td align=center><font color=purple>N/A 13979</font></td></tr>
  <tr class="result" id="Item_2210"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.1.a'>12.1.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>The current_design command or any procedure using current_design... <b>(ZQR)</b></td><td align=center><font color=purple>N/A 13983</font></td></tr>
  <tr class="result" id="Item_2224"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.115.a'>12.115.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>All virtual clocks should be defined in a separate file</font></td><td align=center><font color=purple>N/A 13770</font></td></tr>
  <tr class="result" id="Item_2225"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.118.a'>12.118.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>Exceptions among clock groups should only be described in...</td><td align=center><font color=purple>N/A 13986</font></td></tr>
  <tr class="result" id="Item_2125"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.118.b'>12.118.b</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Exceptions among clock groups should be described in a separate file</font></td><td align=center><font color=purple>N/A 13771</font></td></tr>
  <tr class="result" id="Item_2143"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.120.a'>12.120.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>No KITS flow scripts are present in the IP scripts directory</td><td align=center><font color=purple>N/A 13987</font></td></tr>
  <tr class="result" id="Item_2082"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.123.a'>12.123.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>The block_setup.tcl file is clean <b>(ZQR)</b></td><td align=center><font color=purple>N/A 13988</font></td></tr>
  <tr class="result" id="Item_2298"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.124.a'>12.124.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>Provide timing reports for review and quality checking. <b>(ZQR)</b></td><td align=center><font color=purple>N/A 13989</font></td></tr>
  <tr class="result" id="Item_2226"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.275.a'>12.275.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>"check_mv_design" is run and free of errors.Warnings are... <b>(ZQR)</b></td><td align=center><font color=purple>N/A 13990</font></td></tr>
  <tr class="result" id="Item_2227"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.276.a'>12.276.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>IO delay constraints is provided</td><td align=center><font color=purple>N/A 13991</font></td></tr>
  <tr class="result" id="Item_2110"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.277.a'>12.277.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>All definitions and contraints files follow the default KITS flow</td><td align=center><font color=purple>N/A 13992</font></td></tr>
  <tr class="result" id="Item_2229"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.278.a'>12.278.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Any special strategy for synthesis (e.g. ungroup/flat/-retiming/hierarchical synth/group paths) is documented in integration guide.</font></td><td align=center><font color=purple>N/A 13772</font></td></tr>
  <tr class="result" id="Item_2305"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.279.a'>12.279.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Only CTECH cells on clock paths are allowed.</font></td><td align=center><font color=purple>N/A 13773</font></td></tr>
  <tr class="result" id="Item_2293"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.280.a'>12.280.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>No unclocked registers in DC Synthesis results</td><td align=center><font color=purple>N/A 13993</font></td></tr>
  <tr class="result" id="Item_2297"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.281.a'>12.281.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>Scan configuration files must be provided</td><td align=center><font color=purple>N/A 13994</font></td></tr>
  <tr class="result" id="Item_2233"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.282.a'>12.282.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Max leakage power budget defined to be used as constraint during synthesis/APR</font></td><td align=center><font color=purple>N/A 13774</font></td></tr>
  <tr class="result" id="Item_2234"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.283.a'>12.283.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Max power virus number to be used as constraint during IR drop analysis</font></td><td align=center><font color=purple>N/A 13775</font></td></tr>
  <tr class="result" id="Item_2235"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.284.a'>12.284.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>No hard coded clocks in DC constraint APIs.. <b>(ZQR)</b></td><td align=center><font color=purple>N/A 13995</font></td></tr>
  <tr class="result" id="Item_2302"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.285.a'>12.285.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>Multi-Cycle Paths and False Paths specification is provided</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2237"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.286.a'>12.286.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Timing critical signals within the IP and at IP boundary</font></td><td align=center><font color=purple>N/A 13776</font></td></tr>
  <tr class="result" id="Item_2238"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.287.a'>12.287.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>I/O are flopped . Specification of IOs which are not flopped to be documented </font></td><td align=center><font color=purple>N/A 13777</font></td></tr>
  <tr class="result" id="Item_2239"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.288.a'>12.288.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>SDC constraints in RDT format</font></td><td align=center><font color=purple>N/A 13778</font></td></tr>
  <tr class="result" id="Item_2240"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.289.a'>12.289.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Any logic on the clock path should use clock cells</font></td><td align=center><font color=purple>N/A 13779</font></td></tr>
  <tr class="result" id="Item_2242"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.291.a'>12.291.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>Gate count numbers provided through design_qor report</td><td align=center><font color=purple>N/A 13997</font></td></tr>
  <tr class="result" id="Item_2181"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.292.a'>12.292.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Top-level port and parameter changes are defined between releases</font></td><td align=center><font color=purple>N/A 13780</font></td></tr>
  <tr class="result" id="Item_2243"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.293.a'>12.293.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Synthesis parameters are set in the synthesis flow . IP synthesized once per process</font></td><td align=center><font color=purple>N/A 13781</font></td></tr>
  <tr class="result" id="Item_2244"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.294.a'>12.294.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>Review and waive any logic on reset violations</font></td><td align=center><font color=purple>N/A 13782</font></td></tr>
  <tr class="result" id="Item_2108"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.55.a'>12.55.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td align=left><font color='gray'>HIPs/EBBs follow EBB methodology</font></td><td align=center><font color=purple>N/A 13769</font></td></tr>
  <tr class="result" id="Item_2201"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.55.b'>12.55.b</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>The EBB file must exist <b>(ZQR)</b></td><td align=center><font color=purple>N/A 13985</font></td></tr>
  <tr class="result" id="Item_2170"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=12.6.a'>12.6.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td align=left>Must have a RTL list file for synthesis</td><td align=center><font color=purple>N/A 13984</font></td></tr>
  <tr class="result" id="Item_2099"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.127.a'>13.127.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>Require UPF 1.0 only</font></td><td align=center><font color=purple>N/A 13783</font></td></tr>
  <tr class="result" id="Item_2061"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.130.a'>13.130.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>UPF including sub blocks using load_upf</font></td><td align=center><font color=purple>N/A 13784</font></td></tr>
  <tr class="result" id="Item_2193"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.185.a'>13.185.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>Power Management testing (S0ix save/restore DVFS etc.)</font></td><td align=center><font color=purple>N/A 13785</font></td></tr>
  <tr class="result" id="Item_2246"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.302.a'>13.302.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>Power Enable and acknoledgement port names defined</font></td><td align=center><font color=purple>N/A 13786</font></td></tr>
  <tr class="result" id="Item_2247"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.303.a'>13.303.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>Power and ground connections to hardIP/MACRO or non-stdcell defined</font></td><td align=center><font color=purple>N/A 13787</font></td></tr>
  <tr class="result" id="Item_2248"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.304.a'>13.304.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>Any requirements for EBB : RF/ROM/SRAM power enable connections are documented in integration guide</font></td><td align=center><font color=purple>N/A 13788</font></td></tr>
  <tr class="result" id="Item_2249"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.305.a'>13.305.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>Any requirements for DELAY cells in power enable chain is documented in integration guide</font></td><td align=center><font color=purple>N/A 13789</font></td></tr>
  <tr class="result" id="Item_2250"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.306.a'>13.306.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>Primary  power are defined UPF for each power domain ( secondary defined if applicable)</font></td><td align=center><font color=purple>N/A 13790</font></td></tr>
  <tr class="result" id="Item_2251"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.307.a'>13.307.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>Netlist / post synthesis Spygalss-LP run</font></td><td align=center><font color=purple>N/A 13791</font></td></tr>
  <tr class="result" id="Item_2332"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.312.a'>13.312.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>All Power intent Collateral Exists</font></td><td align=center><font color=purple>N/A 13792</font></td></tr>
  <tr class="result" id="Item_2333"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=13.313.a'>13.313.a</a></nobr></td><td align=center>Manual</td><td align=center>Power Intent</td><td align=left><font color='gray'>RTL free from power-intent logic</font></td><td align=center><font color=purple>N/A 13793</font></td></tr>
  <tr class="result" id="Item_2155"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=14.131.a'>14.131.a</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td align=left>Spyglass LP waiver files must exist</td><td align=center><font color=purple>N/A 13998</font></td></tr>
  <tr class="result" id="Item_2142"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=14.131.b'>14.131.b</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td align=left>Spyglass LP report files must exist</td><td align=center><font color=purple>N/A 13999</font></td></tr>
  <tr class="result" id="Item_2048"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=14.131.c'>14.131.c</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td align=left>Spyglass LP waiver files must exist and are uniquified with [ip]_... <b>(ZQR)</b></td><td align=center><font color=purple>N/A 14000</font></td></tr>
  <tr class="result" id="Item_2191"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=14.131.d'>14.131.d</a></nobr></td><td align=center>Auto</td><td align=center>Power Lint</td><td align=left>Spyglass LP report files must exist and are clean</td><td align=center><font color=purple>N/A 14001</font></td></tr>
  <tr class="result" id="Item_2252"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.133.a'>15.133.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>All functionality coded, excluding DFx, power planes/domains/gates, ?firewall? etc</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2140"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.135.a'>15.135.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>All IP Providers are required to run functional GLS or XPROP</font></td><td align=center><font color=purple>N/A 13794</font></td></tr>
  <tr class="result" id="Item_2192"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.148.a'>15.148.a</a></nobr></td><td align=center>Auto</td><td align=center>Review</td><td align=left>IP has HSD setup for tracking bugs, PCRs, etc.</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2073"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.149.a'>15.149.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>IP-level RESET waveform review to facilitate integration</font></td><td align=center><font color=purple>N/A 13795</font></td></tr>
  <tr class="result" id="Item_2088"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.150.a'>15.150.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>NO-INIT signals/paths needed for X-prop and random corrupt modes (for RESET/POWER) are documented/reviewed</font></td><td align=center><font color=purple>N/A 13796</font></td></tr>
  <tr class="result" id="Item_2167"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.159.a'>15.159.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>Major areas of validation RISK from IP provider validation reviewed</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2076"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.160.a'>15.160.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>New features and content changes from prior drop reviewed</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2042"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.162.a'>15.162.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>Placement locations defined for IDV ODDI ODDD CLCP GLCP</font></td><td align=center><font color=purple>N/A 13797</font></td></tr>
  <tr class="result" id="Item_2083"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.163.a'>15.163.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>Review of SoC global connectivity Param settings SAI opcodes ids ports interface & IP integration related</font></td><td align=center><font color=purple>N/A 13798</font></td></tr>
  <tr class="result" id="Item_2211"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.164.a'>15.164.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>Scalability modularity coded</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2072"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.166.a'>15.166.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>Validation Exit Review</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2253"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.266.a'>15.266.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>IP follows naming convention based on DSS</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2254"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.268.a'>15.268.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>IP is Chassis compliant based on Chassis HAS</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2080"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=15.77.a'>15.77.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td align=left><font color='gray'>Commit dates for all IP drops established</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2308"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=17.170.a'>17.170.a</a></nobr></td><td align=center>Manual</td><td align=center>RTL+Lint</td><td align=left><font color='gray'>Lintra FPGA friendliness</font></td><td align=center><font color=purple>N/A 13820</font></td></tr>
  <tr class="result" id="Item_2171"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=17.171.a'>17.171.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td align=left>Lintra reports are clean</td><td align=center><font color=purple>N/A 14004</font></td></tr>
  <tr class="result" id="Item_2276"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=17.171.b'>17.171.b</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td align=left>Lintra reports are available</td><td align=center><font color=purple>N/A 14005</font></td></tr>
  <tr class="result" id="Item_2119"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=17.172.a'>17.172.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td align=left>Lintra waiver are available</td><td align=center><font color=purple>N/A 14006</font></td></tr>
  <tr class="result" id="Item_2106"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=17.173.a'>17.173.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td align=left>Waiver files are NOT applied to all files, but only to files in the IP</td><td align=center><font color=purple>N/A 14007</font></td></tr>
  <tr class="result" id="Item_2092"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=17.3.a'>17.3.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td align=left>Lintra waiver file names are uniquified with [ip]_ prefix <b>(ZQR)</b></td><td align=center><font color=purple>N/A 14002</font></td></tr>
  <tr class="result" id="Item_2150"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=17.316.a'>17.316.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td align=left>Verify IP is following the new ACE based CTECH methodology <b>(ZQR)</b></td><td align=center><font color=purple>N/A 14008</font></td></tr>
  <tr class="result" id="Item_2109"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=17.4.a'>17.4.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td align=left>Lintra waiver ID names are uniquified <b>(ZQR)</b></td><td align=center><font color=purple>N/A 14003</font></td></tr>
  <tr class="result" id="Item_2116"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=17.47.a'>17.47.a</a></nobr></td><td align=center>Manual</td><td align=center>RTL+Lint</td><td align=left><font color='gray'>Clocks and resets are defined only in interfaces</font></td><td align=center><font color=purple>N/A 13819</font></td></tr>
  <tr class="result" id="Item_2256"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=18.295.a'>18.295.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td align=left><font color='gray'>Security Risk Assessment (SRA) is completed</font></td><td align=center><font color=purple>N/A 13821</font></td></tr>
  <tr class="result" id="Item_2257"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=18.296.a'>18.296.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td align=left><font color='gray'>SRA results have been added to the security section in the IP’s Architecture Specification (HAS)</font></td><td align=center><font color=purple>N/A 13822</font></td></tr>
  <tr class="result" id="Item_2258"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=18.297.a'>18.297.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td align=left><font color='gray'>The IP architecture  and design conforms to the SDL policies</font></td><td align=center><font color=purple>N/A 13823</font></td></tr>
  <tr class="result" id="Item_2259"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=18.298.a'>18.298.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td align=left><font color='gray'>Architecture security review completed according to the SDL activities listed from the SRA for S1</font></td><td align=center><font color=purple>N/A 13824</font></td></tr>
  <tr class="result" id="Item_2260"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=18.299.a'>18.299.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td align=left><font color='gray'>The security section in the IP architecture specification (EAD or HAS) updated with integration collateral</font></td><td align=center><font color=purple>N/A 13825</font></td></tr>
  <tr class="result" id="Item_2261"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=18.300.a'>18.300.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td align=left><font color='gray'>Design security review completed according to the SDL activities listed from the SRA for S2</font></td><td align=center><font color=purple>N/A 13826</font></td></tr>
  <tr class="result" id="Item_2262"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=18.301.a'>18.301.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td align=left><font color='gray'>The IP security test plan is completed and executed for S3</font></td><td align=center><font color=purple>N/A 13827</font></td></tr>
  <tr class="result" id="Item_2144"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.179.a'>19.179.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td align=left><font color='gray'>CR testing (access attributes functionality)</font></td><td align=center><font color=purple>N/A 13828</font></td></tr>
  <tr class="result" id="Item_2315"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.179.b'>19.179.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>CR test present with proper sequence</td><td align=center><font color=purple>N/A 13836</font></td></tr>
  <tr class="result" id="Item_2148"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.180.a'>19.180.a</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>Required ACE libraries are exported</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2051"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.180.b'>19.180.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>RTL library should not have dependency on rtl_shared_lib <b>(ZQR)</b></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2159"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.180.c'>19.180.c</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>ACE RTL HDL file must have power statements <b>(ZQR)</b></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2043"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.180.d'>19.180.d</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>IP package does not contain local and un-accessible files <b>(ZQR)</b></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2068"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.181.a'>19.181.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td align=left><font color='gray'>DFT testing</font></td><td align=center><font color=purple>N/A 13829</font></td></tr>
  <tr class="result" id="Item_2316"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.181.b'>19.181.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>DFT test delivered</td><td align=center><font color=purple>N/A 13839</font></td></tr>
  <tr class="result" id="Item_2077"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.182.a'>19.182.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td align=left><font color='gray'>DFV testing</font></td><td align=center><font color=purple>N/A 13830</font></td></tr>
  <tr class="result" id="Item_2318"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.182.b'>19.182.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>Visa test delivered</td><td align=center><font color=purple>N/A 13840</font></td></tr>
  <tr class="result" id="Item_2324"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.182.c'>19.182.c</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>Visa .sig file delivered and converted .sig.visa file exists</td><td align=center><font color=purple>N/A 13841</font></td></tr>
  <tr class="result" id="Item_2141"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.183.a'>19.183.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td align=left><font color='gray'>Functional coverage</font></td><td align=center><font color=purple>N/A 13831</font></td></tr>
  <tr class="result" id="Item_2314"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.183.b'>19.183.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>Functional coverage test delivered</td><td align=center><font color=purple>N/A 13842</font></td></tr>
  <tr class="result" id="Item_2166"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.184.a'>19.184.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td align=left><font color='gray'>Fuse testing including download</font></td><td align=center><font color=purple>N/A 13832</font></td></tr>
  <tr class="result" id="Item_2319"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.184.b'>19.184.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>Fuse test delivered</td><td align=center><font color=purple>N/A 13843</font></td></tr>
  <tr class="result" id="Item_2161"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.187.a'>19.187.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td align=left><font color='gray'>Reset testing</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2317"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.187.b'>19.187.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td align=left>Reset test delivered</td><td align=center><font color=purple>N/A 13844</font></td></tr>
  <tr class="result" id="Item_2263"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=19.191.a'>19.191.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td align=left><font color='gray'>VCS-NLP power simulation</font></td><td align=center><font color=purple>N/A 13833</font></td></tr>
  <tr class="result" id="Item_2339"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=2.309.a'>2.309.a</a></nobr></td><td align=center>Auto</td><td align=center>CDC</td><td align=left>QuestaCDC input/output collateral delivered</td><td align=center><font color=purple>N/A 14026</font></td></tr>
  <tr class="result" id="Item_2103"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=2.310.a'>2.310.a</a></nobr></td><td align=center>Auto</td><td align=center>CDC</td><td align=left>ONDA run is clean</td><td align=center><font color=purple>N/A 14027</font></td></tr>
  <tr class="result" id="Item_2331"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=2.311.a'>2.311.a</a></nobr></td><td align=center>Manual</td><td align=center>CDC</td><td align=left><font color='gray'>ONDA waivers delivered</font></td><td align=center><font color=purple>N/A 13687</font></td></tr>
  <tr class="result" id="Item_2342"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.196.a'>20.196.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>Coverage coded</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2343"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.196.b'>20.196.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Coverage coded - pointer provided</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2265"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.197.a'>20.197.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>Delivered verification collateral conforms to guidelines in OVM VIP Conformance Checklist</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2266"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.198.a'>20.198.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>Delivered verification collateral conforms to guidelines in Saola Compliance Checklist</font></td><td align=center><font color=purple>N/A 13834</font></td></tr>
  <tr class="result" id="Item_2267"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.199.a'>20.199.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>Delivered verification collateral conforms to guidelines in Test Island Compliance Checklist</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2081"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.200.a'>20.200.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>Forces must not exist in test bench</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2344"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.211.a'>20.211.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>Test list with integration power stress tests for POWER metrics</font></td><td align=center><font color=purple>N/A 13835</font></td></tr>
  <tr class="result" id="Item_2345"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.211.b'>20.211.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Test list file or directory or .svh provided for reference</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2346"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.212.a'>20.212.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>Test list with integration tests for USE CASE testing delivered</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2348"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.212.b'>20.212.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Test list file or directory or .svh provided for reference for use...</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2347"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.213.a'>20.213.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>Test list with integration tests for use in PERFORMANCE analysis delivered</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2349"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.213.b'>20.213.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Test list file or directory or .svh provided for reference for...</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2340"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.214.a'>20.214.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>IP-level test coded</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2327"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.214.b'>20.214.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Test list file or directory or .svh provided for reference for...</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2272"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.215.a'>20.215.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>IP-level tests passing</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2328"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.215.b'>20.215.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Directory or report file for reference for IP level tests passing</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2069"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.217.a'>20.217.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>RAL adaptor sequences exist</td><td align=center><font color=purple>N/A 13845</font></td></tr>
  <tr class="result" id="Item_2129"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.221.a'>20.221.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Test island and re-usable verification collateral must not contain... <b>(ZQR)</b></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2341"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.226.a'>20.226.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>Stand alone integration test (data flow, connectivity)</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2329"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.226.b'>20.226.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Directory or file for reference of stand alone integration test</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2151"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.227.a'>20.227.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Test island does not have hard coded paths <b>(ZQR)</b></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2204"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.228.a'>20.228.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Test island does not use hard code hierarchical refs <b>(ZQR)</b></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2085"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.231.a'>20.231.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>There exists an end-to-end scoreboard that is independent of the...</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2132"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.232.a'>20.232.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>VIP scoreboards, assertions</font></td><td align=center><font color=black><div title='No scoreboard exist but assertions added.'>PASS</div></font></td></tr>
  <tr class="result" id="Item_2196"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.267.a'>20.267.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td align=left><font color='gray'>All the error waivers and disable calls are in one place</font></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2330"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=20.267.b'>20.267.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td align=left>Directory or single file for error waivers and disable calls</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_2118"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.176.a'>21.176.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Clocks should not be added to the network as data to the network. If it is a must then it must be noted that the clock will only give an indication that it is alive or dead and cannot be used for measuring frequency.The clock will be marked as a false path</font></td><td align=center><font color=purple>N/A 13799</font></td></tr>
  <tr class="result" id="Item_2199"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.233.a'>21.233.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>All signals exposing fuse data must be at a minimum marked Red or not added to the network.</font></td><td align=center><font color=purple>N/A 13800</font></td></tr>
  <tr class="result" id="Item_2207"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.234.a'>21.234.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Confirm IP identifiers (SRCID etc.) with assignment</font></td><td align=center><font color=purple>N/A 13801</font></td></tr>
  <tr class="result" id="Item_2154"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.235.a'>21.235.a</a></nobr></td><td align=center>Auto</td><td align=center>VISA</td><td align=left>Visa Makefile must exists</td><td align=center><font color=purple>N/A 13932</font></td></tr>
  <tr class="result" id="Item_2162"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.235.b'>21.235.b</a></nobr></td><td align=center>Auto</td><td align=center>VISA</td><td align=left>Visa top [alias].sig.visa file must exists</td><td align=center><font color=purple>N/A 13933</font></td></tr>
  <tr class="result" id="Item_2137"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.237.a'>21.237.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Please add below ULM flops to the SR list in IPs upf file:  visa_unit_mux_s/deserializer/all_cr</font></td><td align=center><font color=purple>N/A 13802</font></td></tr>
  <tr class="result" id="Item_2168"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.238.a'>21.238.a</a></nobr></td><td align=center>Auto</td><td align=center>VISA</td><td align=left>The number of output lanes must be less than 3.</td><td align=center><font color=purple>N/A 13934</font></td></tr>
  <tr class="result" id="Item_2041"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.239.a'>21.239.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Due to the PGD ULM signals which coming out from PGD to AON these signals should be isolated: (/visa_unit_mux_s/ss_clk_out /visa_unit_mux_s/xbar_ss_clk_out /visa_unit_mux_s/xbar_out /visa_unit_mux_s/lane_out)</font></td><td align=center><font color=purple>N/A 13803</font></td></tr>
  <tr class="result" id="Item_2049"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.240.a'>21.240.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Do not gate the visa serial clock when asserting SLEEP signal.</font></td><td align=center><font color=purple>N/A 13804</font></td></tr>
  <tr class="result" id="Item_2185"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.241.a'>21.241.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Override the reset when asserting/deasserting SLEEP signal. No need to synchronous the visa reset as the VISA requires asynchronous reset assertion/deassertion. i.e. to insert AND gate to override the VISA reset signal (visa_resetb) with PGCB?s forcerst_b </font></td><td align=center><font color=purple>N/A 13805</font></td></tr>
  <tr class="result" id="Item_2115"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.242.a'>21.242.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>VISA probe budget based on IP type and area matrix</font></td><td align=center><font color=purple>N/A 13806</font></td></tr>
  <tr class="result" id="Item_2059"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.243.a'>21.243.a</a></nobr></td><td align=center>Auto</td><td align=center>VISA</td><td align=left>Visa top [alias].sig file must exists</td><td align=center><font color=purple>N/A 13935</font></td></tr>
  <tr class="result" id="Item_2096"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.243.b'>21.243.b</a></nobr></td><td align=center>Auto</td><td align=center>VISA</td><td align=left>All included children sig file(s) must exist</td><td align=center><font color=purple>N/A 13936</font></td></tr>
  <tr class="result" id="Item_2160"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.244.a'>21.244.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Control signal for visa state retention. flop will be tied to IP functional?s sleep signal.</font></td><td align=center><font color=purple>N/A 13807</font></td></tr>
  <tr class="result" id="Item_2178"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.245.a'>21.245.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Ensure visa_validate is reusable and tests are passing</font></td><td align=center><font color=purple>N/A 13808</font></td></tr>
  <tr class="result" id="Item_2187"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.246.a'>21.246.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Follow IOSF naming convention for VISA interface signals</font></td><td align=center><font color=purple>N/A 13809</font></td></tr>
  <tr class="result" id="Item_2194"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.247.a'>21.247.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Reusable connectivity test (connectivity from DFX security plugin to each VISA ULM)</font></td><td align=center><font color=purple>N/A 13810</font></td></tr>
  <tr class="result" id="Item_2045"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.248.a'>21.248.a</a></nobr></td><td align=center>Auto</td><td align=center>VISA</td><td align=left>The maximum number of output bits per ULM and per IP must be less...</td><td align=center><font color=purple>N/A 13937</font></td></tr>
  <tr class="result" id="Item_2074"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.249.a'>21.249.a</a></nobr></td><td align=center>Auto</td><td align=center>VISA</td><td align=left>The real number of input signals must be less than 513.</td><td align=center><font color=purple>N/A 13938</font></td></tr>
  <tr class="result" id="Item_2052"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.250.a'>21.250.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>No power domain mixing per output lane per ULM</font></td><td align=center><font color=purple>N/A 13811</font></td></tr>
  <tr class="result" id="Item_2063"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.251.a'>21.251.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>No visa on array dftd stuff (not every bit of a large structure - register file and srams)</font></td><td align=center><font color=purple>N/A 13812</font></td></tr>
  <tr class="result" id="Item_2056"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.252.a'>21.252.a</a></nobr></td><td align=center>Auto</td><td align=center>VISA</td><td align=left>The number of xbar output lanes must be zero.</td><td align=center><font color=purple>N/A 13939</font></td></tr>
  <tr class="result" id="Item_2182"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.253.a'>21.253.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Review perfmon compatibility with visa architects</font></td><td align=center><font color=purple>N/A 13813</font></td></tr>
  <tr class="result" id="Item_2095"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.254.a'>21.254.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>ULM which resides in a power gated domain will need to have state retention flops (SR).</font></td><td align=center><font color=purple>N/A 13814</font></td></tr>
  <tr class="result" id="Item_2057"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.255.a'>21.255.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>ULMs should not contain signals from other IPs.ÿ If a signal (or set of signals) must be used they must be flopped (to meet timing) before they enter the network.ÿ All data inputs to the ULM must be driven from sequentials inside the unit itself</font></td><td align=center><font color=purple>N/A 13815</font></td></tr>
  <tr class="result" id="Item_2134"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.256.a'>21.256.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Understand and comprehend the Post-Si validation cost of not having visibility on the proper signals through Visa</font></td><td align=center><font color=purple>N/A 13816</font></td></tr>
  <tr class="result" id="Item_2157"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.257.a'>21.257.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Understand and comprehend the potential explosion of back end place route and power effort due to poorly chosen Visa coverage</font></td><td align=center><font color=purple>N/A 13817</font></td></tr>
  <tr class="result" id="Item_2079"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=21.258.a'>21.258.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td align=left><font color='gray'>Understand and comprehend timing convergence false path disabling power domain handling etc. complexity of Visa</font></td><td align=center><font color=purple>N/A 13818</font></td></tr>
  <tr class="result" id="Item_2094"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.44.a'>3.44.a</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td align=left><font color='gray'>coreKit consistent with the RTL</font></td><td align=center><font color=purple>N/A 13688</font></td></tr>
  <tr class="result" id="Item_2120"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.45.a'>3.45.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>The file [ip].coreKit exists</td><td align=center><font color=purple>N/A 14009</font></td></tr>
  <tr class="result" id="Item_2156"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.46.a'>3.46.a</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td align=left><font color='gray'>[ip].coreKit in SoC Context</font></td><td align=center><font color=purple>N/A 13689</font></td></tr>
  <tr class="result" id="Item_2105"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.48.a'>3.48.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>Must have collage builder script</td><td align=center><font color=purple>N/A 14010</font></td></tr>
  <tr class="result" id="Item_2090"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.49.a'>3.49.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>Must have collage summary report</td><td align=center><font color=purple>N/A 14011</font></td></tr>
  <tr class="result" id="Item_2206"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.50.a'>3.50.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>Must have collage warning report</td><td align=center><font color=purple>N/A 14012</font></td></tr>
  <tr class="result" id="Item_2202"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.a'>3.51.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>Ensure for IDV logic connects to the IOSF IDV standard interface...</td><td align=center><font color=purple>N/A 14013</font></td></tr>
  <tr class="result" id="Item_2146"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.b'>3.51.b</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>Ensure for JTAG logic connects to the IOSF JTAG standard interface...</td><td align=center><font color=purple>N/A 14014</font></td></tr>
  <tr class="result" id="Item_2190"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.c'>3.51.c</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>SCAN interface pins must be mapped to Collage IOSF SCAN standard...</td><td align=center><font color=purple>N/A 14015</font></td></tr>
  <tr class="result" id="Item_2175"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.d'>3.51.d</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>VISA interface pins must be mapped to Collage IOSF VISA standard...</td><td align=center><font color=purple>N/A 14016</font></td></tr>
  <tr class="result" id="Item_2184"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.e'>3.51.e</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>ISM interface pins must be mapped to Collage IOSF ISM standard...</td><td align=center><font color=purple>N/A 14017</font></td></tr>
  <tr class="result" id="Item_2086"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.f'>3.51.f</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>MBIST interface pins must be mapped to Collage IOSF MBIST standard...</td><td align=center><font color=purple>N/A 14018</font></td></tr>
  <tr class="result" id="Item_2100"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.g'>3.51.g</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>RTDR interface pins must be mapped to Collage IOSF RTDR standard...</td><td align=center><font color=purple>N/A 14019</font></td></tr>
  <tr class="result" id="Item_2135"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.h'>3.51.h</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>DFXSECUREPLUGIN interface pins must be mapped to Collage IOSF...</td><td align=center><font color=purple>N/A 14020</font></td></tr>
  <tr class="result" id="Item_2291"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.i'>3.51.i</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>IOSF Primary pins must be mapped to Collage IOSF Primary standard...</td><td align=center><font color=purple>N/A 14021</font></td></tr>
  <tr class="result" id="Item_2292"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.j'>3.51.j</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>IOSF Sideband pins must be mapped to Collage IOSF Sideband...</td><td align=center><font color=purple>N/A 14022</font></td></tr>
  <tr class="result" id="Item_2287"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.k'>3.51.k</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>IDI pins must be mapped to Collage IDI standard interface in the...</td><td align=center><font color=purple>N/A 14023</font></td></tr>
  <tr class="result" id="Item_2288"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.51.l'>3.51.l</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>PGCB interface pins must be mapped to Collage Power_Gating...</td><td align=center><font color=purple>N/A 14024</font></td></tr>
  <tr class="result" id="Item_2138"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.53.a'>3.53.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td align=left>Sub-IP blocks described and publish versions</td><td align=center><font color=purple>N/A 14025</font></td></tr>
  <tr class="result" id="Item_2098"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=3.54.a'>3.54.a</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td align=left><font color='gray'>Document desitination type (description tag) for all adhoc IP pins (e.g. CCU PMC Security etc.)</font></td><td align=center><font color=purple>N/A 13690</font></td></tr>
  <tr class="result" id="Item_2060"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.167.a'>4.167.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>All internally generated clocks are required to be pulled to the top</font></td><td align=center><font color=purple>N/A 13701</font></td></tr>
  <tr class="result" id="Item_2040"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.265.a'>4.265.a</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td align=left>[SCAN] Spyglass DFT waiver files must exist</td><td align=center><font color=purple>N/A 14033</font></td></tr>
  <tr class="result" id="Item_2127"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.265.b'>4.265.b</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td align=left>[SCAN] Spyglass DFT report files must exist</td><td align=center><font color=purple>N/A 14034</font></td></tr>
  <tr class="result" id="Item_2070"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.265.c'>4.265.c</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td align=left>[SCAN] Spyglass DFT waiver files must exist and are uniquified... <b>(ZQR)</b></td><td align=center><font color=purple>N/A 14035</font></td></tr>
  <tr class="result" id="Item_2164"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.265.d'>4.265.d</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td align=left>[SCAN] Spyglass DFT report files must exist and are clean</td><td align=center><font color=purple>N/A 14036</font></td></tr>
  <tr class="result" id="Item_2335"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.315.a'>4.315.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>IP Info file provided (generated with use of ISAF flow)</font></td><td align=center><font color=purple>N/A 13702</font></td></tr>
  <tr class="result" id="Item_2130"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.56.a'>4.56.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>All functional clock gates overridden with fscan_clkungate.</font></td><td align=center><font color=purple>N/A 13691</font></td></tr>
  <tr class="result" id="Item_2067"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.57.a'>4.57.a</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td align=left>SCAN ATPG run and is clean</td><td align=center><font color=purple>N/A 14028</font></td></tr>
  <tr class="result" id="Item_2112"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.60.a'>4.60.a</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td align=left>SCAN One Scan capture test in GLS is passing for each clock domain</td><td align=center><font color=purple>N/A 14029</font></td></tr>
  <tr class="result" id="Item_2066"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.61.a'>4.61.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>Interal MUX added for scan control of all resets again this is a basic scan design rule for all SIPs and HIPs.</font></td><td align=center><font color=purple>N/A 13692</font></td></tr>
  <tr class="result" id="Item_2054"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.62.a'>4.62.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>DFT BSDL files for boundary scan</font></td><td align=center><font color=purple>N/A 13693</font></td></tr>
  <tr class="result" id="Item_2183"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.63.a'>4.63.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>Sample Trigger SEQUENCE(s)/TEST(s) delivered (for IPs connected to CTBs)</font></td><td align=center><font color=purple>N/A 13694</font></td></tr>
  <tr class="result" id="Item_2097"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.64.a'>4.64.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>RTDR_CTRL</font></td><td align=center><font color=purple>N/A 13695</font></td></tr>
  <tr class="result" id="Item_2046"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.65.a'>4.65.a</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td align=left>[SCAN] - Coverage reported by DC is included in reports</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2200"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.66.a'>4.66.a</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td align=left>[SECURITY] Secure plugin instantiated as part of the IP deliverable</td><td align=center><font color=purple>N/A 14031</font></td></tr>
  <tr class="result" id="Item_2122"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.67.a'>4.67.a</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td align=left>[SCAN] - Standard scan config file used</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2044"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.68.a'>4.68.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>sTAPs instantiated</font></td><td align=center><font color=purple>N/A 13696</font></td></tr>
  <tr class="result" id="Item_2158"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.69.a'>4.69.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>TAP IDCODE 32-bit bus correctly defined at IP interface</font></td><td align=center><font color=purple>N/A 13697</font></td></tr>
  <tr class="result" id="Item_2163"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.70.a'>4.70.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>TAP IP is Validated?</font></td><td align=center><font color=purple>N/A 13698</font></td></tr>
  <tr class="result" id="Item_2114"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.71.a'>4.71.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>TAP IR/DR Information documented in System RDL</font></td><td align=center><font color=purple>N/A 13699</font></td></tr>
  <tr class="result" id="Item_2195"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=4.72.a'>4.72.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td align=left><font color='gray'>TAP network connected</font></td><td align=center><font color=purple>N/A 13700</font></td></tr>
  <tr class="result" id="Item_2147"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=5.79.a'>5.79.a</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td align=left><font color='gray'>Detailed flow description for TAP usage model testing related to IP that cannot be validated at IP level and needs SoC-level testing</font></td><td align=center><font color=purple>N/A 13758</font></td></tr>
  <tr class="result" id="Item_2310"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=5.81.a'>5.81.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td align=left>HAS delivered, follows template <b>(ZQR)</b></td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_2309"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=5.83.a'>5.83.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td align=left>Integration guide delivered, follows template <b>(ZQR)</b></td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_2219"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=5.86.a'>5.86.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td align=left>Must use the required documentation process <b>(ZQR)</b></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2321"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=5.88.a'>5.88.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td align=left>Product Brief delivered, follows template <b>(ZQR)</b></td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_2064"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=5.90.a'>5.90.a</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td align=left><font color='gray'>Provide array details for IP</font></td><td align=center><font color=purple>N/A 13759</font></td></tr>
  <tr class="result" id="Item_2218"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=5.91.a'>5.91.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td align=left>Release notes exist <b>(ZQR)</b></td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2208"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=5.93.a'>5.93.a</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td align=left><font color='gray'>Top level port list complete</font></td><td align=center><font color=purple>N/A 13760</font></td></tr>
  <tr class="result" id="Item_2311"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=5.94.a'>5.94.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td align=left>Verification References delivered, follows template <b>(ZQR)</b></td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_2145"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=6.314.a'>6.314.a</a></nobr></td><td align=center>Manual</td><td align=center>Emulation/FPGA</td><td align=left><font color='gray'>Ensure FW-RTL compatibility in place prior to release (check the FW version)</font></td><td align=center><font color=purple>N/A 13762</font></td></tr>
  <tr class="result" id="Item_2093"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=6.95.a'>6.95.a</a></nobr></td><td align=center>Manual</td><td align=center>Emulation/FPGA</td><td align=left><font color='gray'>RTL and related collaterals must pass Zebu Server and Veloce Emulation Checks</font></td><td align=center><font color=purple>N/A 13761</font></td></tr>
  <tr class="result" id="Item_2179"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.100.a'>7.100.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>LEC scripts and constraints must exist</td><td align=center><font color=purple>N/A 14041</font></td></tr>
  <tr class="result" id="Item_2307"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.100.b'>7.100.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>FEV LEC log run results and do file consistent</td><td align=center><font color=purple>N/A 14042</font></td></tr>
  <tr class="result" id="Item_2050"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.101.a'>7.101.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>Make sure "set undriven to constant" is not in the FEV do file.</td><td align=center><font color=purple>N/A 14043</font></td></tr>
  <tr class="result" id="Item_2285"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.101.b'>7.101.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>FEV LEC run not using 'set undriven to constant'.</td><td align=center><font color=black>PASS</font></td></tr>
  <tr class="result" id="Item_2176"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.102.a'>7.102.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>A report on undriven pins/nets is provided</td><td align=center><font color=purple>N/A 14045</font></td></tr>
  <tr class="result" id="Item_2275"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.274.a'>7.274.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>Verify .do files do not have -define DC in read library and...</td><td align=center><font color=purple>N/A 14046</font></td></tr>
  <tr class="result" id="Item_2320"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.274.b'>7.274.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>Synth and Sythesis not defined for FEV</td><td align=center><font color=purple>N/A 14047</font></td></tr>
  <tr class="result" id="Item_2322"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.308.a'>7.308.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>FEV must be run with UPF</td><td align=center><font color=purple>N/A 14048</font></td></tr>
  <tr class="result" id="Item_2203"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.98.a'>7.98.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>LEC reports must exist</td><td align=center><font color=purple>N/A 14037</font></td></tr>
  <tr class="result" id="Item_2289"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.98.b'>7.98.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>FEV lec.log file must exists</td><td align=center><font color=purple>N/A 14038</font></td></tr>
  <tr class="result" id="Item_2169"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.99.a'>7.99.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>LEC must be clean at the level of synthesis</td><td align=center><font color=purple>N/A 14039</font></td></tr>
  <tr class="result" id="Item_2290"><td align=left><nobr><a href='https://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=18&rule=7.99.b'>7.99.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td align=left>LEC must run at the level of synthesis</td><td align=center><font color=purple>N/A 14040</font></td></tr>
</table>
<br>
<table border=1>
  <tr class="waiverHeader"><th align=center colspan=6><nobr><b><a href='http://sip-da.fm.intel.com/siprm/zircon/showWaivers.php?Vari_id=529&MS_id=4' target=showWaivers style='text-decoration:none'><font color='black'>Waivers</font></a></b></nobr></th></tr>
  <tr class="waiverHeader"><th align=center>ID</th><th align=center>Rule</th><th align=left width=500>Reason</th><th align=left>Date</th><th align=left>User</th><th align=left>Type of waiver</th></tr>
  <tr class="waiver"><td align=center>13685</td><td align=center>1.17.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13686</td><td align=center>1.20.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13687</td><td align=center>2.311.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13688</td><td align=center>3.44.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13689</td><td align=center>3.46.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13690</td><td align=center>3.54.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13691</td><td align=center>4.56.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13692</td><td align=center>4.61.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13693</td><td align=center>4.62.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13694</td><td align=center>4.63.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13695</td><td align=center>4.64.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13696</td><td align=center>4.68.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13697</td><td align=center>4.69.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13698</td><td align=center>4.70.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13699</td><td align=center>4.71.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13700</td><td align=center>4.72.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13701</td><td align=center>4.167.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13702</td><td align=center>4.315.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13758</td><td align=center>5.79.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13759</td><td align=center>5.90.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13760</td><td align=center>5.93.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13761</td><td align=center>6.95.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13762</td><td align=center>6.314.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13763</td><td align=center>10.104.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13764</td><td align=center>11.112.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13765</td><td align=center>11.262.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13766</td><td align=center>11.263.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13767</td><td align=center>11.271.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13768</td><td align=center>11.272.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13769</td><td align=center>12.55.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13770</td><td align=center>12.115.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13771</td><td align=center>12.118.b</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13772</td><td align=center>12.278.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13773</td><td align=center>12.279.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13774</td><td align=center>12.282.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13775</td><td align=center>12.283.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13776</td><td align=center>12.286.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13777</td><td align=center>12.287.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13778</td><td align=center>12.288.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13779</td><td align=center>12.289.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13780</td><td align=center>12.292.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13781</td><td align=center>12.293.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13782</td><td align=center>12.294.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13783</td><td align=center>13.127.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13784</td><td align=center>13.130.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13785</td><td align=center>13.185.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13786</td><td align=center>13.302.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13787</td><td align=center>13.303.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13788</td><td align=center>13.304.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13789</td><td align=center>13.305.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13790</td><td align=center>13.306.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13791</td><td align=center>13.307.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 11:58:17</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13792</td><td align=center>13.312.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13793</td><td align=center>13.313.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13794</td><td align=center>15.135.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13795</td><td align=center>15.149.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13796</td><td align=center>15.150.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13797</td><td align=center>15.162.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13798</td><td align=center>15.163.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13799</td><td align=center>21.176.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13800</td><td align=center>21.233.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13801</td><td align=center>21.234.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13802</td><td align=center>21.237.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13803</td><td align=center>21.239.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13804</td><td align=center>21.240.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13805</td><td align=center>21.241.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13806</td><td align=center>21.242.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13807</td><td align=center>21.244.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13808</td><td align=center>21.245.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13809</td><td align=center>21.246.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13810</td><td align=center>21.247.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13811</td><td align=center>21.250.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13812</td><td align=center>21.251.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13813</td><td align=center>21.253.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13814</td><td align=center>21.254.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13815</td><td align=center>21.255.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13816</td><td align=center>21.256.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13817</td><td align=center>21.257.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13818</td><td align=center>21.258.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13819</td><td align=center>17.47.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13820</td><td align=center>17.170.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13821</td><td align=center>18.295.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13822</td><td align=center>18.296.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13823</td><td align=center>18.297.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13824</td><td align=center>18.298.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13825</td><td align=center>18.299.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13826</td><td align=center>18.300.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13827</td><td align=center>18.301.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13828</td><td align=center>19.179.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13829</td><td align=center>19.181.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13830</td><td align=center>19.182.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13831</td><td align=center>19.183.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13832</td><td align=center>19.184.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13833</td><td align=center>19.191.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13834</td><td align=center>20.198.a</td><td align=left>This IP does not use Saola</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13835</td><td align=center>20.211.a</td><td align=left>There is no RTL as this is a pure verification component.</nobr><td align=left><nobr>2014-06-07 12:07:14</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13836</td><td align=center>19.179.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:15</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13837</td><td align=center>19.180.c</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:15</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13838</td><td align=center>19.180.d</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:15</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13839</td><td align=center>19.181.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:15</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13840</td><td align=center>19.182.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:15</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13841</td><td align=center>19.182.c</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:15</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13842</td><td align=center>19.183.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:15</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13843</td><td align=center>19.184.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:16</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13844</td><td align=center>19.187.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:16</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13845</td><td align=center>20.217.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:16</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13846</td><td align=center>20.231.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:16</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13847</td><td align=center>1.2.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:02:05</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13848</td><td align=center>1.8.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:02:05</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13932</td><td align=center>21.235.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:16</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13933</td><td align=center>21.235.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:57</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13934</td><td align=center>21.238.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:57</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13935</td><td align=center>21.243.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:57</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13936</td><td align=center>21.243.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:57</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13937</td><td align=center>21.248.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:57</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13938</td><td align=center>21.249.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:57</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13939</td><td align=center>21.252.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:16:57</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13941</td><td align=center>1.12.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:02:05</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13976</td><td align=center>11.107.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:15:23</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13977</td><td align=center>11.111.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:15:23</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13978</td><td align=center>11.168.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:15:23</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13979</td><td align=center>11.273.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:15:23</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13980</td><td align=center>11.105.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:15:23</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13981</td><td align=center>11.105.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:15:23</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13982</td><td align=center>11.107.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:15:23</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13983</td><td align=center>12.1.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13984</td><td align=center>12.6.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13985</td><td align=center>12.55.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13986</td><td align=center>12.118.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13987</td><td align=center>12.120.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13988</td><td align=center>12.123.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13989</td><td align=center>12.124.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13990</td><td align=center>12.275.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13991</td><td align=center>12.276.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13992</td><td align=center>12.277.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13993</td><td align=center>12.280.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13994</td><td align=center>12.281.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13995</td><td align=center>12.284.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13996</td><td align=center>12.285.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13997</td><td align=center>12.291.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:29:51</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13998</td><td align=center>14.131.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>13999</td><td align=center>14.131.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14000</td><td align=center>14.131.c</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14001</td><td align=center>14.131.d</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14002</td><td align=center>17.3.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14003</td><td align=center>17.4.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14004</td><td align=center>17.171.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14005</td><td align=center>17.171.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14006</td><td align=center>17.172.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14007</td><td align=center>17.173.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14008</td><td align=center>17.316.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14009</td><td align=center>3.45.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14010</td><td align=center>3.48.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14011</td><td align=center>3.49.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14012</td><td align=center>3.50.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14013</td><td align=center>3.51.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14014</td><td align=center>3.51.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14015</td><td align=center>3.51.c</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14016</td><td align=center>3.51.d</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14017</td><td align=center>3.51.e</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14018</td><td align=center>3.51.f</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14019</td><td align=center>3.51.g</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14020</td><td align=center>3.51.h</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14021</td><td align=center>3.51.i</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14022</td><td align=center>3.51.j</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14023</td><td align=center>3.51.k</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14024</td><td align=center>3.51.l</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14025</td><td align=center>3.53.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:42:07</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14026</td><td align=center>2.309.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14027</td><td align=center>2.310.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14028</td><td align=center>4.57.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14029</td><td align=center>4.60.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14030</td><td align=center>4.65.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14031</td><td align=center>4.66.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14032</td><td align=center>4.67.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14033</td><td align=center>4.265.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14034</td><td align=center>4.265.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14035</td><td align=center>4.265.c</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14036</td><td align=center>4.265.d</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14037</td><td align=center>7.98.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14038</td><td align=center>7.98.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14039</td><td align=center>7.99.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14040</td><td align=center>7.99.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14041</td><td align=center>7.100.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14042</td><td align=center>7.100.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14043</td><td align=center>7.101.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14044</td><td align=center>7.101.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14045</td><td align=center>7.102.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14046</td><td align=center>7.274.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14047</td><td align=center>7.274.b</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
  <tr class="waiver"><td align=center>14048</td><td align=center>7.308.a</td><td align=left>This is a Verification IP.</nobr><td align=left><nobr>2014-06-07 22:45:59</nobr></td><td align=left>sbulusu</td><td align=left>N/A</td></tr>
</table>
<div id=results style="display: none">2039:0,2040:3,2041:3,2042:3,2043:0,2044:3,2045:3,2046:0,2048:3,2049:3,2050:3,2051:0,2052:3,2053:3,2054:3,2055:3,2056:3,2057:3,2058:0,2059:3,2060:3,2061:3,2063:3,2064:3,2066:3,2067:3,2068:3,2069:3,2070:3,2072:0,2073:3,2074:3,2076:0,2077:3,2079:3,2080:0,2081:0,2082:3,2083:3,2085:0,2086:3,2088:3,2089:3,2090:3,2092:3,2093:3,2094:3,2095:3,2096:3,2097:3,2098:3,2099:3,2100:3,2103:3,2105:3,2106:3,2108:3,2109:3,2110:3,2111:0,2112:3,2113:0,2114:3,2115:3,2116:3,2117:0,2118:3,2119:3,2120:3,2122:0,2123:0,2124:3,2125:3,2127:3,2129:0,2130:3,2132:0,2133:3,2134:3,2135:3,2136:0,2137:3,2138:3,2140:3,2141:3,2142:3,2143:3,2144:3,2145:3,2146:3,2147:3,2148:0,2150:3,2151:0,2154:3,2155:3,2156:3,2157:3,2158:3,2159:0,2160:3,2161:0,2162:3,2163:3,2164:3,2166:3,2167:0,2168:3,2169:3,2170:3,2171:3,2173:0,2175:3,2176:3,2178:3,2179:3,2180:0,2181:3,2182:3,2183:3,2184:3,2185:3,2186:3,2187:3,2189:3,2190:3,2191:3,2192:0,2193:3,2194:3,2195:3,2196:0,2199:3,2200:3,2201:3,2202:3,2203:3,2204:0,2206:3,2207:3,2208:3,2210:3,2211:0,2213:3,2218:0,2219:0,2220:0,2221:3,2222:3,2223:3,2224:3,2225:3,2226:3,2227:3,2229:3,2233:3,2234:3,2235:3,2237:3,2238:3,2239:3,2240:3,2242:3,2243:3,2244:3,2246:3,2247:3,2248:3,2249:3,2250:3,2251:3,2252:0,2253:0,2254:0,2256:3,2257:3,2258:3,2259:3,2260:3,2261:3,2262:3,2263:3,2265:0,2266:3,2267:0,2272:0,2275:3,2276:3,2285:0,2287:3,2288:3,2289:3,2290:3,2291:3,2292:3,2293:3,2297:3,2298:3,2302:0,2305:3,2307:3,2308:3,2309:1,2310:1,2311:1,2312:3,2314:3,2315:3,2316:3,2317:3,2318:3,2319:3,2320:3,2321:1,2322:3,2324:3,2325:3,2326:3,2327:0,2328:0,2329:0,2330:1,2331:3,2332:3,2333:3,2335:3,2336:3,2338:3,2339:3,2340:0,2341:0,2342:0,2343:0,2344:3,2345:0,2346:0,2347:0,2348:0,2349:0</div>
<br>
<A NAME="ovrfilecontent"><table border=1>
  <tr class="ignore">    <td align=right bgcolor="#518BCB"><nobr><b><font color="white">Override File Contents</font></b></nobr></td>  </tr>
  <tr class="ignore">    <td align=left><nobr>&nbsp;&nbsp;; Legacy file created by preZirconQA
<br>
&nbsp;&nbsp;aceudffiles          jtagbfm_integ.udf jtagbfm.udf jtagbfm_hdl.udf jtagbfm_local_ivars.udf 
<br>
&nbsp;&nbsp;aceudfmodel          jtagbfm_model 
<br>
&nbsp;&nbsp;aceexpexclibs        jtag_bfm_ti_lib 
<br>
&nbsp;&nbsp;aceverdilogfile      JtagBfm_verdi.log 
<br>
&nbsp;&nbsp;acevcslogfile        JtagBfm_vcs.log 
<br>
&nbsp;&nbsp;acertlexplibs        jtag_bfm_ti_lib jtag_bfm_pkg_lib 
<br>
&nbsp;&nbsp;aceforsrclist        0 
<br>
&nbsp;&nbsp;notusingsubip        1 
<br>
&nbsp;&nbsp;subipexcdir          ip-tap-network/verif/ 
<br>
&nbsp;&nbsp;soctoolfilepath      /p/sip/utils/data/soc/CannonLake.0.5.dat 
<br>
&nbsp;&nbsp;cdcrptdir             
<br>
&nbsp;&nbsp;collagedir            
<br>
&nbsp;&nbsp;collagebldscrdir      
<br>
&nbsp;&nbsp;rtltopfile            
<br>
&nbsp;&nbsp;spyglassdftdir        
<br>
&nbsp;&nbsp;notusingscan         1 
<br>
&nbsp;&nbsp;synscriptsdir         
<br>
&nbsp;&nbsp;synatpgdir            
<br>
&nbsp;&nbsp;lecdir                
<br>
&nbsp;&nbsp;lecrptfile            
<br>
&nbsp;&nbsp;lecundrptfile         
<br>
&nbsp;&nbsp;leccmprptfile         
<br>
&nbsp;&nbsp;rdlsearchpath         
<br>
&nbsp;&nbsp;ralsearchpath         
<br>
&nbsp;&nbsp;falsearchpath         
<br>
&nbsp;&nbsp;syninputsdir          
<br>
&nbsp;&nbsp;synreportsdir         
<br>
&nbsp;&nbsp;spyglasslpdir         
<br>
&nbsp;&nbsp;lintradir             
<br>
&nbsp;&nbsp;lintrarptfile         
<br>
&nbsp;&nbsp;searchdirs           subIP/ip-master-tap/source/rtl/ 
<br>
&nbsp;&nbsp;simtestdir           subIP/ip-tap-network/verif/tests/ 
<br>
&nbsp;&nbsp;srdldir               
<br>
&nbsp;&nbsp;visatestdir           
<br>
&nbsp;&nbsp;rtltbdir             verif/tb/JtagBfm 
<br>
&nbsp;&nbsp;rtltbinstname        TapTop 
<br>
&nbsp;&nbsp;rtltifilename        JtagBfmTestIsland.sv 
<br>
&nbsp;&nbsp;ovmtbdir             subIP/ip-tap-network/verif/tb/ 
<br>
&nbsp;&nbsp;svtbcoveragepath     subIP/ip-tap-network/verif/tb/ 
<br>
&nbsp;&nbsp;svtbpowerstress      subIP/ip-tap-network/verif/tb/ 
<br>
&nbsp;&nbsp;svtbusecase          subIP/ip-tap-network/verif/tb/ 
<br>
&nbsp;&nbsp;svtbperformance      subIP/ip-tap-network/verif/tb/ 
<br>
&nbsp;&nbsp;svtbiplevel          subIP/ip-tap-network/verif/tests/ 
<br>
&nbsp;&nbsp;svtbipleveltestreport subIP/ip-tap-network/verif/tests/ 
<br>
&nbsp;&nbsp;svtbstandalone       subIP/ip-tap-network/verif/tests/ 
<br>
&nbsp;&nbsp;visadir               
<br>
</nobr></td></table>
<br>
