// Copyright lowRISC contributors (COSMIC project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#include "hal/plic.h"
#include "hal/mmio.h"
#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>

#define array_len(arr) (sizeof(arr) / sizeof((arr)[0]))

void plic_init(plic_t plic)
{
    plic_machine_interrupt_disable_all(plic);
    plic_supervisor_interrupt_disable_all(plic);
}

uint8_t plic_interrupt_priority_get(plic_t plic, uint32_t intr)
{
    if (intr == 0u) {
        return 0u;
    }

    size_t id = __builtin_ctz(intr);
    plic_prio prio = volatile_read(plic->prio[id]);
    return prio.prio;
}

void plic_interrupt_priority_set(plic_t plic, uint32_t intrs, uint8_t priority)
{
    if (intrs == 0u) {
        return;
    }

    uint32_t remain = intrs;
    do {
        size_t id = __builtin_ctz(remain);
        remain &= ~(1u << id);
        plic_prio prio = { .prio = priority };
        volatile_write(plic->prio[id], prio);
    } while (remain != 0u);
}

uint32_t plic_machine_interrupt_enable_get(plic_t plic)
{
    return volatile_read(plic->ie0);
}

uint32_t plic_supervisor_interrupt_enable_get(plic_t plic)
{
    return volatile_read(plic->ie1);
}

void plic_machine_interrupt_enable_set(plic_t plic, uint32_t intrs)
{
    volatile_write(plic->ie0, intrs);
}

void plic_supervisor_interrupt_enable_set(plic_t plic, uint32_t intrs)
{
    volatile_write(plic->ie1, intrs);
}

void plic_machine_interrupt_enable(plic_t plic, uint32_t intrs)
{
    uint32_t ie0 = volatile_read(plic->ie0);
    volatile_write(plic->ie0, ie0 |= intrs);
}

void plic_supervisor_interrupt_enable(plic_t plic, uint32_t intrs)
{
    uint32_t ie1 = volatile_read(plic->ie1);
    volatile_write(plic->ie1, ie1 |= intrs);
}

void plic_machine_interrupt_disable(plic_t plic, uint32_t intrs)
{
    uint32_t ie0 = volatile_read(plic->ie0);
    volatile_write(plic->ie0, ie0 & ~intrs);
}

void plic_supervisor_interrupt_disable(plic_t plic, uint32_t intrs)
{
    uint32_t ie1 = volatile_read(plic->ie1);
    volatile_write(plic->ie1, ie1 & ~intrs);
}

void plic_machine_interrupt_disable_all(plic_t plic)
{
    volatile_write(plic->ie0, 0u);
}

void plic_supervisor_interrupt_disable_all(plic_t plic)
{
    volatile_write(plic->ie1, 0u);
}

bool plic_interrupt_all_pending(plic_t plic, uint32_t intrs)
{
    return (volatile_read(plic->ip) & intrs) == intrs;
}

bool plic_interrupt_any_pending(plic_t plic, uint32_t intrs)
{
    return (volatile_read(plic->ip) & intrs) != 0u;
}

uint8_t plic_machine_priority_threshold_get(plic_t plic)
{
    plic_threshold0 threshold = volatile_read(plic->threshold0);
    return threshold.threshold0;
}

uint8_t plic_supervisor_priority_threshold_get(plic_t plic)
{
    plic_threshold1 threshold = volatile_read(plic->threshold1);
    return threshold.threshold1;
}

void plic_machine_priority_threshold_set(plic_t plic, uint8_t prio)
{
    plic_threshold0 threshold = { .threshold0 = prio };
    volatile_write(plic->threshold0, threshold);
}

void plic_supervisor_priority_threshold_set(plic_t plic, uint8_t prio)
{
    plic_threshold1 threshold = { .threshold1 = prio };
    volatile_write(plic->threshold1, threshold);
}

uint32_t plic_machine_interrupt_claim(plic_t plic)
{
    plic_cc0 claim = volatile_read(plic->cc0);
    return (1u << claim.cc0);
}

uint32_t plic_supervisor_interrupt_claim(plic_t plic)
{
    plic_cc1 claim = volatile_read(plic->cc1);
    return (1u << claim.cc1);
}

void plic_machine_interrupt_complete(plic_t plic, uint32_t intr)
{
    if (intr == 0u) {
        return;
    }
    size_t id = __builtin_ctz(intr);
    plic_cc0 complete = { .cc0 = id };
    volatile_write(plic->cc0, complete);
}

void plic_supervisor_interrupt_complete(plic_t plic, uint32_t intr)
{
    if (intr == 0u) {
        return;
    }
    size_t id = __builtin_ctz(intr);
    plic_cc1 complete = { .cc1 = id };
    volatile_write(plic->cc1, complete);
}
