// Seed: 3979969761
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_12 = -1'b0;
  wire id_13;
  assign id_12 = id_3;
  always_comb id_4.id_6 = 1;
  assign id_4 = 1;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always assume (1'b0) id_12 = id_12;
  localparam id_13 = id_13;
  if (-1) wire id_14, id_15;
  tri0 id_16;
  parameter id_17 = id_16;
  id_18 :
  assert property (@(posedge 1 or 1) -1) id_12 = id_4;
  id_19(
      id_17, -1, -1
  );
  module_0 modCall_1 (
      id_2,
      id_14,
      id_7,
      id_9,
      id_18,
      id_2,
      id_18,
      id_15,
      id_2,
      id_2,
      id_15
  );
  wire id_20;
  assign id_3 = id_4, id_6 = id_1;
endmodule
