vendor_name = ModelSim
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/rom_8bit.qip
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/rom_8bit.vhd
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/clk_1Hz.vhdl
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/counter.vhdl
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/counter_1sec.vhdl
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/vga_driver.vhdl
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/pll_25MHz.qip
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/pll_25MHz.vhd
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/char_select_bit.vhdl
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/char_select_line.vhdl
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/char_grid_modifyable.vhdl
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/vga_char_companion.vhdl
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/vga_char_cycle.vhdl
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/vga_char_cycle_de10.vhdl
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/altsyncram_0fq3.tdf
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/alpha1.mif
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/pll_25mhz_altpll.v
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/vga_char_cycle.sdc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/lpm_divide_2nl.tdf
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/sign_div_unsign_1nh.tdf
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/alt_u_div_cke.tdf
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/add_sub_t3c.tdf
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/add_sub_u3c.tdf
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/lpm_divide_itl.tdf
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/sign_div_unsign_klh.tdf
source_file = 1, C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga/db/alt_u_div_ihe.tdf
design_name = vga_char_cycle_de10
instance = comp, \VGA_HS~output\, VGA_HS~output, vga_char_cycle_de10, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, vga_char_cycle_de10, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, vga_char_cycle_de10, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, vga_char_cycle_de10, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|PLL|altpll_component|auto_generated|pll1\, IMPLEMENT|PLL|altpll_component|auto_generated|pll1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, IMPLEMENT|PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[0]~10\, IMPLEMENT|VGA|h_count[0]~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[4]~18\, IMPLEMENT|VGA|h_count[4]~18, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[5]~20\, IMPLEMENT|VGA|h_count[5]~20, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[5]\, IMPLEMENT|VGA|h_count[5], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[6]~22\, IMPLEMENT|VGA|h_count[6]~22, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[6]\, IMPLEMENT|VGA|h_count[6], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[7]~24\, IMPLEMENT|VGA|h_count[7]~24, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[7]\, IMPLEMENT|VGA|h_count[7], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[8]~26\, IMPLEMENT|VGA|h_count[8]~26, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[8]\, IMPLEMENT|VGA|h_count[8], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[9]~28\, IMPLEMENT|VGA|h_count[9]~28, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[9]\, IMPLEMENT|VGA|h_count[9], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|LessThan5~0\, IMPLEMENT|VGA|LessThan5~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|LessThan5~1\, IMPLEMENT|VGA|LessThan5~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|LessThan5~2\, IMPLEMENT|VGA|LessThan5~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[0]\, IMPLEMENT|VGA|h_count[0], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[1]~12\, IMPLEMENT|VGA|h_count[1]~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[1]\, IMPLEMENT|VGA|h_count[1], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[2]~14\, IMPLEMENT|VGA|h_count[2]~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[2]\, IMPLEMENT|VGA|h_count[2], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[3]~16\, IMPLEMENT|VGA|h_count[3]~16, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[3]~feeder\, IMPLEMENT|VGA|h_count[3]~feeder, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[3]\, IMPLEMENT|VGA|h_count[3], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_count[4]\, IMPLEMENT|VGA|h_count[4], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|process_0~1\, IMPLEMENT|VGA|process_0~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|process_0~2\, IMPLEMENT|VGA|process_0~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|process_0~0\, IMPLEMENT|VGA|process_0~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|process_0~3\, IMPLEMENT|VGA|process_0~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~6\, IMPLEMENT|VGA|Add1~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~8\, IMPLEMENT|VGA|Add1~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count_next[4]~5\, IMPLEMENT|VGA|v_count_next[4]~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[4]\, IMPLEMENT|VGA|v_count[4], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~10\, IMPLEMENT|VGA|Add1~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count_next[5]~6\, IMPLEMENT|VGA|v_count_next[5]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[5]\, IMPLEMENT|VGA|v_count[5], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~12\, IMPLEMENT|VGA|Add1~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count_next[6]~4\, IMPLEMENT|VGA|v_count_next[6]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[6]\, IMPLEMENT|VGA|v_count[6], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~14\, IMPLEMENT|VGA|Add1~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count_next[7]~3\, IMPLEMENT|VGA|v_count_next[7]~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[7]\, IMPLEMENT|VGA|v_count[7], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~16\, IMPLEMENT|VGA|Add1~16, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[8]~1\, IMPLEMENT|VGA|v_count[8]~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[8]\, IMPLEMENT|VGA|v_count[8], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_display_on~0\, IMPLEMENT|VGA|v_display_on~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|LessThan4~0\, IMPLEMENT|VGA|LessThan4~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~18\, IMPLEMENT|VGA|Add1~18, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[9]~0\, IMPLEMENT|VGA|v_count[9]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[9]\, IMPLEMENT|VGA|v_count[9], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|LessThan4~1\, IMPLEMENT|VGA|LessThan4~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~0\, IMPLEMENT|VGA|Add1~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count_next[0]~2\, IMPLEMENT|VGA|v_count_next[0]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[0]\, IMPLEMENT|VGA|v_count[0], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~2\, IMPLEMENT|VGA|Add1~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count_next[1]~0\, IMPLEMENT|VGA|v_count_next[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[1]\, IMPLEMENT|VGA|v_count[1], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add1~4\, IMPLEMENT|VGA|Add1~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count_next[2]~1\, IMPLEMENT|VGA|v_count_next[2]~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[2]\, IMPLEMENT|VGA|v_count[2], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count_next[3]~7\, IMPLEMENT|VGA|v_count_next[3]~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_count[3]\, IMPLEMENT|VGA|v_count[3], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|process_0~4\, IMPLEMENT|VGA|process_0~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|process_0~5\, IMPLEMENT|VGA|process_0~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_display_on~0\, IMPLEMENT|VGA|h_display_on~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|h_display_on~1\, IMPLEMENT|VGA|h_display_on~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~0\, IMPLEMENT|VGA|Add2~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~2\, IMPLEMENT|VGA|Add2~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~4\, IMPLEMENT|VGA|Add2~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~6\, IMPLEMENT|VGA|Add2~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~8\, IMPLEMENT|VGA|Add2~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~13\, IMPLEMENT|VGA|Add2~13, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~14\, IMPLEMENT|VGA|Add2~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~15\, IMPLEMENT|VGA|Add2~15, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~0\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~2\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~4\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~10\, IMPLEMENT|VGA|Add2~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~12\, IMPLEMENT|VGA|Add2~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~6\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~8\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_2~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[32]~75\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[32]~75, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[32]~124\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[32]~124, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[31]~125\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[31]~125, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[31]~76\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[31]~76, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[30]~126\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[30]~126, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[30]~77\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[30]~77, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~16\, IMPLEMENT|VGA|Add2~16, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~0\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~2\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~4\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~6\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[33]~123\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[33]~123, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[33]~74\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[33]~74, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~8\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~10\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_3~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[43]~79\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[43]~79, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[43]~128\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[43]~128, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[42]~80\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[42]~80, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[42]~129\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[42]~129, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[41]~81\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[41]~81, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[41]~130\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[41]~130, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[40]~82\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[40]~82, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[40]~131\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[40]~131, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add2~17\, IMPLEMENT|VGA|Add2~17, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~0\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~2\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~4\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~6\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~8\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[44]~127\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[44]~127, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[44]~78\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[44]~78, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~10\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~12\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_4~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[54]~84\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[54]~84, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[54]~133\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[54]~133, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[53]~85\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[53]~85, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[53]~134\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[53]~134, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[52]~86\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[52]~86, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[52]~135\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[52]~135, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[51]~136\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[51]~136, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[51]~87\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[51]~87, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[50]~137\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[50]~137, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[50]~88\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[50]~88, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~0\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~2\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~4\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~6\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~8\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~10\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[55]~132\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[55]~132, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[55]~83\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[55]~83, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~12\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~14\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_5~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[65]~139\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[65]~139, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[66]~89\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[66]~89, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[66]~138\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[66]~138, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[65]~90\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[65]~90, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[64]~140\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[64]~140, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[64]~91\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[64]~91, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[63]~92\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[63]~92, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[63]~141\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[63]~141, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[62]~93\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[62]~93, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[62]~142\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[62]~142, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[61]~143\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[61]~143, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[61]~94\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[61]~94, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[60]~96\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[60]~96, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[60]~95\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[60]~95, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~0\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~2\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~4\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~6\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~8\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~10\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~12\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~14\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~16\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_6~16, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[76]~145\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[76]~145, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[76]~98\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[76]~98, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[75]~99\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[75]~99, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[75]~146\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[75]~146, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[74]~100\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[74]~100, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[74]~147\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[74]~147, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[73]~148\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[73]~148, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[73]~101\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[73]~101, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[72]~102\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[72]~102, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[72]~149\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[72]~149, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[71]~103\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[71]~103, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[71]~150\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[71]~150, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[70]~105\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[70]~105, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[70]~104\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[70]~104, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~0\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~2\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~4\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~6\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~8\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~10\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~12\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~14\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[77]~144\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[77]~144, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[77]~97\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[77]~97, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~16\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~16, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~18\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_7~18, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[98]~107\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[98]~107, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[88]~106\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[88]~106, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[88]~151\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[88]~151, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[87]~108\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[87]~108, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[87]~152\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[87]~152, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[86]~109\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[86]~109, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[86]~153\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[86]~153, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[85]~110\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[85]~110, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[85]~154\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[85]~154, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[84]~155\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[84]~155, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[84]~111\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[84]~111, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[83]~156\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[83]~156, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[83]~112\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[83]~112, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[82]~113\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[82]~113, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[82]~157\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[82]~157, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[81]~158\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[81]~158, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[81]~114\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[81]~114, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[80]~116\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[80]~116, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[80]~115\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[80]~115, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~0\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~2\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~4\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~6\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~8\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~10\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~12\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~14\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~16\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~16, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~18\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~18, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~20\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|op_8~20, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~0\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[92]~120\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[92]~120, vga_char_cycle_de10, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_display_on~2\, IMPLEMENT|VGA|v_display_on~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|LessThan9~0\, IMPLEMENT|VGA|LessThan9~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~0\, IMPLEMENT|VGA|Add3~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_display_on~1\, IMPLEMENT|VGA|v_display_on~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_display_on~3\, IMPLEMENT|VGA|v_display_on~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~2\, IMPLEMENT|VGA|Add3~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add0~0\, IMPLEMENT|COMPANION|LINE_SELECT|Add0~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~3\, IMPLEMENT|VGA|Add3~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~5\, IMPLEMENT|VGA|Add3~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~7\, IMPLEMENT|VGA|Add3~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~9\, IMPLEMENT|VGA|Add3~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~11\, IMPLEMENT|VGA|Add3~11, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~13\, IMPLEMENT|VGA|Add3~13, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~15\, IMPLEMENT|VGA|Add3~15, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~17\, IMPLEMENT|VGA|Add3~17, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~19\, IMPLEMENT|VGA|Add3~19, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~21\, IMPLEMENT|VGA|Add3~21, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~22\, IMPLEMENT|VGA|Add3~22, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|Add3~23\, IMPLEMENT|VGA|Add3~23, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[33]~68\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[33]~68, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[33]~69\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[33]~69, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[32]~70\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[32]~70, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[32]~71\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[32]~71, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[31]~72\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[31]~72, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[31]~73\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[31]~73, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|v_display_on~4\, IMPLEMENT|VGA|v_display_on~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[30]~74\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[30]~74, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[30]~75\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[30]~75, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[44]~150\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[44]~150, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[44]~76\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[44]~76, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[43]~151\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[43]~151, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[43]~77\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[43]~77, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[42]~152\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[42]~152, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[42]~78\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[42]~78, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[41]~80\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[41]~80, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[41]~79\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[41]~79, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[40]~81\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[40]~81, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[40]~82\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[40]~82, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[55]~128\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[55]~128, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[55]~83\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[55]~83, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[54]~129\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[54]~129, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[54]~84\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[54]~84, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[53]~130\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[53]~130, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[53]~85\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[53]~85, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[52]~131\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[52]~131, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[52]~86\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[52]~86, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[51]~88\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[51]~88, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[51]~87\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[51]~87, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[50]~90\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[50]~90, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[50]~89\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[50]~89, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[66]~132\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[66]~132, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[66]~91\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[66]~91, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[65]~133\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[65]~133, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[65]~92\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[65]~92, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[64]~134\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[64]~134, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[64]~93\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[64]~93, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[63]~94\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[63]~94, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[63]~135\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[63]~135, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[62]~95\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[62]~95, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[62]~136\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[62]~136, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[61]~96\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[61]~96, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[61]~97\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[61]~97, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[60]~99\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[60]~99, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[60]~98\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[60]~98, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[77]~137\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[77]~137, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[77]~100\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[77]~100, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[76]~101\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[76]~101, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[76]~138\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[76]~138, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[75]~102\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[75]~102, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[75]~139\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[75]~139, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[74]~103\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[74]~103, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[74]~140\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[74]~140, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[73]~141\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[73]~141, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[73]~104\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[73]~104, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[72]~105\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[72]~105, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[72]~142\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[72]~142, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[71]~107\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[71]~107, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[71]~106\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[71]~106, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[70]~109\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[70]~109, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[70]~108\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[70]~108, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[88]~119\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[88]~119, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[87]~149\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[87]~149, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[87]~120\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[87]~120, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[88]~148\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[88]~148, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|process_0~0\, IMPLEMENT|COMPANION|LINE_SELECT|process_0~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[86]~143\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[86]~143, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[86]~110\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[86]~110, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[85]~144\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[85]~144, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[85]~111\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[85]~111, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[84]~145\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[84]~145, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[84]~112\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[84]~112, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[83]~146\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[83]~146, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[83]~113\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[83]~113, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[82]~147\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[82]~147, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[82]~114\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[82]~114, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[81]~116\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[81]~116, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[81]~115\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[81]~115, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[80]~118\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[80]~118, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[80]~117\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[80]~117, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[97]~121\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[97]~121, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|process_0~1\, IMPLEMENT|COMPANION|LINE_SELECT|process_0~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[95]~123\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[95]~123, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[96]~122\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[96]~122, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[94]~125\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[94]~125, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[91]~126\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[91]~126, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[92]~127\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[92]~127, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|process_0~2\, IMPLEMENT|COMPANION|LINE_SELECT|process_0~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[93]~124\, IMPLEMENT|COMPANION|LINE_SELECT|Mod0|auto_generated|divider|divider|StageOut[93]~124, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|process_0~3\, IMPLEMENT|COMPANION|LINE_SELECT|process_0~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|process_0~4\, IMPLEMENT|COMPANION|LINE_SELECT|process_0~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|process_0~5\, IMPLEMENT|COMPANION|LINE_SELECT|process_0~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|addr[0]~0\, IMPLEMENT|COMPANION|LINE_SELECT|addr[0]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add0~2\, IMPLEMENT|COMPANION|LINE_SELECT|Add0~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|addr[1]~1\, IMPLEMENT|COMPANION|LINE_SELECT|addr[1]~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add0~4\, IMPLEMENT|COMPANION|LINE_SELECT|Add0~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|addr[2]~2\, IMPLEMENT|COMPANION|LINE_SELECT|addr[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[0]~26\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[0]~26, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[0]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[0], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[1]~28\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[1]~28, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[1]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[1], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[2]~30\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[2]~30, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[2]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[2], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[3]~32\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[3]~32, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[3]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[3], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[4]~34\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[4]~34, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[4]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[4], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[5]~36\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[5]~36, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[5]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[5], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[6]~38\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[6]~38, vga_char_cycle_de10, 1
instance = comp, \~GND\, ~GND, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[6]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[6], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[7]~40\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[7]~40, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[7]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[7], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[8]~42\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[8]~42, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[8]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[8], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[9]~44\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[9]~44, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[9]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[9], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[10]~46\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[10]~46, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[10]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[10], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[11]~48\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[11]~48, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[11]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[11], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[12]~50\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[12]~50, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[12]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[12], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[13]~52\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[13]~52, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[13]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[13], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[14]~54\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[14]~54, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[14]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[14], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[15]~56\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[15]~56, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[15]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[15], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[16]~58\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[16]~58, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[16]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[16], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[17]~60\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[17]~60, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[17]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[17], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[18]~62\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[18]~62, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[18]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[18], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[19]~64\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[19]~64, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[19]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[19], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[20]~66\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[20]~66, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[20]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[20], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[21]~68\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[21]~68, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[21]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[21], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[22]~70\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[22]~70, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[22]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[22], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[23]~72\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[23]~72, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[23]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[23], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[24]~74\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[24]~74, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[24]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[24], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[25]~76\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[25]~76, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[25]\, IMPLEMENT|CHAR_COUNTER|CLOCK|cnt[25], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|clk_out~0\, IMPLEMENT|CHAR_COUNTER|CLOCK|clk_out~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|clk_out\, IMPLEMENT|CHAR_COUNTER|CLOCK|clk_out, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|CLOCK|clk_out~clkctrl\, IMPLEMENT|CHAR_COUNTER|CLOCK|clk_out~clkctrl, vga_char_cycle_de10, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~0\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~2\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[0]~1\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[0]~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[1]~2\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[1]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[1]\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[1], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|Equal0~1\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|Equal0~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~4\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[2]~3\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[2]~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[2]\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[2], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~6\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[3]~4\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[3]\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[3], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~8\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|Add0~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[4]~5\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[4]~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[4]\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[4], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|Equal0~0\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|Equal0~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[0]~0\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[0]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[0]\, IMPLEMENT|CHAR_COUNTER|G_COUNTER|count[0], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~0\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~2\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~4\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~6\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~8\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_2~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[15]~72\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[15]~72, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[18]~42\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[18]~42, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[18]~69\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[18]~69, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[17]~70\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[17]~70, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[17]~43\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[17]~43, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[16]~71\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[16]~71, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[16]~44\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[16]~44, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[15]~45\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[15]~45, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~0\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~2\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~4\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~6\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~9\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~10\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_3~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[21]~75\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[21]~75, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[21]~48\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[21]~48, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[20]~76\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[20]~76, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[20]~49\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[20]~49, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~0\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~2\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~4\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[23]~73\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[23]~73, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[23]~46\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[23]~46, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[22]~47\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[22]~47, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[22]~74\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[22]~74, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~6\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~9\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~10\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_4~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[27]~78\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[27]~78, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[28]~77\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[28]~77, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[28]~50\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[28]~50, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[27]~51\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[27]~51, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[26]~79\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[26]~79, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[26]~52\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[26]~52, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[25]~80\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[25]~80, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[25]~53\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[25]~53, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~0\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~2\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~4\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~6\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~9\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~10\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_5~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[33]~81\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[33]~81, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[33]~54\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[33]~54, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[32]~55\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[32]~55, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[32]~82\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[32]~82, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[31]~56\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[31]~56, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[31]~83\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[31]~83, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[30]~57\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[30]~57, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[30]~58\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[30]~58, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~0\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~2\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~4\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~6\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~9\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~10\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_6~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[37]~85\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[37]~85, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[38]~59\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[38]~59, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[38]~84\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[38]~84, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[37]~60\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[37]~60, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[36]~61\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[36]~61, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[36]~86\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[36]~86, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[35]~63\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[35]~63, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[35]~62\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[35]~62, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~0\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~2\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~4\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~6\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~9\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~10\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_7~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[43]~87\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[43]~87, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[43]~64\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[43]~64, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[42]~88\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[42]~88, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[42]~65\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[42]~65, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[41]~66\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[41]~66, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[41]~89\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[41]~89, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[40]~68\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[40]~68, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[40]~67\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|StageOut[40]~67, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~1\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~3\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~5\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~7\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~9\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~10\, IMPLEMENT|CUSTOM_GRID|Div0|auto_generated|divider|divider|op_8~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[18]~32\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[18]~32, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[18]~33\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[18]~33, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[17]~34\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[17]~34, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[17]~35\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[17]~35, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[16]~36\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[16]~36, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[16]~37\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[16]~37, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[15]~39\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[15]~39, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[15]~38\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[15]~38, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[23]~78\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[23]~78, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[23]~40\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[23]~40, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[22]~41\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[22]~41, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[22]~79\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[22]~79, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[21]~43\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[21]~43, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[21]~42\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[21]~42, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[20]~45\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[20]~45, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[20]~44\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[20]~44, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[28]~46\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[28]~46, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[28]~70\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[28]~70, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[27]~71\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[27]~71, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[27]~47\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[27]~47, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[26]~49\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[26]~49, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[26]~48\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[26]~48, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[25]~51\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[25]~51, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[25]~50\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[25]~50, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[33]~52\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[33]~52, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[33]~72\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[33]~72, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[32]~73\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[32]~73, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[32]~53\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[32]~53, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[31]~54\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[31]~54, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[31]~55\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[31]~55, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[30]~57\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[30]~57, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[30]~56\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[30]~56, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[38]~58\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[38]~58, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[38]~74\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[38]~74, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[37]~59\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[37]~59, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[37]~75\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[37]~75, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[36]~61\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[36]~61, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[36]~60\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[36]~60, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[35]~62\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[35]~62, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[35]~63\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[35]~63, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[0]~1\, IMPLEMENT|CUSTOM_GRID|char_out[0]~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[43]~64\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[43]~64, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[43]~76\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[43]~76, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[42]~77\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[42]~77, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[42]~65\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[42]~65, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[41]~67\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[41]~67, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[41]~66\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[41]~66, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[40]~68\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[40]~68, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[40]~69\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|StageOut[40]~69, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, IMPLEMENT|CUSTOM_GRID|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[0]~0\, IMPLEMENT|CUSTOM_GRID|char_out[0]~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[0]~2\, IMPLEMENT|CUSTOM_GRID|char_out[0]~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[0]~3\, IMPLEMENT|CUSTOM_GRID|char_out[0]~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[0]~4\, IMPLEMENT|CUSTOM_GRID|char_out[0]~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[0]~5\, IMPLEMENT|CUSTOM_GRID|char_out[0]~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add0~6\, IMPLEMENT|COMPANION|LINE_SELECT|Add0~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~0\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~2\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add0~8\, IMPLEMENT|COMPANION|LINE_SELECT|Add0~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[1]~6\, IMPLEMENT|CUSTOM_GRID|char_out[1]~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~3\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~5\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[2]~7\, IMPLEMENT|CUSTOM_GRID|char_out[2]~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add0~10\, IMPLEMENT|COMPANION|LINE_SELECT|Add0~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~6\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~8\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add0~12\, IMPLEMENT|COMPANION|LINE_SELECT|Add0~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[3]~8\, IMPLEMENT|CUSTOM_GRID|char_out[3]~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~9\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~11\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~11, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|CUSTOM_GRID|char_out[4]~9\, IMPLEMENT|CUSTOM_GRID|char_out[4]~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add0~14\, IMPLEMENT|COMPANION|LINE_SELECT|Add0~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~12\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|LINE_SELECT|Add1~14\, IMPLEMENT|COMPANION|LINE_SELECT|Add1~14, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|CHAR_ROM|altsyncram_component|auto_generated|ram_block1a0\, IMPLEMENT|COMPANION|CHAR_ROM|altsyncram_component|auto_generated|ram_block1a0, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[91]~121\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[91]~121, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[91]~122\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[91]~122, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~11\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~11, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~10\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~10, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[93]~118\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[93]~118, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[90]~119\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[90]~119, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~12\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~12, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[97]~159\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[97]~159, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[96]~117\, IMPLEMENT|COMPANION|BIT_SELECT|Mod0|auto_generated|divider|divider|StageOut[96]~117, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~2\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~2, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~1\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~1, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~3\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~3, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~4\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~4, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~5\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~5, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~6\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~6, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~7\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~7, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~8\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~8, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~9\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~9, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|COMPANION|BIT_SELECT|Selector0~13\, IMPLEMENT|COMPANION|BIT_SELECT|Selector0~13, vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|red[3]\, IMPLEMENT|VGA|red[3], vga_char_cycle_de10, 1
instance = comp, \IMPLEMENT|VGA|red_out[0]~0\, IMPLEMENT|VGA|red_out[0]~0, vga_char_cycle_de10, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, vga_char_cycle_de10, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, vga_char_cycle_de10, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, vga_char_cycle_de10, 1
