#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 21 23:59:25 2020
# Process ID: 9781
# Current directory: /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware
# Command line: vivado
# Log file: /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vivado.log
# Journal file: /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vivado.jou
#-----------------------------------------------------------
start_gui
xterm: /ssd/conda/lib/./libuuid.so.1: no version information available (required by /usr/lib/x86_64-linux-gnu/libSM.so.6)
open_project /home/akos/FPGA/oc_filter/oc_filter.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum.gen.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_ExampleBatch.gen.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_Mantle.gen.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_Nucleus.gen.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ssd/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 6405.406 ; gain = 88.543 ; free physical = 1764 ; free virtual = 8445
set_property source_mgmt_mode None [current_project]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SimTop_tc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
xvhdl --relax -prj SimTop_tc_vhdl.prj
ERROR: [XSIM 43-4316] Can not find file: ../../../../../../repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum.gen.vhd
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6467.691 ; gain = 1.633 ; free physical = 1680 ; free virtual = 8442
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SimTop_tc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
xvhdl --relax -prj SimTop_tc_vhdl.prj
ERROR: [XSIM 43-4316] Can not find file: ../../../../../../repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum.gen.vhd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum.gen.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_ExampleBatch.gen.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_Mantle.gen.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_Nucleus.gen.vhd] -no_script -reset -force -quiet
remove_files  {/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum.gen.vhd /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_ExampleBatch.gen.vhd /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_Mantle.gen.vhd /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_Nucleus.gen.vhd}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SimTop_tc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
xvhdl --relax -prj SimTop_tc_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayCmdCtrlMerger.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayCmdCtrlMerger'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilInt_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMisc_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfigParse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayConfig_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/Stream_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/Array_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReader'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/Interconnect_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderArb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderArb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/Buffer_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderLevel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderList.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderList'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListPrim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderListPrim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderListSync'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderListSyncDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderListSyncDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderNull.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderNull'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderStruct.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderStruct'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayReaderUnlockCombine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderUnlockCombine'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilStr_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/axi/Axi_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilConv_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/axi/AxiReadConverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AxiReadConverter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferReader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReader'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderCmd'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderCmdGenBusReq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderCmdGenBusReq'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderPost.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderPost'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderResp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderRespCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReaderRespCtrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiterVec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusReadArbiterVec'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusReadBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ParallelPatterns_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/FilterStream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FilterStream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/MapStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MapStage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/MapStream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MapStream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/ReduceStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReduceStage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/ReduceStream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReduceStream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter_ExampleBatch.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter_ExampleBatch'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter_Mantle.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter_Mantle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/vhdmmio_pkg.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/mmio_pkg.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter_Nucleus.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter_Nucleus'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceStream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamAccumulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamAccumulator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamArb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamArb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamElementCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamElementCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamFIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamFIFOCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamFIFOCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearbox'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxParallelizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearboxParallelizer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamGearboxSerializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearboxSerializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamNormalizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamNormalizer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSlice.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSlice'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/StreamSliceArray.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSliceArray'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamSync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSync'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SumOp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SumOp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilRam1R1W.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UtilRam1R1W'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/mmio.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mmio'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/regex_match.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regex_match'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/AxiTop.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AxiTop'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrow/Arrow_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusWriteBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/axi/AxiWriteConverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AxiWriteConverter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/test/ArrayReaderListSync_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderListSync_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/test/arrayreader/ArrayReaderPrimEpc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayReaderPrimEpc_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterArb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriterArb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriterLevel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListPrim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriterListPrim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/ArrayWriterListSync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriterListSync'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/ArrayWriterListSync_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArrayWriterListSync_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/axi/AxiMmio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AxiMmio'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/axi/test/AxiMmio_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AxiMmio_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/wrapper/Wrapper_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferreader/BufferReader_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferReader_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterCmdGenBusReq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriterCmdGenBusReq'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPre.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriterPre'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPreCmdGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriterPreCmdGen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferWriterPrePadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriterPrePadder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_2x32in64outMB1_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_2x32in64outMB1_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in32out_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_32in32out_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_32in64out_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_32in64out_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_4x16in64out_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_4x16in64out_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x1in64out_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_8x1in64out_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_8x64in512out_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_8x64in512out_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_Default_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_Default_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBS4_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_IndexBS4_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBufMEPC_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_IndexBufMEPC_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/test/bufferwriter/BufferWriter_IndexBuf_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferWriter_IndexBuf_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusChecking_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusProtocolChecker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusProtocolChecker'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/BusReadArbiter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusReadArbiter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadArbiter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusReadArbiter_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadMasterMock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusReadMasterMock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/util/UtilMem64_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusReadSlaveMock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusReadSlaveMock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusWriteArbiter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/BusWriteArbiterVec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusWriteArbiterVec'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteArbiter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusWriteArbiter_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteMasterMock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusWriteMasterMock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/interconnect/test/BusWriteSlaveMock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BusWriteSlaveMock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/sim/TestCase_pkg.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_pkg.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_pkg.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/sim/ClockGen_mdl.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen_mdl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/profile/Profiler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Profiler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/sim/SimDataComms_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimDataComms_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SimTop_tc.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimTop_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_pkg.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_pkg.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_pkg.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamArb_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_tv.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamArb_tv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_Fixed_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamArb_Fixed_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RRSticky_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamArb_RRSticky_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamArb/StreamArb_RoundRobin_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamArb_RoundRobin_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tv.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamBuffer_tv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamBuffer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_0_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamBuffer_0_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_200_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamBuffer_200_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_2_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamBuffer_2_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_4_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamBuffer_4_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamBuffer/StreamBuffer_6_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamBuffer_6_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tv.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamElementCounter_tv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamElementCounter_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_16_5_32_9_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamElementCounter_16_5_32_9_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamElementCounter/StreamElementCounter_8_3_63_6_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamElementCounter_8_3_63_6_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tv.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamFIFO_tv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamFIFO_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Increase_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamFIFO_Increase_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Reduce_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamFIFO_Reduce_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamFIFO/StreamFIFO_Same_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamFIFO_Same_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tv.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearbox_tv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearbox_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_2_2_8_3_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearbox_2_2_8_3_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_32_5_16_4_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearbox_32_5_16_4_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_5_4_3_2_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearbox_5_4_3_2_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamGearbox/StreamGearbox_8_4_8_3_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamGearbox_8_4_8_3_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamMonitor_mdl.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamMonitor_mdl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamNormalizer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamNormalizer/StreamNormalizer_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamNormalizer_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPRNG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPRNG'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tv.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPRNG_tv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPRNG_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_12_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPRNG_12_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPRNG/StreamPRNG_8_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPRNG_8_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineBarrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineBarrel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineBarrel_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineBarrel/StreamPipelineBarrel_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineBarrel_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPipelineControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tv.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineControl_tv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineControl_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_20_3_t_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineControl_20_3_t_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPipelineControl/StreamPipelineControl_5_1_f_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPipelineControl_5_1_f_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamPrefixSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPrefixSum'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPrefixSum_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamPrefixSum/StreamPrefixSum_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamPrefixSum_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/StreamReshaper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tv.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperCtrl_tv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperCtrl_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_1_1_7_3_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperCtrl_1_1_7_3_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_4_3_4_3_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperCtrl_4_3_4_3_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperCtrl_8_3_4_2_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperCtrl_8_3_4_2_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tv.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperLast_tv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperLast_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_1_1_7_3_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperLast_1_1_7_3_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_4_3_4_3_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperLast_4_3_4_3_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamReshaper/StreamReshaperLast_8_3_4_2_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamReshaperLast_8_3_4_2_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSink_mdl.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSink_mdl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSink/StreamSink_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSink_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSlice_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSlice/StreamSlice_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSlice_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/model/StreamSource_mdl.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSource_mdl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSource/StreamSource_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSource_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tb.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSync_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/vhlib/stream/test/StreamSync/StreamSync_tc.sim.08.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'StreamSync_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/wrapper/UserCoreController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UserCoreController'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/wrapper/test/UserCoreMock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UserCoreMock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/listprim8epc4_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'listprim8epc4_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_epc_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prim32_epc_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/arrays/test/arraywriter/prim32_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prim32_tc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/profile/Profile_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'sfilter' [/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter.gen.vhd:21]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/DropEmpty.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DropEmpty'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
xelab -wto 7601eda671d545b4b7e44d4c0c89f302 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SimTop_tc_behav xil_defaultlib.SimTop_tc -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /ssd/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 7601eda671d545b4b7e44d4c0c89f302 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SimTop_tc_behav xil_defaultlib.SimTop_tc -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.utilint_pkg
Compiling package xil_defaultlib.interconnect_pkg
Compiling package ieee.math_real
Compiling package xil_defaultlib.utilstr_pkg
Compiling package xil_defaultlib.utilconv_pkg
Compiling package xil_defaultlib.stream_pkg
Compiling package xil_defaultlib.utilmem64_pkg
Compiling package xil_defaultlib.utilmisc_pkg
Compiling package xil_defaultlib.arrayconfigparse_pkg
Compiling package xil_defaultlib.arrayconfig_pkg
Compiling package xil_defaultlib.array_pkg
Compiling package xil_defaultlib.vhdmmio_pkg
Compiling package xil_defaultlib.mmio_pkg
Compiling package xil_defaultlib.buffer_pkg
Compiling package xil_defaultlib.utilram_pkg
Compiling architecture behavioral of entity xil_defaultlib.BusReadSlaveMock [\BusReadSlaveMock(bus_addr_width...]
Compiling architecture implementation of entity xil_defaultlib.SFilter [sfilter_default]
Compiling architecture behavioral of entity xil_defaultlib.mmio [mmio_default]
Compiling architecture behavioral of entity xil_defaultlib.ArrayCmdCtrlMerger [\ArrayCmdCtrlMerger(num_addr=2)\]
Compiling architecture behavioral of entity xil_defaultlib.ArrayCmdCtrlMerger [arraycmdctrlmerger_default]
Compiling architecture implementation of entity xil_defaultlib.SFilter_Nucleus [sfilter_nucleus_default]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=193)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=1)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=513)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=72)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamArb [\StreamArb(num_inputs=2,index_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_outputs=2)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2,num_out...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadArbiterVec [\BusReadArbiterVec(bus_addr_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=35)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=167)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=34)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2)\]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderUnlockCombine [\ArrayReaderUnlockCombine(cmd_ta...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderListSyncDecoder [\ArrayReaderListSyncDecoder(leng...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamNormalizer [\StreamNormalizer(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderListSync [\ArrayReaderListSync(element_wid...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=2)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=517,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=2,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=194)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderCmdGenBusReq [\BufferReaderCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=130)\]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderCmd [\BufferReaderCmd(bus_addr_width=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=7)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=513,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=7,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=128,data...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadBuffer [\BusReadBuffer(bus_addr_width=64...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2,num_out...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=129)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=77)\]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderRespCtrl [\BufferReaderRespCtrl(index_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=517)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=32,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderResp [\BufferReaderResp(bus_data_width...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearboxSerializer [\StreamGearboxSerializer(element...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=32,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderPost [\BufferReaderPost(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReader [\BufferReader(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=1)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=519,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=1,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=131)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderCmdGenBusReq [\BufferReaderCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=67)\]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderCmd [\BufferReaderCmd(bus_addr_width=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=18)\]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderRespCtrl [\BufferReaderRespCtrl(index_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=519)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=8,i...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderResp [\BufferReaderResp(bus_data_width...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearboxSerializer [\StreamGearboxSerializer(element...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=8,i...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=166)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderPost [\BufferReaderPost(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReader [\BufferReader(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderListPrim [\ArrayReaderListPrim(bus_addr_wi...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderLevel [\ArrayReaderLevel(bus_addr_width...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderArb [\ArrayReaderArb(bus_addr_width=6...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReader [\ArrayReader(bus_addr_width=64,b...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=66)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=3)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=516,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=3,data_wi...]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderCmdGenBusReq [\BufferReaderCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderCmd [\BufferReaderCmd(bus_addr_width=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=12)\]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderRespCtrl [\BufferReaderRespCtrl(index_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=516)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderResp [\BufferReaderResp(bus_data_width...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearboxSerializer [\StreamGearboxSerializer(element...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderPost [\BufferReaderPost(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReader [\BufferReader(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderLevel [\ArrayReaderLevel(bus_addr_width...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderArb [\ArrayReaderArb(bus_addr_width=6...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReader [\ArrayReader(bus_addr_width=64,b...]
Compiling architecture implementation of entity xil_defaultlib.SFilter_ExampleBatch [\SFilter_ExampleBatch(examplebat...]
Compiling architecture behavioral of entity xil_defaultlib.StreamArb [\StreamArb(num_inputs=2,index_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=4,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadArbiterVec [\BusReadArbiterVec(bus_addr_widt...]
Compiling architecture implementation of entity xil_defaultlib.SFilter_Mantle [\SFilter_Mantle(bus_burst_max_le...]
Compiling architecture behavorial of entity xil_defaultlib.simtop_tc
Built simulation snapshot SimTop_tc_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim/xsim.dir/SimTop_tc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim/xsim.dir/SimTop_tc_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jun 22 00:04:02 2020. For additional details about this file, please refer to the WebTalk help file at /ssd/tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 22 00:04:02 2020...
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 6610.688 ; gain = 0.000 ; free physical = 1575 ; free virtual = 8380
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SimTop_tc_behav -key {Behavioral:sim_1:Functional:SimTop_tc} -tclbatch {SimTop_tc.tcl} -view {/home/akos/FPGA/oc_filter/SimTop_tc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/akos/FPGA/oc_filter/SimTop_tc_behav.wcfg
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/state was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/state_next was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/char_valid_mask was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/matcher_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/matcher_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/matcher_out_match was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/matcher_out_s_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/matcher_out_s_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/matcher_out_s_match was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_out_strb was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_out_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/drop_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/drop_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/sum_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/sum_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/sum_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_s_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_s_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/op_s_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/op_s_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_out_slice_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_out_slice_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_out_slice_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/INDEX_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/TAG_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/in_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/out_strb was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/in_ready_s was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/out_strb_r was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/out_last_r was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/out_valid_r was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_transation_counter was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_transation_counter_next was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/in_transation_counter was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/in_transation_counter_next was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_b_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_b_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_b_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_b_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_b_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/pred_b_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/LANE_COUNT was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/INDEX_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/DIMENSIONALITY was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/filter_stage/MIN_BUFFER_DEPTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/in_count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/in_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/krnl_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/krnl_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/krnl_out_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/krnl_out_count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/krnl_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/krnl_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/krnl_in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/krnl_in_count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/out_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/out_count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/count_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/count_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/count_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/counter_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/counter_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/seq_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/seq_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/seq_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/IN_DIMENSIONALITY was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/IN_COUNT_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/LENGTH_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/LENGTH_BUFFER_DEPTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/kcd_clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/kcd_reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_in_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_in was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_out_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_out was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_out_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_out_count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_in_count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/krnl_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/INDEX_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/in_count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/in_length_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/in_length_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/in_length_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/remaining was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/remaining_next was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/b_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/b_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/b_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/in_ready_s was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/out_valid_s was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/out_last_s was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/MIN_BUFFER_DEPTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/LENGTH_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/IN_COUNT_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/BLOCKING was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_s_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_s_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/op_s_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/op_s_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_out_slice_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_out_slice_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_out_slice_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/INDEX_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/TAG_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_init_value was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/in_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/count_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/count_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/count_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_s_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_s_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_s_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_s_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/DATA_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/IN_DIMENSIONALITY was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/LENGTH_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/in_count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/in_length_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/in_length_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/in_length_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/remaining was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/remaining_next was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/b_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/b_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/b_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/in_ready_s was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/out_valid_s was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/out_last_s was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/MIN_BUFFER_DEPTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/LENGTH_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/IN_COUNT_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/BLOCKING was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/op1_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/op1_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/op1_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/op1_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/op2_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/op2_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/op2_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/op2_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/ops_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/ops_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/result was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/operator/DATA_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/acc_in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_s_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_s_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/op_s_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/op_s_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/dly_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_out_slice_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_out_slice_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/cntrl_out_slice_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/INDEX_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/TAG_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/init_value was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/in_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/initialized was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/saved_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/accumulator/DATA_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/clk was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/reset was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_init_value was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/in_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_in_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_in_dvalid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_data was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/count_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/count_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/count was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/count_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_out_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_out_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/seq_out_last was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_s_in_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/acc_s_in_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_s_ready was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/out_s_valid was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/DATA_WIDTH was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/IN_DIMENSIONALITY was not found in the design.
WARNING: Simulation object /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/LENGTH_WIDTH was not found in the design.
source SimTop_tc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Last index is 0 for list reader, you might be reading data out of bounds.
Time: 0 ps  Iteration: 0  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_ExampleBatch_inst/string_inst/arb_inst/a_inst/listprim_gen/list_inst/a_inst/resp_inst/offsets_buffer_cmd_stream_gen/line__409  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6712.293 ; gain = 89.664 ; free physical = 1519 ; free virtual = 8326
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SimTop_tc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 6712.293 ; gain = 116.930 ; free physical = 1519 ; free virtual = 8326
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6712.293 ; gain = 0.000 ; free physical = 1515 ; free virtual = 8339
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 22 00:05:44 2020...
