// Seed: 1223426847
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  tri1 id_3 = 1;
  initial begin
    id_1 <= 1 * 1 + 1;
    if (id_2) begin
      #1;
    end else
      @(posedge ~id_1) begin
        @(posedge 1 or posedge id_3) disable id_4;
      end
  end
  assign id_3 = 1;
  wire id_5;
  supply1 id_7;
  tri0 id_8 = 1;
  module_0(
      id_3, id_8
  );
  wire id_9;
  uwire id_10, id_11;
  assign id_11 = 1 | id_7;
  wire id_12;
  assign id_3 = 1;
endmodule
