<stg><name>conv</name>


<trans_list>

<trans id="605" from="1" to="2">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="2" to="12">
<condition id="402">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="2" to="3">
<condition id="412">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="3" to="4">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="4" to="5">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="5" to="6">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="6" to="7">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="7" to="8">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="8" to="9">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="9" to="10">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="10" to="11">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="11" to="2">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="12" to="13">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="13" to="14">
<condition id="249">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="14" to="15">
<condition id="250">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="14" to="110">
<condition id="379">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="15" to="16">
<condition id="251">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="15" to="39">
<condition id="252">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="16" to="17">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="17" to="18">
<condition id="255">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="17" to="15">
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="18" to="19">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="19" to="20">
<condition id="258">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="19" to="38">
<condition id="260">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="20" to="21">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="21" to="22">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="22" to="23">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="23" to="24">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="24" to="25">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="25" to="26">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="26" to="27">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="27" to="28">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="28" to="29">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="29" to="30">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="30" to="31">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="31" to="32">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="32" to="33">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="33" to="34">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="34" to="35">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="35" to="36">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="36" to="37">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="37" to="38">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="38" to="17">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="39" to="40">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="40" to="41">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="41" to="42">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="42" to="43">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="43" to="44">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="44" to="45">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="45" to="46">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="46" to="47">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="47" to="48">
<condition id="294">
<or_exp><and_exp><literal name="tmp_29_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="47" to="71">
<condition id="295">
<or_exp><and_exp><literal name="tmp_29_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="48" to="49">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="49" to="50">
<condition id="298">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="49" to="47">
<condition id="327">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="50" to="51">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="51" to="52">
<condition id="301">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="51" to="70">
<condition id="303">
<or_exp><and_exp><literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="52" to="53">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="53" to="54">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="54" to="55">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="55" to="56">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="56" to="57">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="57" to="58">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="58" to="59">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="59" to="60">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="60" to="61">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="61" to="62">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="62" to="63">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="63" to="64">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="64" to="65">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="65" to="66">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="66" to="67">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="67" to="68">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="68" to="69">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="69" to="70">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="70" to="49">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="71" to="72">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="72" to="73">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="73" to="74">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="74" to="75">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="75" to="76">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="76" to="77">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="77" to="78">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="78" to="79">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="79" to="80">
<condition id="337">
<or_exp><and_exp><literal name="tmp_29_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="79" to="102">
<condition id="338">
<or_exp><and_exp><literal name="tmp_29_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="80" to="81">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="81" to="82">
<condition id="341">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="81" to="79">
<condition id="367">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="82" to="83">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="83" to="84">
<condition id="344">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="83" to="101">
<condition id="345">
<or_exp><and_exp><literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="84" to="85">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="85" to="86">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="86" to="87">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="87" to="88">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="88" to="89">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="89" to="90">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="90" to="91">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="91" to="92">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="92" to="93">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="93" to="94">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="94" to="95">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="95" to="96">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="96" to="97">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="97" to="98">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="98" to="99">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="99" to="100">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="100" to="101">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="101" to="81">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="102" to="103">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="103" to="104">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="104" to="105">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="105" to="106">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="106" to="107">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="107" to="108">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="108" to="109">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="109" to="14">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="110" to="126">
<condition id="413">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="110" to="111">
<condition id="429">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="111" to="112">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="112" to="113">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="113" to="114">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="114" to="115">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="115" to="116">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="116" to="117">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="117" to="118">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="118" to="119">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="119" to="120">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="120" to="121">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="121" to="122">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="122" to="123">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="123" to="124">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="124" to="125">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="125" to="110">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="126" to="13">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="127" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %filterDim_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %filterDim)

]]></Node>
<StgValue><ssdm name="filterDim_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %filter_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %filter)

]]></Node>
<StgValue><ssdm name="filter_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %image_dram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %image_dram)

]]></Node>
<StgValue><ssdm name="image_dram_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %filter_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="33" op_0_bw="30">
<![CDATA[
:4  %tmp_1_cast = zext i30 %tmp_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %image_dram_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="30">
<![CDATA[
:6  %tmp_2_cast1 = zext i30 %tmp_2 to i31

]]></Node>
<StgValue><ssdm name="tmp_2_cast1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="30">
<![CDATA[
:7  %tmp_2_cast = zext i30 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %mem), !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %filterDim) nounwind, !map !42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
:11  %image = alloca [230400 x i8], align 1

]]></Node>
<StgValue><ssdm name="image"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
:12  %newImage_0 = alloca [960 x i8], align 1

]]></Node>
<StgValue><ssdm name="newImage_0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %image_dram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %filter, [10 x i8]* @mode2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle3, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %filterDim, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i18 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.header:1  %exitcond6 = icmp eq i18 %indvar, -31744

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 230400, i64 230400, i64 230400) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.header:3  %indvar_next = add i18 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond6, label %burst.rd.end, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body:4  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %indvar, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="16">
<![CDATA[
burst.rd.body:5  %indvar2_cast1 = zext i16 %tmp_8 to i31

]]></Node>
<StgValue><ssdm name="indvar2_cast1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.body:9  %image_dram2_sum = add i31 %tmp_2_cast1, %indvar2_cast1

]]></Node>
<StgValue><ssdm name="image_dram2_sum"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.body:10  %image_dram2_sum_cast = zext i31 %image_dram2_sum to i64

]]></Node>
<StgValue><ssdm name="image_dram2_sum_cast"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.body:11  %mem_addr = getelementptr i32* %mem, i64 %image_dram2_sum_cast

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body:12  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="157" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body:12  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="158" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body:12  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="159" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body:12  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="160" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body:12  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="161" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body:12  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="162" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body:12  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="163" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:13  %mem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr)

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_image_OC_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="18">
<![CDATA[
burst.rd.body:3  %indvar7 = zext i18 %indvar to i64

]]></Node>
<StgValue><ssdm name="indvar7"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="18">
<![CDATA[
burst.rd.body:6  %tmp_9 = trunc i18 %indvar to i2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
burst.rd.body:7  %tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.body:8  %tmp_10 = zext i5 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:14  %image_dram_load = lshr i32 %mem_addr_read, %tmp_10

]]></Node>
<StgValue><ssdm name="image_dram_load"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
burst.rd.body:15  %tmp_14 = trunc i32 %image_dram_load to i8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:16  %image_addr = getelementptr [230400 x i8]* %image, i64 0, i64 %indvar7

]]></Node>
<StgValue><ssdm name="image_addr"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
burst.rd.body:17  store i8 %tmp_14, i8* %image_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:18  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:19  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:0  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %filterDim_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:1  %p_neg = sub i32 0, %filterDim_read

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end:2  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="31">
<![CDATA[
burst.rd.end:3  %tmp_3 = zext i31 %p_lshr to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:4  %p_neg_t = sub i32 0, %tmp_3

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end:5  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %filterDim_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="31">
<![CDATA[
burst.rd.end:6  %tmp_4 = zext i31 %p_lshr_f to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:7  %kCenterX = select i1 %tmp_6, i32 %p_neg_t, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="kCenterX"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:8  %tmp = add i32 %filterDim_read, -1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:9  br label %burst.wr.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
burst.wr.end:0  %i = phi i8 [ 0, %burst.rd.end ], [ %i_1, %burst.wr.end.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.wr.end:1  %exitcond3 = icmp eq i8 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.end:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.wr.end:3  %i_1 = add i8 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.end:4  br i1 %exitcond3, label %15, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:0  %i_cast = zext i8 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i9 [ %j_1, %10 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %exitcond2 = icmp eq i9 %j, -192

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %j_1 = add i9 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond2, label %14, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="9">
<![CDATA[
:0  %j_cast = zext i9 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="9">
<![CDATA[
:3  %tmp_8_cast = zext i9 %j to i11

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:4  %tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %j, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_17 = sub i11 %tmp_12, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_17_cast = sext i11 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %newImage_0_addr_1 = getelementptr [960 x i8]* %newImage_0, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="newImage_0_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_18 = add i11 %tmp_17, 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_21_cast = sext i11 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %newImage_0_addr_2 = getelementptr [960 x i8]* %newImage_0, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="newImage_0_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11  %tmp_21 = add i11 %tmp_17, 2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_31_cast = sext i11 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %newImage_0_addr_3 = getelementptr [960 x i8]* %newImage_0, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="newImage_0_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.loopexit29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
:0  %p_shl = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %i, i10 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="19" op_0_bw="18">
<![CDATA[
:1  %p_shl_cast = zext i18 %p_shl to i19

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
:2  %p_shl1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %i, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="19" op_0_bw="14">
<![CDATA[
:3  %p_shl1_cast = zext i14 %p_shl1 to i19

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %tmp_5 = sub i19 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="19">
<![CDATA[
:5  %tmp_5_cast = sext i19 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="33" op_0_bw="32">
<![CDATA[
:6  %tmp_6_cast = zext i32 %tmp_5_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit29:0  %sum = phi float [ 0.000000e+00, %1 ], [ %sum_1, %.loopexit29.loopexit ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.loopexit29:1  %m = phi i31 [ 0, %1 ], [ %m_1, %.loopexit29.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="31">
<![CDATA[
.loopexit29:2  %m_cast = zext i31 %m to i32

]]></Node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit29:3  %tmp_s = icmp slt i32 %m_cast, %filterDim_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit29:4  %m_1 = add i31 %m, 1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit29:5  br i1 %tmp_s, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mm = sub i32 %tmp, %m_cast

]]></Node>
<StgValue><ssdm name="mm"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
:0  %x_assign = fpext float %sum to double

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
:1  %p_Val2_s = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="63" op_0_bw="64">
<![CDATA[
:2  %tmp_42 = trunc i64 %p_Val2_s to i63

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="233" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_13 = sub nsw i32 %kCenterX, %mm

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %rowIndex = add nsw i32 %i_cast, %tmp_13

]]></Node>
<StgValue><ssdm name="rowIndex"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rowIndex, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %rev = xor i1 %tmp_38, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_15 = icmp slt i32 %rowIndex, 240

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
:6  %tmp_39 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %rowIndex, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="41" op_0_bw="40">
<![CDATA[
:7  %p_shl7_cast = sext i40 %tmp_39 to i41

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
:8  %tmp_40 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %rowIndex, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="41" op_0_bw="38">
<![CDATA[
:9  %p_shl8_cast = sext i38 %tmp_40 to i41

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
:10  %tmp_41 = add i41 %p_shl8_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_16 = mul nsw i32 %filterDim_read, %mm

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp1 = and i1 %tmp_15, %rev

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  %sum_1 = phi float [ %sum, %3 ], [ %sum_1_be, %._crit_edge.0.backedge ]

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0:1  %n = phi i32 [ 0, %3 ], [ %n_1, %._crit_edge.0.backedge ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:2  %exitcond = icmp eq i32 %n, %filterDim_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:3  %n_1 = add nsw i32 %n, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:4  br i1 %exitcond, label %.loopexit29.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %nn = sub i32 %tmp, %n

]]></Node>
<StgValue><ssdm name="nn"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.loopexit29.loopexit:0  br label %.loopexit29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="253" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_20 = sub nsw i32 %kCenterX, %nn

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %colIndex = add nsw i32 %tmp_20, %j_cast

]]></Node>
<StgValue><ssdm name="colIndex"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %colIndex, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %rev1 = xor i1 %tmp_60, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_23 = icmp slt i32 %colIndex, 320

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %tmp2 = and i1 %tmp_23, %rev1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_cond5 = and i1 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %or_cond5, label %5, label %._crit_edge.0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="41" op_0_bw="32">
<![CDATA[
:0  %tmp_25_cast = zext i32 %colIndex to i41

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
:1  %tmp_50 = add i41 %tmp_25_cast, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="19" op_0_bw="41">
<![CDATA[
:2  %tmp_72 = trunc i41 %tmp_50 to i19

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="41">
<![CDATA[
:3  %tmp_73 = trunc i41 %tmp_50 to i17

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
:4  %p_shl9_cast = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_73, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp_51 = sub i19 %p_shl9_cast, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="19">
<![CDATA[
:6  %tmp_54_cast = zext i19 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %image_addr_1 = getelementptr [230400 x i8]* %image, i64 0, i64 %tmp_54_cast

]]></Node>
<StgValue><ssdm name="image_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="18">
<![CDATA[
:8  %image_load = load i8* %image_addr_1, align 1

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_28 = add nsw i32 %tmp_16, %nn

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="33" op_0_bw="32">
<![CDATA[
:12  %tmp_29_cast = sext i32 %tmp_28 to i33

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:13  %filter4_sum1 = add i33 %tmp_1_cast, %tmp_29_cast

]]></Node>
<StgValue><ssdm name="filter4_sum1"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="33">
<![CDATA[
:14  %filter4_sum1_cast = sext i33 %filter4_sum1 to i64

]]></Node>
<StgValue><ssdm name="filter4_sum1_cast"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:15  %mem_addr_2 = getelementptr i32* %mem, i64 %filter4_sum1_cast

]]></Node>
<StgValue><ssdm name="mem_addr_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="275" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="18">
<![CDATA[
:8  %image_load = load i8* %image_addr_1, align 1

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_2_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="277" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_2_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="278" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="8">
<![CDATA[
:9  %tmp_26 = zext i8 %image_load to i32

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_27 = sitofp i32 %tmp_26 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_2_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="281" st_id="23" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_27 = sitofp i32 %tmp_26 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_2_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="283" st_id="24" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_27 = sitofp i32 %tmp_26 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_2_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="285" st_id="25" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_27 = sitofp i32 %tmp_26 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_2_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="287" st_id="26" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_27 = sitofp i32 %tmp_26 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_2_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="289" st_id="27" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_27 = sitofp i32 %tmp_26 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %mem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_2)

]]></Node>
<StgValue><ssdm name="mem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
:18  %filter_load_cast = bitcast i32 %mem_addr_2_read to float

]]></Node>
<StgValue><ssdm name="filter_load_cast"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = fmul float %tmp_27, %filter_load_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="293" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = fmul float %tmp_27, %filter_load_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="294" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = fmul float %tmp_27, %filter_load_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="295" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = fmul float %tmp_27, %filter_load_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="296" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %sum_3 = fadd float %sum_1, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="297" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %sum_3 = fadd float %sum_1, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="298" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %sum_3 = fadd float %sum_1, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="299" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %sum_3 = fadd float %sum_1, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="300" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %sum_3 = fadd float %sum_1, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="301" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %._crit_edge.0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="302" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0.backedge:0  %sum_1_be = phi float [ %sum_3, %5 ], [ %sum_1, %4 ]

]]></Node>
<StgValue><ssdm name="sum_1_be"/></StgValue>
</operation>

<operation id="303" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.backedge:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="304" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:3  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_42)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="305" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64">
<![CDATA[
:4  %ret_i_i_i_i_i = bitcast i64 %p_Result_s to double

]]></Node>
<StgValue><ssdm name="ret_i_i_i_i_i"/></StgValue>
</operation>

<operation id="306" st_id="39" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_19 = fptrunc double %ret_i_i_i_i_i to float

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="307" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_1 = fadd float %tmp_19, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="308" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_1 = fadd float %tmp_19, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="309" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_1 = fadd float %tmp_19, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="310" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_1 = fadd float %tmp_19, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="311" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_1 = fadd float %tmp_19, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="312" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:7  %p_Val2_1 = bitcast float %x_assign_1 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="313" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="314" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="23" op_0_bw="32">
<![CDATA[
:9  %loc_V_1 = trunc i32 %p_Val2_1 to i23

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="315" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:10  %tmp_3_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i"/></StgValue>
</operation>

<operation id="316" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="55" op_0_bw="25">
<![CDATA[
:11  %tmp_3_i_i_i_cast1 = zext i25 %tmp_3_i_i_i to i55

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i_cast1"/></StgValue>
</operation>

<operation id="317" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_i_i_i_i_cast = zext i8 %loc_V to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="318" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="319" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="320" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %tmp_5_i_i_i = sub i8 127, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i"/></StgValue>
</operation>

<operation id="321" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="8">
<![CDATA[
:16  %tmp_5_i_i_i_cast = sext i8 %tmp_5_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i_cast"/></StgValue>
</operation>

<operation id="322" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:17  %sh_assign_1 = select i1 %isNeg, i9 %tmp_5_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="323" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="9">
<![CDATA[
:18  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="324" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="25" op_0_bw="9">
<![CDATA[
:19  %sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast_cas"/></StgValue>
</operation>

<operation id="325" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="55" op_0_bw="32">
<![CDATA[
:20  %tmp_7_i_i_i = zext i32 %sh_assign_1_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_7_i_i_i"/></StgValue>
</operation>

<operation id="326" st_id="45" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:21  %tmp_8_i_i_i = lshr i25 %tmp_3_i_i_i, %sh_assign_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_8_i_i_i"/></StgValue>
</operation>

<operation id="327" st_id="45" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp_i_i_i = shl i55 %tmp_3_i_i_i_cast1, %tmp_7_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="328" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:23  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_8_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="329" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="1">
<![CDATA[
:24  %tmp_43 = zext i1 %tmp_53 to i8

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="330" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %tmp_i_i_i, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="331" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:26  %p_Val2_4 = select i1 %isNeg, i8 %tmp_43, i8 %tmp_44

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="332" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:27  store i8 %p_Val2_4, i8* %newImage_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %.loopexit28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="334" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit28:0  %sum_s = phi float [ 0.000000e+00, %2 ], [ %sum_1_1, %.loopexit28.loopexit ]

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="335" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.loopexit28:1  %m_s = phi i31 [ 0, %2 ], [ %m_1_1, %.loopexit28.loopexit ]

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="336" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="31">
<![CDATA[
.loopexit28:2  %m_cast_14 = zext i31 %m_s to i32

]]></Node>
<StgValue><ssdm name="m_cast_14"/></StgValue>
</operation>

<operation id="337" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit28:3  %tmp_29_1 = icmp slt i32 %m_cast_14, %filterDim_read

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit28:4  %m_1_1 = add i31 %m_s, 1

]]></Node>
<StgValue><ssdm name="m_1_1"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit28:5  br i1 %tmp_29_1, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mm_1 = sub i32 %tmp, %m_cast_14

]]></Node>
<StgValue><ssdm name="mm_1"/></StgValue>
</operation>

<operation id="341" st_id="47" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_29_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
:0  %x_assign_2 = fpext float %sum_s to double

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_29_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64">
<![CDATA[
:1  %p_Val2_5 = bitcast double %x_assign_2 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_29_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="63" op_0_bw="64">
<![CDATA[
:2  %tmp_66 = trunc i64 %p_Val2_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="344" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_30_1 = sub nsw i32 %kCenterX, %mm_1

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="345" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %rowIndex_1 = add nsw i32 %i_cast, %tmp_30_1

]]></Node>
<StgValue><ssdm name="rowIndex_1"/></StgValue>
</operation>

<operation id="346" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rowIndex_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="347" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %rev2 = xor i1 %tmp_62, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="348" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_1 = icmp slt i32 %rowIndex_1, 240

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="349" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
:6  %tmp_45 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %rowIndex_1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="350" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="41" op_0_bw="40">
<![CDATA[
:7  %p_shl2_cast = sext i40 %tmp_45 to i41

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="351" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
:8  %tmp_46 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %rowIndex_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="352" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="41" op_0_bw="38">
<![CDATA[
:9  %p_shl3_cast = sext i38 %tmp_46 to i41

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="353" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
:10  %tmp_47 = add i41 %p_shl3_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="354" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_34_1 = mul nsw i32 %filterDim_read, %mm_1

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="355" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp3 = and i1 %tmp_32_1, %rev2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="356" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="357" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.1:0  %sum_1_1 = phi float [ %sum_s, %7 ], [ %sum_1_1_be, %._crit_edge.1.backedge ]

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="358" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.1:1  %n_s = phi i32 [ 0, %7 ], [ %n_1_1, %._crit_edge.1.backedge ]

]]></Node>
<StgValue><ssdm name="n_s"/></StgValue>
</operation>

<operation id="359" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:2  %exitcond_1 = icmp eq i32 %n_s, %filterDim_read

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="360" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:3  %n_1_1 = add nsw i32 %n_s, 1

]]></Node>
<StgValue><ssdm name="n_1_1"/></StgValue>
</operation>

<operation id="361" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:4  br i1 %exitcond_1, label %.loopexit28.loopexit, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %nn_1 = sub i32 %tmp, %n_s

]]></Node>
<StgValue><ssdm name="nn_1"/></StgValue>
</operation>

<operation id="363" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.loopexit28.loopexit:0  br label %.loopexit28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="364" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_40_1 = sub nsw i32 %kCenterX, %nn_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="365" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %colIndex_1 = add nsw i32 %tmp_40_1, %j_cast

]]></Node>
<StgValue><ssdm name="colIndex_1"/></StgValue>
</operation>

<operation id="366" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %colIndex_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="367" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %rev3 = xor i1 %tmp_74, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="368" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_42_1 = icmp slt i32 %colIndex_1, 320

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="369" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %tmp4 = and i1 %tmp_42_1, %rev3

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="370" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_cond5_1 = and i1 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="or_cond5_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="371" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %or_cond5_1, label %9, label %._crit_edge.1.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="41" op_0_bw="32">
<![CDATA[
:0  %tmp_43_1_cast = zext i32 %colIndex_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_43_1_cast"/></StgValue>
</operation>

<operation id="373" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
:1  %tmp_58 = add i41 %tmp_43_1_cast, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="374" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="19" op_0_bw="41">
<![CDATA[
:2  %tmp_80 = trunc i41 %tmp_58 to i19

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="375" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="41">
<![CDATA[
:3  %tmp_81 = trunc i41 %tmp_58 to i17

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="376" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
:4  %p_shl10_cast = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_81, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="377" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp_59 = sub i19 %p_shl10_cast, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="378" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %tmp_61 = add i19 1, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="379" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_46_1 = add nsw i32 %tmp_34_1, %nn_1

]]></Node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="380" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="33" op_0_bw="32">
<![CDATA[
:13  %tmp_47_1_cast = sext i32 %tmp_46_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_47_1_cast"/></StgValue>
</operation>

<operation id="381" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:14  %filter4_sum2 = add i33 %tmp_1_cast, %tmp_47_1_cast

]]></Node>
<StgValue><ssdm name="filter4_sum2"/></StgValue>
</operation>

<operation id="382" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="33">
<![CDATA[
:15  %filter4_sum2_cast = sext i33 %filter4_sum2 to i64

]]></Node>
<StgValue><ssdm name="filter4_sum2_cast"/></StgValue>
</operation>

<operation id="383" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:16  %mem_addr_3 = getelementptr i32* %mem, i64 %filter4_sum2_cast

]]></Node>
<StgValue><ssdm name="mem_addr_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="384" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="19">
<![CDATA[
:7  %tmp_64_cast = zext i19 %tmp_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="385" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %image_addr_2 = getelementptr [230400 x i8]* %image, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="image_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="18">
<![CDATA[
:9  %image_load_1 = load i8* %image_addr_2, align 1

]]></Node>
<StgValue><ssdm name="image_load_1"/></StgValue>
</operation>

<operation id="387" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_3_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="388" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="18">
<![CDATA[
:9  %image_load_1 = load i8* %image_addr_2, align 1

]]></Node>
<StgValue><ssdm name="image_load_1"/></StgValue>
</operation>

<operation id="389" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_3_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="390" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="8">
<![CDATA[
:10  %tmp_44_1 = zext i8 %image_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="391" st_id="54" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_1 = sitofp i32 %tmp_44_1 to float

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="392" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_3_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="393" st_id="55" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_1 = sitofp i32 %tmp_44_1 to float

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="394" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_3_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="395" st_id="56" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_1 = sitofp i32 %tmp_44_1 to float

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="396" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_3_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="397" st_id="57" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_1 = sitofp i32 %tmp_44_1 to float

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="398" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_3_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="399" st_id="58" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_1 = sitofp i32 %tmp_44_1 to float

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="400" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_3_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="401" st_id="59" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_1 = sitofp i32 %tmp_44_1 to float

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="402" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %mem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_3)

]]></Node>
<StgValue><ssdm name="mem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="403" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
:19  %filter_load_1_cast = bitcast i32 %mem_addr_3_read to float

]]></Node>
<StgValue><ssdm name="filter_load_1_cast"/></StgValue>
</operation>

<operation id="404" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_48_1 = fmul float %tmp_45_1, %filter_load_1_cast

]]></Node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="405" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_48_1 = fmul float %tmp_45_1, %filter_load_1_cast

]]></Node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="406" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_48_1 = fmul float %tmp_45_1, %filter_load_1_cast

]]></Node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="407" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_48_1 = fmul float %tmp_45_1, %filter_load_1_cast

]]></Node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="408" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_1 = fadd float %sum_1_1, %tmp_48_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="409" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_1 = fadd float %sum_1_1, %tmp_48_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="410" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_1 = fadd float %sum_1_1, %tmp_48_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="411" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_1 = fadd float %sum_1_1, %tmp_48_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="412" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_1 = fadd float %sum_1_1, %tmp_48_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="413" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %._crit_edge.1.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="414" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.1.backedge:0  %sum_1_1_be = phi float [ %sum_3_1, %9 ], [ %sum_1_1, %8 ]

]]></Node>
<StgValue><ssdm name="sum_1_1_be"/></StgValue>
</operation>

<operation id="415" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1.backedge:1  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="416" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:3  %p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_66)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="417" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64">
<![CDATA[
:4  %ret_i_i_i_i_i1 = bitcast i64 %p_Result_1 to double

]]></Node>
<StgValue><ssdm name="ret_i_i_i_i_i1"/></StgValue>
</operation>

<operation id="418" st_id="71" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_37_1 = fptrunc double %ret_i_i_i_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="419" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_3 = fadd float %tmp_37_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="420" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_3 = fadd float %tmp_37_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="421" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_3 = fadd float %tmp_37_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="422" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_3 = fadd float %tmp_37_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="423" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_3 = fadd float %tmp_37_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="424" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
:7  %p_Val2_6 = bitcast float %x_assign_3 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="425" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="426" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="23" op_0_bw="32">
<![CDATA[
:9  %loc_V_3 = trunc i32 %p_Val2_6 to i23

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="427" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:10  %tmp_3_i_i_i1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i1"/></StgValue>
</operation>

<operation id="428" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="55" op_0_bw="25">
<![CDATA[
:11  %tmp_3_i_i_i1_cast1 = zext i25 %tmp_3_i_i_i1 to i55

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i1_cast1"/></StgValue>
</operation>

<operation id="429" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_i_i_i_i1_cast = zext i8 %loc_V_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i1_cast"/></StgValue>
</operation>

<operation id="430" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %sh_assign_2 = add i9 -127, %tmp_i_i_i_i1_cast

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="431" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:14  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="432" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %tmp_5_i_i_i1 = sub i8 127, %loc_V_2

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i1"/></StgValue>
</operation>

<operation id="433" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="8">
<![CDATA[
:16  %tmp_5_i_i_i1_cast = sext i8 %tmp_5_i_i_i1 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i1_cast"/></StgValue>
</operation>

<operation id="434" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:17  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_5_i_i_i1_cast, i9 %sh_assign_2

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="435" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="9">
<![CDATA[
:18  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="436" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="25" op_0_bw="9">
<![CDATA[
:19  %sh_assign_3_cast_cas = sext i9 %sh_assign_3 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_3_cast_cas"/></StgValue>
</operation>

<operation id="437" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="55" op_0_bw="32">
<![CDATA[
:20  %tmp_7_i_i_i1 = zext i32 %sh_assign_3_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_7_i_i_i1"/></StgValue>
</operation>

<operation id="438" st_id="77" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:21  %tmp_8_i_i_i1 = lshr i25 %tmp_3_i_i_i1, %sh_assign_3_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_8_i_i_i1"/></StgValue>
</operation>

<operation id="439" st_id="77" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp_i_i_i1 = shl i55 %tmp_3_i_i_i1_cast1, %tmp_7_i_i_i1

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>

<operation id="440" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:23  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_8_i_i_i1, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="441" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="1">
<![CDATA[
:24  %tmp_48 = zext i1 %tmp_71 to i8

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="442" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %tmp_i_i_i1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="443" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:26  %p_Val2_9 = select i1 %isNeg_1, i8 %tmp_48, i8 %tmp_49

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="444" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:27  store i8 %p_Val2_9, i8* %newImage_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="446" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %sum_4 = phi float [ 0.000000e+00, %6 ], [ %sum_1_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="447" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.loopexit:1  %m_2 = phi i31 [ 0, %6 ], [ %m_1_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="448" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="31">
<![CDATA[
.loopexit:2  %m_2_cast = zext i31 %m_2 to i32

]]></Node>
<StgValue><ssdm name="m_2_cast"/></StgValue>
</operation>

<operation id="449" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  %tmp_29_2 = icmp slt i32 %m_2_cast, %filterDim_read

]]></Node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="450" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit:4  %m_1_2 = add i31 %m_2, 1

]]></Node>
<StgValue><ssdm name="m_1_2"/></StgValue>
</operation>

<operation id="451" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %tmp_29_2, label %11, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_29_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mm_2 = sub i32 %tmp, %m_2_cast

]]></Node>
<StgValue><ssdm name="mm_2"/></StgValue>
</operation>

<operation id="453" st_id="79" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_29_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="32">
<![CDATA[
:0  %x_assign_4 = fpext float %sum_4 to double

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="454" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_29_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64">
<![CDATA[
:1  %p_Val2_10 = bitcast double %x_assign_4 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="455" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_29_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="63" op_0_bw="64">
<![CDATA[
:2  %tmp_76 = trunc i64 %p_Val2_10 to i63

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="456" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_30_2 = sub nsw i32 %kCenterX, %mm_2

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="457" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %rowIndex_2 = add nsw i32 %i_cast, %tmp_30_2

]]></Node>
<StgValue><ssdm name="rowIndex_2"/></StgValue>
</operation>

<operation id="458" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rowIndex_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="459" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %rev4 = xor i1 %tmp_75, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="460" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_2 = icmp slt i32 %rowIndex_2, 240

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="461" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
:6  %tmp_52 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %rowIndex_2, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="462" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="41" op_0_bw="40">
<![CDATA[
:7  %p_shl4_cast = sext i40 %tmp_52 to i41

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="463" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
:8  %tmp_54 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %rowIndex_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="464" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="41" op_0_bw="38">
<![CDATA[
:9  %p_shl5_cast = sext i38 %tmp_54 to i41

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="465" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
:10  %tmp_55 = add i41 %p_shl5_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="466" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_34_2 = mul nsw i32 %filterDim_read, %mm_2

]]></Node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="467" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp5 = and i1 %tmp_32_2, %rev4

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="468" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="469" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.2:0  %sum_1_2 = phi float [ %sum_4, %11 ], [ %sum_1_2_be, %._crit_edge.2.backedge ]

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="470" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.2:1  %n_2 = phi i32 [ 0, %11 ], [ %n_1_2, %._crit_edge.2.backedge ]

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="471" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:2  %exitcond_2 = icmp eq i32 %n_2, %filterDim_read

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="472" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:3  %n_1_2 = add nsw i32 %n_2, 1

]]></Node>
<StgValue><ssdm name="n_1_2"/></StgValue>
</operation>

<operation id="473" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:4  br i1 %exitcond_2, label %.loopexit.loopexit, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %nn_2 = sub i32 %tmp, %n_2

]]></Node>
<StgValue><ssdm name="nn_2"/></StgValue>
</operation>

<operation id="475" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="476" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_40_2 = sub nsw i32 %kCenterX, %nn_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="477" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %colIndex_2 = add nsw i32 %tmp_40_2, %j_cast

]]></Node>
<StgValue><ssdm name="colIndex_2"/></StgValue>
</operation>

<operation id="478" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %colIndex_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="479" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %rev5 = xor i1 %tmp_82, true

]]></Node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="480" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_42_2 = icmp slt i32 %colIndex_2, 320

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="481" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %tmp6 = and i1 %tmp_42_2, %rev5

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="482" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_cond5_2 = and i1 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="or_cond5_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="483" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %or_cond5_2, label %13, label %._crit_edge.2.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="41" op_0_bw="32">
<![CDATA[
:0  %tmp_43_2_cast = zext i32 %colIndex_2 to i41

]]></Node>
<StgValue><ssdm name="tmp_43_2_cast"/></StgValue>
</operation>

<operation id="485" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
:1  %tmp_63 = add i41 %tmp_43_2_cast, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="486" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="19" op_0_bw="41">
<![CDATA[
:2  %tmp_83 = trunc i41 %tmp_63 to i19

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="487" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="41">
<![CDATA[
:3  %tmp_84 = trunc i41 %tmp_63 to i17

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="488" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
:4  %p_shl11_cast = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_84, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="489" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp_64 = sub i19 %p_shl11_cast, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="490" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %tmp_65 = add i19 2, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="491" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_46_2 = add nsw i32 %tmp_34_2, %nn_2

]]></Node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="492" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="33" op_0_bw="32">
<![CDATA[
:13  %tmp_47_2_cast = sext i32 %tmp_46_2 to i33

]]></Node>
<StgValue><ssdm name="tmp_47_2_cast"/></StgValue>
</operation>

<operation id="493" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:14  %filter4_sum = add i33 %tmp_1_cast, %tmp_47_2_cast

]]></Node>
<StgValue><ssdm name="filter4_sum"/></StgValue>
</operation>

<operation id="494" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="33">
<![CDATA[
:15  %filter4_sum_cast = sext i33 %filter4_sum to i64

]]></Node>
<StgValue><ssdm name="filter4_sum_cast"/></StgValue>
</operation>

<operation id="495" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:16  %mem_addr_4 = getelementptr i32* %mem, i64 %filter4_sum_cast

]]></Node>
<StgValue><ssdm name="mem_addr_4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="496" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="19">
<![CDATA[
:7  %tmp_68_cast = zext i19 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="497" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %image_addr_3 = getelementptr [230400 x i8]* %image, i64 0, i64 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="image_addr_3"/></StgValue>
</operation>

<operation id="498" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="18">
<![CDATA[
:9  %image_load_2 = load i8* %image_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_load_2"/></StgValue>
</operation>

<operation id="499" st_id="84" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_4_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="500" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="18">
<![CDATA[
:9  %image_load_2 = load i8* %image_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_load_2"/></StgValue>
</operation>

<operation id="501" st_id="85" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_4_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="502" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="8">
<![CDATA[
:10  %tmp_44_2 = zext i8 %image_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="503" st_id="86" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_2 = sitofp i32 %tmp_44_2 to float

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="504" st_id="86" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_4_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="505" st_id="87" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_2 = sitofp i32 %tmp_44_2 to float

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="506" st_id="87" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_4_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="507" st_id="88" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_2 = sitofp i32 %tmp_44_2 to float

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="508" st_id="88" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_4_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="509" st_id="89" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_2 = sitofp i32 %tmp_44_2 to float

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="510" st_id="89" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_4_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="511" st_id="90" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_2 = sitofp i32 %tmp_44_2 to float

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="512" st_id="90" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_4_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="513" st_id="91" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_45_2 = sitofp i32 %tmp_44_2 to float

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="514" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %mem_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_4)

]]></Node>
<StgValue><ssdm name="mem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="515" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
:19  %filter_load_2_cast = bitcast i32 %mem_addr_4_read to float

]]></Node>
<StgValue><ssdm name="filter_load_2_cast"/></StgValue>
</operation>

<operation id="516" st_id="92" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_48_2 = fmul float %tmp_45_2, %filter_load_2_cast

]]></Node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="517" st_id="93" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_48_2 = fmul float %tmp_45_2, %filter_load_2_cast

]]></Node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="518" st_id="94" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_48_2 = fmul float %tmp_45_2, %filter_load_2_cast

]]></Node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="519" st_id="95" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_48_2 = fmul float %tmp_45_2, %filter_load_2_cast

]]></Node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="520" st_id="96" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_2 = fadd float %sum_1_2, %tmp_48_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="521" st_id="97" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_2 = fadd float %sum_1_2, %tmp_48_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="522" st_id="98" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_2 = fadd float %sum_1_2, %tmp_48_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="523" st_id="99" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_2 = fadd float %sum_1_2, %tmp_48_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="524" st_id="100" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_3_2 = fadd float %sum_1_2, %tmp_48_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="525" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="or_cond5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %._crit_edge.2.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.2.backedge:0  %sum_1_2_be = phi float [ %sum_3_2, %13 ], [ %sum_1_2, %12 ]

]]></Node>
<StgValue><ssdm name="sum_1_2_be"/></StgValue>
</operation>

<operation id="527" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2.backedge:1  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="528" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:3  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_76)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="529" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64">
<![CDATA[
:4  %ret_i_i_i_i_i2 = bitcast i64 %p_Result_2 to double

]]></Node>
<StgValue><ssdm name="ret_i_i_i_i_i2"/></StgValue>
</operation>

<operation id="530" st_id="102" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_37_2 = fptrunc double %ret_i_i_i_i_i2 to float

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="531" st_id="103" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_5 = fadd float %tmp_37_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="532" st_id="104" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_5 = fadd float %tmp_37_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="533" st_id="105" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_5 = fadd float %tmp_37_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="534" st_id="106" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_5 = fadd float %tmp_37_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="535" st_id="107" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %x_assign_5 = fadd float %tmp_37_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="536" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
:7  %p_Val2_11 = bitcast float %x_assign_5 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="537" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %loc_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="538" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="23" op_0_bw="32">
<![CDATA[
:9  %loc_V_5 = trunc i32 %p_Val2_11 to i23

]]></Node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="539" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:10  %tmp_3_i_i_i2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i2"/></StgValue>
</operation>

<operation id="540" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="55" op_0_bw="25">
<![CDATA[
:11  %tmp_3_i_i_i2_cast9 = zext i25 %tmp_3_i_i_i2 to i55

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i2_cast9"/></StgValue>
</operation>

<operation id="541" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_i_i_i_i2_cast8 = zext i8 %loc_V_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2_cast8"/></StgValue>
</operation>

<operation id="542" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %sh_assign_4 = add i9 -127, %tmp_i_i_i_i2_cast8

]]></Node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="543" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:14  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="544" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %tmp_5_i_i_i2 = sub i8 127, %loc_V_4

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i2"/></StgValue>
</operation>

<operation id="545" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="8">
<![CDATA[
:16  %tmp_5_i_i_i2_cast = sext i8 %tmp_5_i_i_i2 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i2_cast"/></StgValue>
</operation>

<operation id="546" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:17  %sh_assign_5 = select i1 %isNeg_2, i9 %tmp_5_i_i_i2_cast, i9 %sh_assign_4

]]></Node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>

<operation id="547" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="9">
<![CDATA[
:18  %sh_assign_5_cast = sext i9 %sh_assign_5 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast"/></StgValue>
</operation>

<operation id="548" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="25" op_0_bw="9">
<![CDATA[
:19  %sh_assign_5_cast_cas = sext i9 %sh_assign_5 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast_cas"/></StgValue>
</operation>

<operation id="549" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="55" op_0_bw="32">
<![CDATA[
:20  %tmp_7_i_i_i2 = zext i32 %sh_assign_5_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_7_i_i_i2"/></StgValue>
</operation>

<operation id="550" st_id="108" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:21  %tmp_8_i_i_i2 = lshr i25 %tmp_3_i_i_i2, %sh_assign_5_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_8_i_i_i2"/></StgValue>
</operation>

<operation id="551" st_id="108" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp_i_i_i2 = shl i55 %tmp_3_i_i_i2_cast9, %tmp_7_i_i_i2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2"/></StgValue>
</operation>

<operation id="552" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:23  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_8_i_i_i2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="553" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="1">
<![CDATA[
:24  %tmp_56 = zext i1 %tmp_79 to i8

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="554" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %tmp_i_i_i2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="555" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:26  %p_Val2_14 = select i1 %isNeg_2, i8 %tmp_56, i8 %tmp_57

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="556" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:27  store i8 %p_Val2_14, i8* %newImage_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:28  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="558" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="559" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar1 = phi i10 [ 0, %14 ], [ %indvar_next1, %burst.wr.body ]

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="560" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header:1  %exitcond4 = icmp eq i10 %indvar1, -64

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="561" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 960, i64 960, i64 960) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="562" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header:3  %indvar_next1 = add i10 %indvar1, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="563" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond4, label %burst.wr.end.loopexit, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="33" op_0_bw="10">
<![CDATA[
burst.wr.body:3  %indvar2_cast = zext i10 %indvar1 to i33

]]></Node>
<StgValue><ssdm name="indvar2_cast"/></StgValue>
</operation>

<operation id="565" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10">
<![CDATA[
burst.wr.body:4  %tmp_22 = zext i10 %indvar1 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="566" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:5  %newImage_0_addr = getelementptr [960 x i8]* %newImage_0, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="newImage_0_addr"/></StgValue>
</operation>

<operation id="567" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:6  %newImage_0_load = load i8* %newImage_0_addr, align 1

]]></Node>
<StgValue><ssdm name="newImage_0_load"/></StgValue>
</operation>

<operation id="568" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.wr.body:7  %image_dram_addr2 = add i33 %indvar2_cast, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="image_dram_addr2"/></StgValue>
</operation>

<operation id="569" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="31" op_0_bw="31" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.wr.body:8  %tmp_24 = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %image_dram_addr2, i32 2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="570" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="31">
<![CDATA[
burst.wr.body:9  %image_dram_addr2_cas = zext i31 %tmp_24 to i32

]]></Node>
<StgValue><ssdm name="image_dram_addr2_cas"/></StgValue>
</operation>

<operation id="571" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="33">
<![CDATA[
burst.wr.body:10  %tmp_25 = trunc i33 %image_dram_addr2 to i2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="572" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.body:12  %image_dram2_sum1 = add i32 %tmp_2_cast, %image_dram_addr2_cas

]]></Node>
<StgValue><ssdm name="image_dram2_sum1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="573" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="10">
<![CDATA[
burst.wr.body:6  %newImage_0_load = load i8* %newImage_0_addr, align 1

]]></Node>
<StgValue><ssdm name="newImage_0_load"/></StgValue>
</operation>

<operation id="574" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
burst.wr.body:13  %image_dram2_sum1_cas = zext i32 %image_dram2_sum1 to i64

]]></Node>
<StgValue><ssdm name="image_dram2_sum1_cas"/></StgValue>
</operation>

<operation id="575" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.wr.body:14  %mem_addr_1 = getelementptr i32* %mem, i64 %image_dram2_sum1_cas

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>

<operation id="576" st_id="111" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body:15  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="577" st_id="112" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body:15  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="578" st_id="113" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body:15  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="579" st_id="114" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body:15  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="580" st_id="115" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body:15  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="581" st_id="116" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body:15  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="582" st_id="117" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body:15  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="583" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.body:16  %mem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_1)

]]></Node>
<StgValue><ssdm name="mem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="584" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
burst.wr.body:11  %tmp_29 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_25, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="585" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:17  %tmp_31 = zext i5 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="586" st_id="119" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.body:18  %tmp_32 = shl i32 255, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="587" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.body:19  %tmp_33 = xor i32 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="588" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.body:20  %tmp_34 = and i32 %mem_addr_1_read, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="589" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:21  %tmp_35 = zext i8 %newImage_0_load to i32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="590" st_id="119" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.body:22  %tmp_36 = shl i32 %tmp_35, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="591" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.wr.body:23  %tmp_37 = or i32 %tmp_34, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="592" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body:24  %mem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %mem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="mem_addr_1_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="593" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:25  call void @_ssdm_op_Write.m_axi.i32P(i32* %mem_addr_1, i32 %tmp_37, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="594" st_id="121" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.body:26  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="595" st_id="122" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.body:26  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="596" st_id="123" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.body:26  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="597" st_id="124" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.body:26  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="598" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="599" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_image_dram) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="601" st_id="125" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.body:26  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)

]]></Node>
<StgValue><ssdm name="mem_addr_1_resp"/></StgValue>
</operation>

<operation id="602" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:27  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="603" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:28  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="604" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.end.loopexit:0  br label %burst.wr.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
