Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Jun 28 11:11:23 2020
| Host             : DESKTOP-2T486FL running 64-bit major release  (build 9200)
| Command          : report_power -file cmsdk_mcu_power_routed.rpt -pb cmsdk_mcu_power_summary_routed.pb -rpx cmsdk_mcu_power_routed.rpx
| Design           : cmsdk_mcu
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 31.458 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 30.417                           |
| Device Static (W)        | 1.041                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    13.524 |    11471 |       --- |             --- |
|   LUT as Logic           |    12.075 |     6425 |     53200 |           12.08 |
|   CARRY4                 |     0.743 |      137 |     13300 |            1.03 |
|   LUT as Distributed RAM |     0.479 |       40 |     17400 |            0.23 |
|   Register               |     0.211 |     3742 |    106400 |            3.52 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |     0.003 |        6 |     53200 |            0.01 |
|   Others                 |     0.000 |      133 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        1 |     17400 |           <0.01 |
| Signals                  |    15.992 |     9484 |       --- |             --- |
| Block RAM                |     0.092 |        1 |       140 |            0.71 |
| DSPs                     |     0.001 |        3 |       220 |            1.36 |
| I/O                      |     0.808 |       38 |       200 |           19.00 |
| Static Power             |     1.041 |          |           |                 |
| Total                    |    31.458 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    29.918 |      29.619 |      0.299 |
| Vccaux    |       1.800 |     0.165 |       0.065 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.376 |       0.375 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.035 |       0.007 |      0.028 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------+-----------+
| Name                                              | Power (W) |
+---------------------------------------------------+-----------+
| cmsdk_mcu                                         |    30.417 |
|   P0_IOBUF[0]_inst                                |     0.000 |
|   P0_IOBUF[10]_inst                               |     0.000 |
|   P0_IOBUF[11]_inst                               |     0.000 |
|   P0_IOBUF[12]_inst                               |     0.000 |
|   P0_IOBUF[13]_inst                               |     0.000 |
|   P0_IOBUF[14]_inst                               |     0.000 |
|   P0_IOBUF[15]_inst                               |     0.000 |
|   P0_IOBUF[1]_inst                                |     0.000 |
|   P0_IOBUF[2]_inst                                |     0.000 |
|   P0_IOBUF[3]_inst                                |     0.000 |
|   P0_IOBUF[4]_inst                                |     0.000 |
|   P0_IOBUF[5]_inst                                |     0.000 |
|   P0_IOBUF[6]_inst                                |     0.000 |
|   P0_IOBUF[7]_inst                                |     0.000 |
|   P0_IOBUF[8]_inst                                |     0.000 |
|   P0_IOBUF[9]_inst                                |     0.000 |
|   P1_IOBUF[0]_inst                                |     0.000 |
|   P1_IOBUF[10]_inst                               |     0.000 |
|   P1_IOBUF[11]_inst                               |     0.000 |
|   P1_IOBUF[12]_inst                               |     0.000 |
|   P1_IOBUF[13]_inst                               |     0.000 |
|   P1_IOBUF[14]_inst                               |     0.000 |
|   P1_IOBUF[15]_inst                               |     0.000 |
|   P1_IOBUF[1]_inst                                |     0.188 |
|   P1_IOBUF[2]_inst                                |     0.000 |
|   P1_IOBUF[3]_inst                                |     0.177 |
|   P1_IOBUF[4]_inst                                |     0.000 |
|   P1_IOBUF[5]_inst                                |     0.162 |
|   P1_IOBUF[6]_inst                                |     0.000 |
|   P1_IOBUF[7]_inst                                |     0.000 |
|   P1_IOBUF[8]_inst                                |     0.000 |
|   P1_IOBUF[9]_inst                                |     0.000 |
|   SWDIOTMS_IOBUF_inst                             |     0.042 |
|   u_ahb_rom                                       |     0.137 |
|   u_ahblite_axi_bridge_0                          |     0.236 |
|     U0                                            |     0.236 |
|       AHBLITE_AXI_CONTROL                         |     0.023 |
|       AHB_DATA_COUNTER                            |     0.001 |
|         AHB_SAMPLE_CNT_MODULE                     |     0.001 |
|       AHB_IF                                      |     0.068 |
|       AXI_RCHANNEL                                |     0.004 |
|       AXI_WCHANNEL                                |     0.139 |
|         AXI_WRITE_CNT_MODULE                      |     0.024 |
|   u_blk_mem_gen_0                                 |     0.344 |
|     U0                                            |     0.344 |
|       inst_blk_mem_gen                            |     0.344 |
|         gnbram.gaxibmg.axi_blk_mem_gen            |     0.154 |
|           valid.cstr                              |     0.154 |
|             ramloop[0].ram.r                      |     0.154 |
|               prim_init.ram                       |     0.154 |
|         gnbram.gaxibmg.axi_rd_sm                  |     0.047 |
|           axi_read_fsm                            |     0.037 |
|         gnbram.gaxibmg.axi_wr_fsm                 |     0.143 |
|           axi_wr_fsm                              |     0.062 |
|   u_cmsdk_mcu_clkctrl                             |     0.008 |
|   u_cmsdk_mcu_system                              |    28.599 |
|     gen_ahb_bitband.u_ahb_bitband                 |     0.410 |
|     gen_ahb_master_mux.u_ahb_master_mux           |     1.125 |
|     gen_dma_ahb32.u_dma_ahb32                     |     5.014 |
|       u_dma_ahb32_dual_core                       |     5.014 |
|         dma_ahb32_core0_top                       |     5.004 |
|           dma_ahb32_core0                         |     5.004 |
|             u_dma_ahb32_core0_ahbm_rd             |     0.346 |
|               cmd_data_fifo                       |     0.011 |
|               cmd_fifo                            |     0.033 |
|               delay_cmd_pending                   |    <0.001 |
|               delay_fifo_wr                       |     0.008 |
|               delay_load_wr                       |     0.005 |
|               delay_rd_clr                        |    <0.001 |
|               delay_rd_clr_last                   |    <0.001 |
|               delay_rd_slverr                     |    <0.001 |
|               dma_ahb32_core0_ahbm_timeout        |     0.012 |
|               stall_burst_start                   |    <0.001 |
|               stall_cmd_pop                       |    <0.001 |
|               stall_fifo_wr                       |     0.002 |
|             u_dma_ahb32_core0_ahbm_wr             |     0.257 |
|               cmd_data_fifo                       |     0.117 |
|                 fifo_reg_0_1_0_5                  |     0.014 |
|                 fifo_reg_0_1_6_10                 |     0.020 |
|               cmd_fifo                            |     0.007 |
|               data_fifo                           |     0.022 |
|               delay_cmd_pending                   |    <0.001 |
|               delay_data_pending                  |     0.006 |
|               delay_fifo_rd0                      |     0.005 |
|               delay_fifo_rd1                      |     0.003 |
|               dma_ahb32_core0_ahbm_timeout        |     0.044 |
|               gen_joint_stall                     |     0.013 |
|                 rd_transfer_fifo                  |     0.007 |
|                 stall_joint_fifo_rd               |     0.000 |
|             u_dma_ahb32_core0_channels            |     4.256 |
|               dma_ahb32_channels_apb_mux          |    <0.001 |
|               dma_ahb32_core0_ch0                 |     4.256 |
|                 delay_rd_clr                      |    <0.001 |
|                 dma_ahb32_ch_calc_rd              |     0.305 |
|                   delay_calc1                     |     0.005 |
|                   delay_calc2                     |    <0.001 |
|                   dma_ahb32_ch_calc_addr          |     0.078 |
|                   dma_ahb32_ch_calc_size          |     0.222 |
|                     dma_ahb32_core0_ch_calc_joint |     0.007 |
|                     min3                          |     0.174 |
|                       min2_ab                     |     0.013 |
|                       min2_abc                    |     0.011 |
|                 dma_ahb32_ch_calc_wr              |     0.455 |
|                   delay_calc0                     |     0.002 |
|                   dma_ahb32_ch_calc_addr          |     0.108 |
|                   dma_ahb32_ch_calc_size          |     0.346 |
|                     dma_ahb32_core0_ch_calc_joint |     0.019 |
|                     min3                          |     0.201 |
|                       min2_ab                     |     0.015 |
|                       min2_abc                    |     0.016 |
|                 dma_ahb32_ch_fifo_ctrl            |     2.733 |
|                   dma_ahb32_ch_fifo               |     1.346 |
|                     Mem_reg_0_7_0_0               |     0.014 |
|                     Mem_reg_0_7_10_10             |     0.020 |
|                     Mem_reg_0_7_11_11             |     0.019 |
|                     Mem_reg_0_7_12_12             |     0.015 |
|                     Mem_reg_0_7_13_13             |     0.017 |
|                     Mem_reg_0_7_14_14             |     0.018 |
|                     Mem_reg_0_7_15_15             |     0.018 |
|                     Mem_reg_0_7_16_16             |     0.017 |
|                     Mem_reg_0_7_17_17             |     0.015 |
|                     Mem_reg_0_7_18_18             |     0.018 |
|                     Mem_reg_0_7_19_19             |     0.018 |
|                     Mem_reg_0_7_1_1               |     0.015 |
|                     Mem_reg_0_7_20_20             |     0.015 |
|                     Mem_reg_0_7_21_21             |     0.016 |
|                     Mem_reg_0_7_22_22             |     0.018 |
|                     Mem_reg_0_7_23_23             |     0.017 |
|                     Mem_reg_0_7_24_24             |     0.013 |
|                     Mem_reg_0_7_25_25             |     0.015 |
|                     Mem_reg_0_7_26_26             |     0.017 |
|                     Mem_reg_0_7_27_27             |     0.017 |
|                     Mem_reg_0_7_28_28             |     0.013 |
|                     Mem_reg_0_7_29_29             |     0.015 |
|                     Mem_reg_0_7_2_2               |     0.018 |
|                     Mem_reg_0_7_30_30             |     0.018 |
|                     Mem_reg_0_7_31_31             |     0.019 |
|                     Mem_reg_0_7_3_3               |     0.019 |
|                     Mem_reg_0_7_4_4               |     0.016 |
|                     Mem_reg_0_7_5_5               |     0.015 |
|                     Mem_reg_0_7_6_6               |     0.017 |
|                     Mem_reg_0_7_7_7               |     0.020 |
|                     Mem_reg_0_7_8_8               |     0.015 |
|                     Mem_reg_0_7_9_9               |     0.014 |
|                   dma_ahb32_ch_fifo_ptr           |     0.234 |
|                   dma_ahb32_ch_rd_slicer          |     0.413 |
|                     delay_fifo_rd0                |     0.043 |
|                     delay_fifo_rd1                |     0.055 |
|                     delay_fifo_rd2                |     0.009 |
|                     delay_fifo_rd_valid           |     0.104 |
|                   dma_ahb32_ch_wr_slicer          |     0.739 |
|                     delay_wr                      |     0.012 |
|                     delay_wr0                     |     0.126 |
|                 dma_ahb32_ch_offsets_rd           |     0.015 |
|                 dma_ahb32_ch_offsets_wr           |     0.018 |
|                 dma_ahb32_ch_outs_rd              |    <0.001 |
|                 dma_ahb32_ch_outs_wr              |     0.000 |
|                 dma_ahb32_ch_periph_mux_rd        |     0.002 |
|                   delay_ready                     |     0.002 |
|                 dma_ahb32_ch_periph_mux_wr        |     0.003 |
|                   delay_ready                     |     0.003 |
|                 dma_ahb32_ch_reg                  |     0.234 |
|                   delay_max_size_update           |     0.002 |
|                   dma_ahb32_core0_ch_reg_size_rd  |     0.015 |
|                   dma_ahb32_core0_ch_reg_size_wr  |     0.015 |
|                   rawstat                         |     0.009 |
|                 dma_ahb32_ch_remain               |     0.491 |
|             u_dma_ahb32_core0_ctrl_rd             |     0.052 |
|             u_dma_ahb32_core0_ctrl_wr             |     0.016 |
|             u_dma_ahb32_core0_wdt                 |     0.078 |
|         dma_ahb32_reg                             |     0.009 |
|     u_AhbLitePC_processor                         |     0.039 |
|     u_ahb_gpio_0                                  |     0.361 |
|       u_ahb_to_gpio                               |     0.304 |
|       u_iop_gpio                                  |     0.057 |
|     u_ahb_gpio_1                                  |     0.030 |
|       u_ahb_to_gpio                               |    <0.001 |
|       u_iop_gpio                                  |     0.030 |
|     u_ahb_slave_mux_sys_bus                       |     0.683 |
|     u_apb_subsystem                               |     3.576 |
|       gen_apb_dualtimers_2.u_apb_dualtimers_2     |     0.884 |
|         u_apb_timer_frc_1                         |     0.425 |
|         u_apb_timer_frc_2                         |     0.458 |
|       gen_apb_test_slave.u_apb_test_slave         |    <0.001 |
|       gen_apb_timer_0.u_apb_timer_0               |     0.392 |
|       gen_apb_timer_1.u_apb_timer_1               |     0.378 |
|       gen_apb_uart_0.u_apb_uart_0                 |     0.245 |
|       gen_apb_uart_1.u_apb_uart_1                 |     0.227 |
|       gen_apb_uart_2.u_apb_uart_2                 |     0.219 |
|       gen_apb_uart_3.u_apb_uart_3                 |     0.212 |
|       gen_apb_uart_4.u_apb_uart_4                 |     0.226 |
|       gen_apb_watchdog.u_apb_watchdog             |     0.406 |
|         u_apb_watchdog_frc                        |     0.397 |
|       u_ahb_to_apb                                |     0.385 |
|     u_cmsdk_mcu_stclkctrl                         |     0.146 |
|     u_cmsdk_mcu_sysctrl                           |     0.018 |
|     u_cortex_m0_integration                       |    17.196 |
|       u_logic                                     |    17.177 |
|     u_system_rom_table                            |     0.002 |
+---------------------------------------------------+-----------+


