{
  "Top": "histogram",
  "RtlTop": "histogram",
  "RtlPrefix": "",
  "RtlSubPrefix": "histogram_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "feature": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "feature_address0",
          "name": "feature_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "feature_ce0",
          "name": "feature_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "feature_q0",
          "name": "feature_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "weight": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "weight_address0",
          "name": "weight_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "weight_ce0",
          "name": "weight_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "weight_q0",
          "name": "weight_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "hist": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "hist_address0",
          "name": "hist_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_ce0",
          "name": "hist_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_we0",
          "name": "hist_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_d0",
          "name": "hist_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_q0",
          "name": "hist_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "n": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "n",
          "name": "n",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top histogram -name histogram"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "histogram"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "2 ~ 0",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "histogram",
    "Version": "1.0",
    "DisplayName": "Histogram",
    "Revision": "2113004157",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_histogram_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/..\/..\/Documents\/LAP_hls_benchmarks\/Vitis\/histogram\/src\/histogram.cpp"],
    "Vhdl": [
      "impl\/vhdl\/histogram_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/histogram_histogram_Pipeline_VITIS_LOOP_13_1.vhd",
      "impl\/vhdl\/histogram.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/histogram_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/histogram_histogram_Pipeline_VITIS_LOOP_13_1.v",
      "impl\/verilog\/histogram.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/histogram.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "feature_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"feature_address0": "DATA"},
      "ports": ["feature_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "feature"
        }]
    },
    "feature_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"feature_q0": "DATA"},
      "ports": ["feature_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "feature"
        }]
    },
    "weight_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"weight_address0": "DATA"},
      "ports": ["weight_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "weight"
        }]
    },
    "weight_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"weight_q0": "DATA"},
      "ports": ["weight_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "weight"
        }]
    },
    "hist_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"hist_address0": "DATA"},
      "ports": ["hist_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"hist_d0": "DATA"},
      "ports": ["hist_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"hist_q0": "DATA"},
      "ports": ["hist_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"n": "DATA"},
      "ports": ["n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "n"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "feature_address0": {
      "dir": "out",
      "width": "10"
    },
    "feature_ce0": {
      "dir": "out",
      "width": "1"
    },
    "feature_q0": {
      "dir": "in",
      "width": "32"
    },
    "weight_address0": {
      "dir": "out",
      "width": "10"
    },
    "weight_ce0": {
      "dir": "out",
      "width": "1"
    },
    "weight_q0": {
      "dir": "in",
      "width": "32"
    },
    "hist_address0": {
      "dir": "out",
      "width": "10"
    },
    "hist_ce0": {
      "dir": "out",
      "width": "1"
    },
    "hist_we0": {
      "dir": "out",
      "width": "1"
    },
    "hist_d0": {
      "dir": "out",
      "width": "32"
    },
    "hist_q0": {
      "dir": "in",
      "width": "32"
    },
    "n": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "histogram",
      "Instances": [{
          "ModuleName": "histogram_Pipeline_VITIS_LOOP_13_1",
          "InstanceName": "grp_histogram_Pipeline_VITIS_LOOP_13_1_fu_47"
        }]
    },
    "Info": {
      "histogram_Pipeline_VITIS_LOOP_13_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "histogram": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "histogram_Pipeline_VITIS_LOOP_13_1": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "7",
          "PipelineIIMax": "-1",
          "PipelineII": "7 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.814"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "",
            "LatencyMin": "5",
            "LatencyMax": "?",
            "Latency": "5 ~ ?",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "315",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "250",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "histogram": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "2",
          "PipelineIIMax": "0",
          "PipelineII": "2 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.814"
        },
        "Area": {
          "FF": "383",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "309",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-04-26 10:57:47 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
