#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00746F40 .scope module, "Exercicio6Guia10" "Exercicio6Guia10" 2 64;
 .timescale 0 0;
v00796130_0 .var "addr", 0 0;
v00796188_0 .net "clock", 0 0, v007960D8_0; 1 drivers
v007961E0_0 .var "clr", 0 0;
v00796A68_0 .var "entrada", 15 0;
v00796AC0_0 .var "rw", 0 0;
RS_0075D844 .resolv tri, L_00797250, L_007979E0, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v00796B18_0 .net8 "saida", 15 0, RS_0075D844; 2 drivers
S_00793208 .scope module, "clk" "clock" 2 66, 3 9, S_00746F40;
 .timescale 0 0;
v007960D8_0 .var "clk", 0 0;
S_00746EB8 .scope module, "m16b1" "men16b" 2 70, 2 57, S_00746F40;
 .timescale 0 0;
v00795EC8_0 .net "addr", 0 0, v00796130_0; 1 drivers
v00795F20_0 .alias "clk", 0 0, v00796188_0;
v00795F78_0 .net "clr", 0 0, v007961E0_0; 1 drivers
v00795FD0_0 .net "dt", 15 0, v00796A68_0; 1 drivers
v00796028_0 .net "rw", 0 0, v00796AC0_0; 1 drivers
v00796080_0 .alias "saida", 15 0, v00796B18_0;
RS_0075D814 .resolv tri, L_00796E30, L_007971A0, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_00797250 .part/pv RS_0075D814, 0, 8, 16;
L_007972A8 .part v00796A68_0, 0, 8;
RS_0075D244 .resolv tri, L_007975C0, L_00797930, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_007979E0 .part/pv RS_0075D244, 8, 8, 16;
L_00799B80 .part v00796A68_0, 8, 8;
S_00747518 .scope module, "m8b1" "men8b" 2 58, 2 50, S_00746EB8;
 .timescale 0 0;
v00795CB8_0 .alias "addr", 0 0, v00795EC8_0;
v00795D10_0 .alias "clk", 0 0, v00796188_0;
v00795D68_0 .alias "clr", 0 0, v00795F78_0;
v00795DC0_0 .net "dt", 7 0, L_007972A8; 1 drivers
v00795E18_0 .alias "rw", 0 0, v00796028_0;
v00795E70_0 .net8 "saida", 7 0, RS_0075D814; 2 drivers
RS_0075D7E4 .resolv tri, L_00796B70, L_00796C20, L_00796CD0, L_00796D80;
L_00796E30 .part/pv RS_0075D7E4, 0, 4, 8;
L_00796E88 .part L_007972A8, 0, 4;
RS_0075D514 .resolv tri, L_00796EE0, L_00796F90, L_00797040, L_007970F0;
L_007971A0 .part/pv RS_0075D514, 4, 4, 8;
L_007971F8 .part L_007972A8, 4, 4;
S_00747738 .scope module, "m4b1" "men4b" 2 51, 2 41, S_00747518;
 .timescale 0 0;
v00795AA8_0 .alias "addr", 0 0, v00795EC8_0;
v00795B00_0 .alias "clk", 0 0, v00796188_0;
v00795B58_0 .alias "clr", 0 0, v00795F78_0;
v00795BB0_0 .net "dt", 3 0, L_00796E88; 1 drivers
v00795C08_0 .alias "rw", 0 0, v00796028_0;
v00795C60_0 .net8 "saida", 3 0, RS_0075D7E4; 4 drivers
L_00796B70 .part/pv L_007963B8, 0, 1, 4;
L_00796BC8 .part L_00796E88, 0, 1;
L_00796C20 .part/pv L_00796578, 1, 1, 4;
L_00796C78 .part L_00796E88, 1, 1;
L_00796CD0 .part/pv L_007967A8, 2, 1, 4;
L_00796D28 .part L_00796E88, 2, 1;
L_00796D80 .part/pv L_00796968, 3, 1, 4;
L_00796DD8 .part L_00796E88, 3, 1;
S_007930F8 .scope module, "bM1" "bitMen" 2 42, 2 27, S_00747738;
 .timescale 0 0;
L_007962A0 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00796310 .functor NOT 1, L_00796BC8, C4<0>, C4<0>, C4<0>;
L_007963B8 .functor AND 1, v00796130_0, v00795630_0, C4<1>, C4<1>;
v007956E0_0 .alias "addr", 0 0, v00795EC8_0;
v00795738_0 .alias "clk", 0 0, v00796188_0;
v00795790_0 .net "clk2", 0 0, L_007962A0; 1 drivers
v007957E8_0 .alias "clr", 0 0, v00795F78_0;
v00795840_0 .net "j", 0 0, L_00796BC8; 1 drivers
v00795898_0 .net "k", 0 0, L_00796310; 1 drivers
v007958F0_0 .var "prss", 0 0;
v00795948_0 .net "q", 0 0, v00795630_0; 1 drivers
v007959A0_0 .net "qnot", 0 0, v00795688_0; 1 drivers
v007959F8_0 .alias "rw", 0 0, v00796028_0;
v00795A50_0 .net "saida", 0 0, L_007963B8; 1 drivers
S_00793180 .scope module, "jk1" "jkff" 2 35, 2 10, S_007930F8;
 .timescale 0 0;
v00795478_0 .alias "clear", 0 0, v00795F78_0;
v007954D0_0 .alias "clk", 0 0, v00795790_0;
v00795528_0 .alias "j", 0 0, v00795840_0;
v00795580_0 .alias "k", 0 0, v00795898_0;
v007955D8_0 .net "preset", 0 0, v007958F0_0; 1 drivers
v00795630_0 .var "q", 0 0;
v00795688_0 .var "qnot", 0 0;
E_0074BA48 .event posedge, v007954D0_0;
S_00792FE8 .scope module, "bM2" "bitMen" 2 43, 2 27, S_00747738;
 .timescale 0 0;
L_00796460 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_007964D0 .functor NOT 1, L_00796C78, C4<0>, C4<0>, C4<0>;
L_00796578 .functor AND 1, v00796130_0, v007929B8_0, C4<1>, C4<1>;
v00792A68_0 .alias "addr", 0 0, v00795EC8_0;
v00792AC0_0 .alias "clk", 0 0, v00796188_0;
v00792B18_0 .net "clk2", 0 0, L_00796460; 1 drivers
v00792B70_0 .alias "clr", 0 0, v00795F78_0;
v00792BC8_0 .net "j", 0 0, L_00796C78; 1 drivers
v00795268_0 .net "k", 0 0, L_007964D0; 1 drivers
v007952C0_0 .var "prss", 0 0;
v00795318_0 .net "q", 0 0, v007929B8_0; 1 drivers
v00795370_0 .net "qnot", 0 0, v00792A10_0; 1 drivers
v007953C8_0 .alias "rw", 0 0, v00796028_0;
v00795420_0 .net "saida", 0 0, L_00796578; 1 drivers
S_00793070 .scope module, "jk1" "jkff" 2 35, 2 10, S_00792FE8;
 .timescale 0 0;
v00792800_0 .alias "clear", 0 0, v00795F78_0;
v00792858_0 .alias "clk", 0 0, v00792B18_0;
v007928B0_0 .alias "j", 0 0, v00792BC8_0;
v00792908_0 .alias "k", 0 0, v00795268_0;
v00792960_0 .net "preset", 0 0, v007952C0_0; 1 drivers
v007929B8_0 .var "q", 0 0;
v00792A10_0 .var "qnot", 0 0;
E_0074B788 .event posedge, v00792858_0;
S_007475A0 .scope module, "bM3" "bitMen" 2 44, 2 27, S_00747738;
 .timescale 0 0;
L_00796690 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00796700 .functor NOT 1, L_00796D28, C4<0>, C4<0>, C4<0>;
L_007967A8 .functor AND 1, v00796130_0, v00792388_0, C4<1>, C4<1>;
v00792438_0 .alias "addr", 0 0, v00795EC8_0;
v00792490_0 .alias "clk", 0 0, v00796188_0;
v007924E8_0 .net "clk2", 0 0, L_00796690; 1 drivers
v00792540_0 .alias "clr", 0 0, v00795F78_0;
v00792598_0 .net "j", 0 0, L_00796D28; 1 drivers
v007925F0_0 .net "k", 0 0, L_00796700; 1 drivers
v00792648_0 .var "prss", 0 0;
v007926A0_0 .net "q", 0 0, v00792388_0; 1 drivers
v007926F8_0 .net "qnot", 0 0, v007923E0_0; 1 drivers
v00792750_0 .alias "rw", 0 0, v00796028_0;
v007927A8_0 .net "saida", 0 0, L_007967A8; 1 drivers
S_00792F60 .scope module, "jk1" "jkff" 2 35, 2 10, S_007475A0;
 .timescale 0 0;
v007921D0_0 .alias "clear", 0 0, v00795F78_0;
v00792228_0 .alias "clk", 0 0, v007924E8_0;
v00792280_0 .alias "j", 0 0, v00792598_0;
v007922D8_0 .alias "k", 0 0, v007925F0_0;
v00792330_0 .net "preset", 0 0, v00792648_0; 1 drivers
v00792388_0 .var "q", 0 0;
v007923E0_0 .var "qnot", 0 0;
E_0074B208 .event posedge, v00792228_0;
S_007476B0 .scope module, "bM4" "bitMen" 2 45, 2 27, S_00747738;
 .timescale 0 0;
L_00796850 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_007968C0 .functor NOT 1, L_00796DD8, C4<0>, C4<0>, C4<0>;
L_00796968 .functor AND 1, v00796130_0, v00791D58_0, C4<1>, C4<1>;
v00791E08_0 .alias "addr", 0 0, v00795EC8_0;
v00791E60_0 .alias "clk", 0 0, v00796188_0;
v00791EB8_0 .net "clk2", 0 0, L_00796850; 1 drivers
v00791F10_0 .alias "clr", 0 0, v00795F78_0;
v00791F68_0 .net "j", 0 0, L_00796DD8; 1 drivers
v00791FC0_0 .net "k", 0 0, L_007968C0; 1 drivers
v00792018_0 .var "prss", 0 0;
v00792070_0 .net "q", 0 0, v00791D58_0; 1 drivers
v007920C8_0 .net "qnot", 0 0, v00791DB0_0; 1 drivers
v00792120_0 .alias "rw", 0 0, v00796028_0;
v00792178_0 .net "saida", 0 0, L_00796968; 1 drivers
S_00747628 .scope module, "jk1" "jkff" 2 35, 2 10, S_007476B0;
 .timescale 0 0;
v00791B70_0 .alias "clear", 0 0, v00795F78_0;
v00791BC8_0 .alias "clk", 0 0, v00791EB8_0;
v00791C50_0 .alias "j", 0 0, v00791F68_0;
v00791CA8_0 .alias "k", 0 0, v00791FC0_0;
v00791D00_0 .net "preset", 0 0, v00792018_0; 1 drivers
v00791D58_0 .var "q", 0 0;
v00791DB0_0 .var "qnot", 0 0;
E_0074BD48 .event posedge, v00791BC8_0;
S_00747490 .scope module, "m4b2" "men4b" 2 52, 2 41, S_00747518;
 .timescale 0 0;
v00791960_0 .alias "addr", 0 0, v00795EC8_0;
v007919B8_0 .alias "clk", 0 0, v00796188_0;
v00791A10_0 .alias "clr", 0 0, v00795F78_0;
v00791A68_0 .net "dt", 3 0, L_007971F8; 1 drivers
v00791AC0_0 .alias "rw", 0 0, v00796028_0;
v00791B18_0 .net8 "saida", 3 0, RS_0075D514; 4 drivers
L_00796EE0 .part/pv L_00797DE0, 0, 1, 4;
L_00796F38 .part L_007971F8, 0, 1;
L_00796F90 .part/pv L_00797FA0, 1, 1, 4;
L_00796FE8 .part L_007971F8, 1, 1;
L_00797040 .part/pv L_007981D0, 2, 1, 4;
L_00797098 .part L_007971F8, 2, 1;
L_007970F0 .part/pv L_00798390, 3, 1, 4;
L_00797148 .part L_007971F8, 3, 1;
S_007472F8 .scope module, "bM1" "bitMen" 2 42, 2 27, S_00747490;
 .timescale 0 0;
L_00796658 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00796A10 .functor NOT 1, L_00796F38, C4<0>, C4<0>, C4<0>;
L_00797DE0 .functor AND 1, v00796130_0, v007914E8_0, C4<1>, C4<1>;
v00791598_0 .alias "addr", 0 0, v00795EC8_0;
v007915F0_0 .alias "clk", 0 0, v00796188_0;
v00791648_0 .net "clk2", 0 0, L_00796658; 1 drivers
v007916A0_0 .alias "clr", 0 0, v00795F78_0;
v007916F8_0 .net "j", 0 0, L_00796F38; 1 drivers
v00791750_0 .net "k", 0 0, L_00796A10; 1 drivers
v007917A8_0 .var "prss", 0 0;
v00791800_0 .net "q", 0 0, v007914E8_0; 1 drivers
v00791858_0 .net "qnot", 0 0, v00791540_0; 1 drivers
v007918B0_0 .alias "rw", 0 0, v00796028_0;
v00791908_0 .net "saida", 0 0, L_00797DE0; 1 drivers
S_00747050 .scope module, "jk1" "jkff" 2 35, 2 10, S_007472F8;
 .timescale 0 0;
v00791330_0 .alias "clear", 0 0, v00795F78_0;
v00791388_0 .alias "clk", 0 0, v00791648_0;
v007913E0_0 .alias "j", 0 0, v007916F8_0;
v00791438_0 .alias "k", 0 0, v00791750_0;
v00791490_0 .net "preset", 0 0, v007917A8_0; 1 drivers
v007914E8_0 .var "q", 0 0;
v00791540_0 .var "qnot", 0 0;
E_00759E90 .event posedge, v00791388_0;
S_00747408 .scope module, "bM2" "bitMen" 2 43, 2 27, S_00747490;
 .timescale 0 0;
L_00797E88 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00797EF8 .functor NOT 1, L_00796FE8, C4<0>, C4<0>, C4<0>;
L_00797FA0 .functor AND 1, v00796130_0, v00790EB8_0, C4<1>, C4<1>;
v00790F68_0 .alias "addr", 0 0, v00795EC8_0;
v00790FC0_0 .alias "clk", 0 0, v00796188_0;
v00791018_0 .net "clk2", 0 0, L_00797E88; 1 drivers
v00791070_0 .alias "clr", 0 0, v00795F78_0;
v007910C8_0 .net "j", 0 0, L_00796FE8; 1 drivers
v00791120_0 .net "k", 0 0, L_00797EF8; 1 drivers
v00791178_0 .var "prss", 0 0;
v007911D0_0 .net "q", 0 0, v00790EB8_0; 1 drivers
v00791228_0 .net "qnot", 0 0, v00790F10_0; 1 drivers
v00791280_0 .alias "rw", 0 0, v00796028_0;
v007912D8_0 .net "saida", 0 0, L_00797FA0; 1 drivers
S_00747380 .scope module, "jk1" "jkff" 2 35, 2 10, S_00747408;
 .timescale 0 0;
v00790D00_0 .alias "clear", 0 0, v00795F78_0;
v00790D58_0 .alias "clk", 0 0, v00791018_0;
v00790DB0_0 .alias "j", 0 0, v007910C8_0;
v00790E08_0 .alias "k", 0 0, v00791120_0;
v00790E60_0 .net "preset", 0 0, v00791178_0; 1 drivers
v00790EB8_0 .var "q", 0 0;
v00790F10_0 .var "qnot", 0 0;
E_00759DB0 .event posedge, v00790D58_0;
S_00747160 .scope module, "bM3" "bitMen" 2 44, 2 27, S_00747490;
 .timescale 0 0;
L_007980B8 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00798128 .functor NOT 1, L_00797098, C4<0>, C4<0>, C4<0>;
L_007981D0 .functor AND 1, v00796130_0, v00790858_0, C4<1>, C4<1>;
v00790908_0 .alias "addr", 0 0, v00795EC8_0;
v00790960_0 .alias "clk", 0 0, v00796188_0;
v007909B8_0 .net "clk2", 0 0, L_007980B8; 1 drivers
v00790A10_0 .alias "clr", 0 0, v00795F78_0;
v00790A68_0 .net "j", 0 0, L_00797098; 1 drivers
v00790AC0_0 .net "k", 0 0, L_00798128; 1 drivers
v00790B18_0 .var "prss", 0 0;
v00790B70_0 .net "q", 0 0, v00790858_0; 1 drivers
v00790BC8_0 .net "qnot", 0 0, v007908B0_0; 1 drivers
v00790C50_0 .alias "rw", 0 0, v00796028_0;
v00790CA8_0 .net "saida", 0 0, L_007981D0; 1 drivers
S_007470D8 .scope module, "jk1" "jkff" 2 35, 2 10, S_00747160;
 .timescale 0 0;
v007906A0_0 .alias "clear", 0 0, v00795F78_0;
v007906F8_0 .alias "clk", 0 0, v007909B8_0;
v00790750_0 .alias "j", 0 0, v00790A68_0;
v007907A8_0 .alias "k", 0 0, v00790AC0_0;
v00790800_0 .net "preset", 0 0, v00790B18_0; 1 drivers
v00790858_0 .var "q", 0 0;
v007908B0_0 .var "qnot", 0 0;
E_00759CD0 .event posedge, v007906F8_0;
S_00747270 .scope module, "bM4" "bitMen" 2 45, 2 27, S_00747490;
 .timescale 0 0;
L_00798278 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_007982E8 .functor NOT 1, L_00797148, C4<0>, C4<0>, C4<0>;
L_00798390 .functor AND 1, v00796130_0, v00790228_0, C4<1>, C4<1>;
v007902D8_0 .alias "addr", 0 0, v00795EC8_0;
v00790330_0 .alias "clk", 0 0, v00796188_0;
v00790388_0 .net "clk2", 0 0, L_00798278; 1 drivers
v007903E0_0 .alias "clr", 0 0, v00795F78_0;
v00790438_0 .net "j", 0 0, L_00797148; 1 drivers
v00790490_0 .net "k", 0 0, L_007982E8; 1 drivers
v007904E8_0 .var "prss", 0 0;
v00790540_0 .net "q", 0 0, v00790228_0; 1 drivers
v00790598_0 .net "qnot", 0 0, v00790280_0; 1 drivers
v007905F0_0 .alias "rw", 0 0, v00796028_0;
v00790648_0 .net "saida", 0 0, L_00798390; 1 drivers
S_007471E8 .scope module, "jk1" "jkff" 2 35, 2 10, S_00747270;
 .timescale 0 0;
v00790070_0 .alias "clear", 0 0, v00795F78_0;
v007900C8_0 .alias "clk", 0 0, v00790388_0;
v00790120_0 .alias "j", 0 0, v00790438_0;
v00790178_0 .alias "k", 0 0, v00790490_0;
v007901D0_0 .net "preset", 0 0, v007904E8_0; 1 drivers
v00790228_0 .var "q", 0 0;
v00790280_0 .var "qnot", 0 0;
E_00759BB0 .event posedge, v007900C8_0;
S_00746E30 .scope module, "m8b2" "men8b" 2 59, 2 50, S_00746EB8;
 .timescale 0 0;
v0078FE60_0 .alias "addr", 0 0, v00795EC8_0;
v0078FEB8_0 .alias "clk", 0 0, v00796188_0;
v0078FF10_0 .alias "clr", 0 0, v00795F78_0;
v0078FF68_0 .net "dt", 7 0, L_00799B80; 1 drivers
v0078FFC0_0 .alias "rw", 0 0, v00796028_0;
v00790018_0 .net8 "saida", 7 0, RS_0075D244; 2 drivers
RS_0075D214 .resolv tri, L_00797300, L_007973B0, L_00797460, L_00797510;
L_007975C0 .part/pv RS_0075D214, 0, 4, 8;
L_00797618 .part L_00799B80, 0, 4;
RS_0075CF44 .resolv tri, L_00797670, L_00797720, L_007977D0, L_00797880;
L_00797930 .part/pv RS_0075CF44, 4, 4, 8;
L_00797988 .part L_00799B80, 4, 4;
S_007464A0 .scope module, "m4b1" "men4b" 2 51, 2 41, S_00746E30;
 .timescale 0 0;
v0078FC50_0 .alias "addr", 0 0, v00795EC8_0;
v0078FCA8_0 .alias "clk", 0 0, v00796188_0;
v0078FD00_0 .alias "clr", 0 0, v00795F78_0;
v0078FD58_0 .net "dt", 3 0, L_00797618; 1 drivers
v0078FDB0_0 .alias "rw", 0 0, v00796028_0;
v0078FE08_0 .net8 "saida", 3 0, RS_0075D214; 4 drivers
L_00797300 .part/pv L_00798BF0, 0, 1, 4;
L_00797358 .part L_00797618, 0, 1;
L_007973B0 .part/pv L_00798DB0, 1, 1, 4;
L_00797408 .part L_00797618, 1, 1;
L_00797460 .part/pv L_00798FE0, 2, 1, 4;
L_007974B8 .part L_00797618, 2, 1;
L_00797510 .part/pv L_007991A0, 3, 1, 4;
L_00797568 .part L_00797618, 3, 1;
S_00746C98 .scope module, "bM1" "bitMen" 2 42, 2 27, S_007464A0;
 .timescale 0 0;
L_007984A8 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00798518 .functor NOT 1, L_00797358, C4<0>, C4<0>, C4<0>;
L_00798BF0 .functor AND 1, v00796130_0, v0078F7A8_0, C4<1>, C4<1>;
v0078F858_0 .alias "addr", 0 0, v00795EC8_0;
v0078F8B0_0 .alias "clk", 0 0, v00796188_0;
v0078F908_0 .net "clk2", 0 0, L_007984A8; 1 drivers
v0078F960_0 .alias "clr", 0 0, v00795F78_0;
v0078F9B8_0 .net "j", 0 0, L_00797358; 1 drivers
v0078FA10_0 .net "k", 0 0, L_00798518; 1 drivers
v0078FA68_0 .var "prss", 0 0;
v0078FAC0_0 .net "q", 0 0, v0078F7A8_0; 1 drivers
v0078FB18_0 .net "qnot", 0 0, v0078F800_0; 1 drivers
v0078FB70_0 .alias "rw", 0 0, v00796028_0;
v0078FBC8_0 .net "saida", 0 0, L_00798BF0; 1 drivers
S_007469F0 .scope module, "jk1" "jkff" 2 35, 2 10, S_00746C98;
 .timescale 0 0;
v0078F5F0_0 .alias "clear", 0 0, v00795F78_0;
v0078F648_0 .alias "clk", 0 0, v0078F908_0;
v0078F6A0_0 .alias "j", 0 0, v0078F9B8_0;
v0078F6F8_0 .alias "k", 0 0, v0078FA10_0;
v0078F750_0 .net "preset", 0 0, v0078FA68_0; 1 drivers
v0078F7A8_0 .var "q", 0 0;
v0078F800_0 .var "qnot", 0 0;
E_00759AD0 .event posedge, v0078F648_0;
S_00746DA8 .scope module, "bM2" "bitMen" 2 43, 2 27, S_007464A0;
 .timescale 0 0;
L_00798C98 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00798D08 .functor NOT 1, L_00797408, C4<0>, C4<0>, C4<0>;
L_00798DB0 .functor AND 1, v00796130_0, v0078F178_0, C4<1>, C4<1>;
v0078F228_0 .alias "addr", 0 0, v00795EC8_0;
v0078F280_0 .alias "clk", 0 0, v00796188_0;
v0078F2D8_0 .net "clk2", 0 0, L_00798C98; 1 drivers
v0078F330_0 .alias "clr", 0 0, v00795F78_0;
v0078F388_0 .net "j", 0 0, L_00797408; 1 drivers
v0078F3E0_0 .net "k", 0 0, L_00798D08; 1 drivers
v0078F438_0 .var "prss", 0 0;
v0078F490_0 .net "q", 0 0, v0078F178_0; 1 drivers
v0078F4E8_0 .net "qnot", 0 0, v0078F1D0_0; 1 drivers
v0078F540_0 .alias "rw", 0 0, v00796028_0;
v0078F598_0 .net "saida", 0 0, L_00798DB0; 1 drivers
S_00746D20 .scope module, "jk1" "jkff" 2 35, 2 10, S_00746DA8;
 .timescale 0 0;
v0078EFC0_0 .alias "clear", 0 0, v00795F78_0;
v0078F018_0 .alias "clk", 0 0, v0078F2D8_0;
v0078F070_0 .alias "j", 0 0, v0078F388_0;
v0078F0C8_0 .alias "k", 0 0, v0078F3E0_0;
v0078F120_0 .net "preset", 0 0, v0078F438_0; 1 drivers
v0078F178_0 .var "q", 0 0;
v0078F1D0_0 .var "qnot", 0 0;
E_007599F0 .event posedge, v0078F018_0;
S_00746B00 .scope module, "bM3" "bitMen" 2 44, 2 27, S_007464A0;
 .timescale 0 0;
L_00798EC8 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00798F38 .functor NOT 1, L_007974B8, C4<0>, C4<0>, C4<0>;
L_00798FE0 .functor AND 1, v00796130_0, v0078E318_0, C4<1>, C4<1>;
v0078E3C8_0 .alias "addr", 0 0, v00795EC8_0;
v0078EC50_0 .alias "clk", 0 0, v00796188_0;
v0078ECA8_0 .net "clk2", 0 0, L_00798EC8; 1 drivers
v0078ED00_0 .alias "clr", 0 0, v00795F78_0;
v0078ED58_0 .net "j", 0 0, L_007974B8; 1 drivers
v0078EDB0_0 .net "k", 0 0, L_00798F38; 1 drivers
v0078EE08_0 .var "prss", 0 0;
v0078EE60_0 .net "q", 0 0, v0078E318_0; 1 drivers
v0078EEB8_0 .net "qnot", 0 0, v0078E370_0; 1 drivers
v0078EF10_0 .alias "rw", 0 0, v00796028_0;
v0078EF68_0 .net "saida", 0 0, L_00798FE0; 1 drivers
S_00746A78 .scope module, "jk1" "jkff" 2 35, 2 10, S_00746B00;
 .timescale 0 0;
v0078E160_0 .alias "clear", 0 0, v00795F78_0;
v0078E1B8_0 .alias "clk", 0 0, v0078ECA8_0;
v0078E210_0 .alias "j", 0 0, v0078ED58_0;
v0078E268_0 .alias "k", 0 0, v0078EDB0_0;
v0078E2C0_0 .net "preset", 0 0, v0078EE08_0; 1 drivers
v0078E318_0 .var "q", 0 0;
v0078E370_0 .var "qnot", 0 0;
E_00759910 .event posedge, v0078E1B8_0;
S_00746C10 .scope module, "bM4" "bitMen" 2 45, 2 27, S_007464A0;
 .timescale 0 0;
L_00799088 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_007990F8 .functor NOT 1, L_00797568, C4<0>, C4<0>, C4<0>;
L_007991A0 .functor AND 1, v00796130_0, v0078DCE8_0, C4<1>, C4<1>;
v0078DD98_0 .alias "addr", 0 0, v00795EC8_0;
v0078DDF0_0 .alias "clk", 0 0, v00796188_0;
v0078DE48_0 .net "clk2", 0 0, L_00799088; 1 drivers
v0078DEA0_0 .alias "clr", 0 0, v00795F78_0;
v0078DEF8_0 .net "j", 0 0, L_00797568; 1 drivers
v0078DF50_0 .net "k", 0 0, L_007990F8; 1 drivers
v0078DFA8_0 .var "prss", 0 0;
v0078E000_0 .net "q", 0 0, v0078DCE8_0; 1 drivers
v0078E058_0 .net "qnot", 0 0, v0078DD40_0; 1 drivers
v0078E0B0_0 .alias "rw", 0 0, v00796028_0;
v0078E108_0 .net "saida", 0 0, L_007991A0; 1 drivers
S_00746B88 .scope module, "jk1" "jkff" 2 35, 2 10, S_00746C10;
 .timescale 0 0;
v0078DB30_0 .alias "clear", 0 0, v00795F78_0;
v0078DB88_0 .alias "clk", 0 0, v0078DE48_0;
v0078DBE0_0 .alias "j", 0 0, v0078DEF8_0;
v0078DC38_0 .alias "k", 0 0, v0078DF50_0;
v0078DC90_0 .net "preset", 0 0, v0078DFA8_0; 1 drivers
v0078DCE8_0 .var "q", 0 0;
v0078DD40_0 .var "qnot", 0 0;
E_00759810 .event posedge, v0078DB88_0;
S_00746968 .scope module, "m4b2" "men4b" 2 52, 2 41, S_00746E30;
 .timescale 0 0;
v0078D920_0 .alias "addr", 0 0, v00795EC8_0;
v0078D978_0 .alias "clk", 0 0, v00796188_0;
v0078D9D0_0 .alias "clr", 0 0, v00795F78_0;
v0078DA28_0 .net "dt", 3 0, L_00797988; 1 drivers
v0078DA80_0 .alias "rw", 0 0, v00796028_0;
v0078DAD8_0 .net8 "saida", 3 0, RS_0075CF44; 4 drivers
L_00797670 .part/pv L_007992F0, 0, 1, 4;
L_007976C8 .part L_00797988, 0, 1;
L_00797720 .part/pv L_007994D0, 1, 1, 4;
L_00797778 .part L_00797988, 1, 1;
L_007977D0 .part/pv L_00799700, 2, 1, 4;
L_00797828 .part L_00797988, 2, 1;
L_00797880 .part/pv L_007998C0, 3, 1, 4;
L_007978D8 .part L_00797988, 3, 1;
S_007467D0 .scope module, "bM1" "bitMen" 2 42, 2 27, S_00746968;
 .timescale 0 0;
L_00798E90 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00799248 .functor NOT 1, L_007976C8, C4<0>, C4<0>, C4<0>;
L_007992F0 .functor AND 1, v00796130_0, v0078D4A8_0, C4<1>, C4<1>;
v0078D558_0 .alias "addr", 0 0, v00795EC8_0;
v0078D5B0_0 .alias "clk", 0 0, v00796188_0;
v0078D608_0 .net "clk2", 0 0, L_00798E90; 1 drivers
v0078D660_0 .alias "clr", 0 0, v00795F78_0;
v0078D6B8_0 .net "j", 0 0, L_007976C8; 1 drivers
v0078D710_0 .net "k", 0 0, L_00799248; 1 drivers
v0078D768_0 .var "prss", 0 0;
v0078D7C0_0 .net "q", 0 0, v0078D4A8_0; 1 drivers
v0078D818_0 .net "qnot", 0 0, v0078D500_0; 1 drivers
v0078D870_0 .alias "rw", 0 0, v00796028_0;
v0078D8C8_0 .net "saida", 0 0, L_007992F0; 1 drivers
S_00746748 .scope module, "jk1" "jkff" 2 35, 2 10, S_007467D0;
 .timescale 0 0;
v0078D2C0_0 .alias "clear", 0 0, v00795F78_0;
v0078D318_0 .alias "clk", 0 0, v0078D608_0;
v0078D370_0 .alias "j", 0 0, v0078D6B8_0;
v0078D3C8_0 .alias "k", 0 0, v0078D710_0;
v0078D450_0 .net "preset", 0 0, v0078D768_0; 1 drivers
v0078D4A8_0 .var "q", 0 0;
v0078D500_0 .var "qnot", 0 0;
E_00759690 .event posedge, v0078D318_0;
S_00746528 .scope module, "bM2" "bitMen" 2 43, 2 27, S_00746968;
 .timescale 0 0;
L_007993B8 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00799428 .functor NOT 1, L_00797778, C4<0>, C4<0>, C4<0>;
L_007994D0 .functor AND 1, v00796130_0, v0078CE48_0, C4<1>, C4<1>;
v0078CEF8_0 .alias "addr", 0 0, v00795EC8_0;
v0078CF50_0 .alias "clk", 0 0, v00796188_0;
v0078CFA8_0 .net "clk2", 0 0, L_007993B8; 1 drivers
v0078D000_0 .alias "clr", 0 0, v00795F78_0;
v0078D058_0 .net "j", 0 0, L_00797778; 1 drivers
v0078D0B0_0 .net "k", 0 0, L_00799428; 1 drivers
v0078D108_0 .var "prss", 0 0;
v0078D160_0 .net "q", 0 0, v0078CE48_0; 1 drivers
v0078D1B8_0 .net "qnot", 0 0, v0078CEA0_0; 1 drivers
v0078D210_0 .alias "rw", 0 0, v00796028_0;
v0078D268_0 .net "saida", 0 0, L_007994D0; 1 drivers
S_00746858 .scope module, "jk1" "jkff" 2 35, 2 10, S_00746528;
 .timescale 0 0;
v0078CC90_0 .alias "clear", 0 0, v00795F78_0;
v0078CCE8_0 .alias "clk", 0 0, v0078CFA8_0;
v0078CD40_0 .alias "j", 0 0, v0078D058_0;
v0078CD98_0 .alias "k", 0 0, v0078D0B0_0;
v0078CDF0_0 .net "preset", 0 0, v0078D108_0; 1 drivers
v0078CE48_0 .var "q", 0 0;
v0078CEA0_0 .var "qnot", 0 0;
E_007596B0 .event posedge, v0078CCE8_0;
S_00746638 .scope module, "bM3" "bitMen" 2 44, 2 27, S_00746968;
 .timescale 0 0;
L_007995E8 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00799658 .functor NOT 1, L_00797828, C4<0>, C4<0>, C4<0>;
L_00799700 .functor AND 1, v00796130_0, v0078C818_0, C4<1>, C4<1>;
v0078C8C8_0 .alias "addr", 0 0, v00795EC8_0;
v0078C920_0 .alias "clk", 0 0, v00796188_0;
v0078C978_0 .net "clk2", 0 0, L_007995E8; 1 drivers
v0078C9D0_0 .alias "clr", 0 0, v00795F78_0;
v0078CA28_0 .net "j", 0 0, L_00797828; 1 drivers
v0078CA80_0 .net "k", 0 0, L_00799658; 1 drivers
v0078CAD8_0 .var "prss", 0 0;
v0078CB30_0 .net "q", 0 0, v0078C818_0; 1 drivers
v0078CB88_0 .net "qnot", 0 0, v0078C870_0; 1 drivers
v0078CBE0_0 .alias "rw", 0 0, v00796028_0;
v0078CC38_0 .net "saida", 0 0, L_00799700; 1 drivers
S_007465B0 .scope module, "jk1" "jkff" 2 35, 2 10, S_00746638;
 .timescale 0 0;
v0078C660_0 .alias "clear", 0 0, v00795F78_0;
v0078C6B8_0 .alias "clk", 0 0, v0078C978_0;
v0078C710_0 .alias "j", 0 0, v0078CA28_0;
v0078C768_0 .alias "k", 0 0, v0078CA80_0;
v0078C7C0_0 .net "preset", 0 0, v0078CAD8_0; 1 drivers
v0078C818_0 .var "q", 0 0;
v0078C870_0 .var "qnot", 0 0;
E_00759130 .event posedge, v0078C6B8_0;
S_007468E0 .scope module, "bM4" "bitMen" 2 45, 2 27, S_00746968;
 .timescale 0 0;
L_007997A8 .functor AND 1, v00796130_0, v00796AC0_0, v007960D8_0, C4<1>;
L_00799818 .functor NOT 1, L_007978D8, C4<0>, C4<0>, C4<0>;
L_007998C0 .functor AND 1, v00796130_0, v0074DC08_0, C4<1>, C4<1>;
v0074DCB8_0 .alias "addr", 0 0, v00795EC8_0;
v0074DD10_0 .alias "clk", 0 0, v00796188_0;
v0074DD68_0 .net "clk2", 0 0, L_007997A8; 1 drivers
v0074DDC0_0 .alias "clr", 0 0, v00795F78_0;
v0074DE18_0 .net "j", 0 0, L_007978D8; 1 drivers
v0078C450_0 .net "k", 0 0, L_00799818; 1 drivers
v0078C4A8_0 .var "prss", 0 0;
v0078C500_0 .net "q", 0 0, v0074DC08_0; 1 drivers
v0078C558_0 .net "qnot", 0 0, v0074DC60_0; 1 drivers
v0078C5B0_0 .alias "rw", 0 0, v00796028_0;
v0078C608_0 .net "saida", 0 0, L_007998C0; 1 drivers
S_007466C0 .scope module, "jk1" "jkff" 2 35, 2 10, S_007468E0;
 .timescale 0 0;
v0074DA50_0 .alias "clear", 0 0, v00795F78_0;
v0074DAA8_0 .alias "clk", 0 0, v0074DD68_0;
v0074DB00_0 .alias "j", 0 0, v0074DE18_0;
v0074DB58_0 .alias "k", 0 0, v0078C450_0;
v0074DBB0_0 .net "preset", 0 0, v0078C4A8_0; 1 drivers
v0074DC08_0 .var "q", 0 0;
v0074DC60_0 .var "qnot", 0 0;
E_00759210 .event posedge, v0074DAA8_0;
    .scope S_00793208;
T_0 ;
    %set/v v007960D8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00793208;
T_1 ;
    %delay 12, 0;
    %load/v 8, v007960D8_0, 1;
    %inv 8, 1;
    %set/v v007960D8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00793180;
T_2 ;
    %wait E_0074BA48;
    %load/v 8, v00795478_0, 1;
    %inv 8, 1;
    %load/v 9, v00795528_0, 1;
    %inv 9, 1;
    %load/v 10, v00795580_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00795630_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00795688_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v007955D8_0, 1;
    %inv 8, 1;
    %load/v 9, v00795528_0, 1;
    %load/v 10, v00795580_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00795630_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00795688_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00795528_0, 1;
    %load/v 9, v00795580_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v00795630_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00795630_0, 0, 8;
    %load/v 8, v00795688_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00795688_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_007930F8;
T_3 ;
    %set/v v007958F0_0, 1, 1;
    %end;
    .thread T_3;
    .scope S_00793070;
T_4 ;
    %wait E_0074B788;
    %load/v 8, v00792800_0, 1;
    %inv 8, 1;
    %load/v 9, v007928B0_0, 1;
    %inv 9, 1;
    %load/v 10, v00792908_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007929B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00792A10_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00792960_0, 1;
    %inv 8, 1;
    %load/v 9, v007928B0_0, 1;
    %load/v 10, v00792908_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007929B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00792A10_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v007928B0_0, 1;
    %load/v 9, v00792908_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v007929B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007929B8_0, 0, 8;
    %load/v 8, v00792A10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00792A10_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00792FE8;
T_5 ;
    %set/v v007952C0_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_00792F60;
T_6 ;
    %wait E_0074B208;
    %load/v 8, v007921D0_0, 1;
    %inv 8, 1;
    %load/v 9, v00792280_0, 1;
    %inv 9, 1;
    %load/v 10, v007922D8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00792388_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007923E0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00792330_0, 1;
    %inv 8, 1;
    %load/v 9, v00792280_0, 1;
    %load/v 10, v007922D8_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00792388_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007923E0_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00792280_0, 1;
    %load/v 9, v007922D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v00792388_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00792388_0, 0, 8;
    %load/v 8, v007923E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007923E0_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_007475A0;
T_7 ;
    %set/v v00792648_0, 1, 1;
    %end;
    .thread T_7;
    .scope S_00747628;
T_8 ;
    %wait E_0074BD48;
    %load/v 8, v00791B70_0, 1;
    %inv 8, 1;
    %load/v 9, v00791C50_0, 1;
    %inv 9, 1;
    %load/v 10, v00791CA8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00791D58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00791DB0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00791D00_0, 1;
    %inv 8, 1;
    %load/v 9, v00791C50_0, 1;
    %load/v 10, v00791CA8_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00791D58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00791DB0_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00791C50_0, 1;
    %load/v 9, v00791CA8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v00791D58_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00791D58_0, 0, 8;
    %load/v 8, v00791DB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00791DB0_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_007476B0;
T_9 ;
    %set/v v00792018_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_00747050;
T_10 ;
    %wait E_00759E90;
    %load/v 8, v00791330_0, 1;
    %inv 8, 1;
    %load/v 9, v007913E0_0, 1;
    %inv 9, 1;
    %load/v 10, v00791438_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007914E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00791540_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v00791490_0, 1;
    %inv 8, 1;
    %load/v 9, v007913E0_0, 1;
    %load/v 10, v00791438_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007914E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00791540_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v007913E0_0, 1;
    %load/v 9, v00791438_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v007914E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007914E8_0, 0, 8;
    %load/v 8, v00791540_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00791540_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_007472F8;
T_11 ;
    %set/v v007917A8_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_00747380;
T_12 ;
    %wait E_00759DB0;
    %load/v 8, v00790D00_0, 1;
    %inv 8, 1;
    %load/v 9, v00790DB0_0, 1;
    %inv 9, 1;
    %load/v 10, v00790E08_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00790EB8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00790F10_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v00790E60_0, 1;
    %inv 8, 1;
    %load/v 9, v00790DB0_0, 1;
    %load/v 10, v00790E08_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00790EB8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00790F10_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v00790DB0_0, 1;
    %load/v 9, v00790E08_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v00790EB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00790EB8_0, 0, 8;
    %load/v 8, v00790F10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00790F10_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00747408;
T_13 ;
    %set/v v00791178_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_007470D8;
T_14 ;
    %wait E_00759CD0;
    %load/v 8, v007906A0_0, 1;
    %inv 8, 1;
    %load/v 9, v00790750_0, 1;
    %inv 9, 1;
    %load/v 10, v007907A8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00790858_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007908B0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v00790800_0, 1;
    %inv 8, 1;
    %load/v 9, v00790750_0, 1;
    %load/v 10, v007907A8_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_14.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00790858_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007908B0_0, 0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v00790750_0, 1;
    %load/v 9, v007907A8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.4, 8;
    %load/v 8, v00790858_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00790858_0, 0, 8;
    %load/v 8, v007908B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007908B0_0, 0, 8;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00747160;
T_15 ;
    %set/v v00790B18_0, 1, 1;
    %end;
    .thread T_15;
    .scope S_007471E8;
T_16 ;
    %wait E_00759BB0;
    %load/v 8, v00790070_0, 1;
    %inv 8, 1;
    %load/v 9, v00790120_0, 1;
    %inv 9, 1;
    %load/v 10, v00790178_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00790228_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00790280_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v007901D0_0, 1;
    %inv 8, 1;
    %load/v 9, v00790120_0, 1;
    %load/v 10, v00790178_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00790228_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00790280_0, 0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v00790120_0, 1;
    %load/v 9, v00790178_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %load/v 8, v00790228_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00790228_0, 0, 8;
    %load/v 8, v00790280_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00790280_0, 0, 8;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00747270;
T_17 ;
    %set/v v007904E8_0, 1, 1;
    %end;
    .thread T_17;
    .scope S_007469F0;
T_18 ;
    %wait E_00759AD0;
    %load/v 8, v0078F5F0_0, 1;
    %inv 8, 1;
    %load/v 9, v0078F6A0_0, 1;
    %inv 9, 1;
    %load/v 10, v0078F6F8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F7A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F800_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0078F750_0, 1;
    %inv 8, 1;
    %load/v 9, v0078F6A0_0, 1;
    %load/v 10, v0078F6F8_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F7A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F800_0, 0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0078F6A0_0, 1;
    %load/v 9, v0078F6F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v0078F7A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F7A8_0, 0, 8;
    %load/v 8, v0078F800_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F800_0, 0, 8;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00746C98;
T_19 ;
    %set/v v0078FA68_0, 1, 1;
    %end;
    .thread T_19;
    .scope S_00746D20;
T_20 ;
    %wait E_007599F0;
    %load/v 8, v0078EFC0_0, 1;
    %inv 8, 1;
    %load/v 9, v0078F070_0, 1;
    %inv 9, 1;
    %load/v 10, v0078F0C8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F178_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F1D0_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0078F120_0, 1;
    %inv 8, 1;
    %load/v 9, v0078F070_0, 1;
    %load/v 10, v0078F0C8_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F178_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F1D0_0, 0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/v 8, v0078F070_0, 1;
    %load/v 9, v0078F0C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.4, 8;
    %load/v 8, v0078F178_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F178_0, 0, 8;
    %load/v 8, v0078F1D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078F1D0_0, 0, 8;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00746DA8;
T_21 ;
    %set/v v0078F438_0, 1, 1;
    %end;
    .thread T_21;
    .scope S_00746A78;
T_22 ;
    %wait E_00759910;
    %load/v 8, v0078E160_0, 1;
    %inv 8, 1;
    %load/v 9, v0078E210_0, 1;
    %inv 9, 1;
    %load/v 10, v0078E268_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078E318_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078E370_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0078E2C0_0, 1;
    %inv 8, 1;
    %load/v 9, v0078E210_0, 1;
    %load/v 10, v0078E268_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078E318_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078E370_0, 0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v0078E210_0, 1;
    %load/v 9, v0078E268_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.4, 8;
    %load/v 8, v0078E318_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078E318_0, 0, 8;
    %load/v 8, v0078E370_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078E370_0, 0, 8;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00746B00;
T_23 ;
    %set/v v0078EE08_0, 1, 1;
    %end;
    .thread T_23;
    .scope S_00746B88;
T_24 ;
    %wait E_00759810;
    %load/v 8, v0078DB30_0, 1;
    %inv 8, 1;
    %load/v 9, v0078DBE0_0, 1;
    %inv 9, 1;
    %load/v 10, v0078DC38_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078DCE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078DD40_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0078DC90_0, 1;
    %inv 8, 1;
    %load/v 9, v0078DBE0_0, 1;
    %load/v 10, v0078DC38_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_24.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078DCE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078DD40_0, 0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v0078DBE0_0, 1;
    %load/v 9, v0078DC38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.4, 8;
    %load/v 8, v0078DCE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078DCE8_0, 0, 8;
    %load/v 8, v0078DD40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078DD40_0, 0, 8;
T_24.4 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00746C10;
T_25 ;
    %set/v v0078DFA8_0, 1, 1;
    %end;
    .thread T_25;
    .scope S_00746748;
T_26 ;
    %wait E_00759690;
    %load/v 8, v0078D2C0_0, 1;
    %inv 8, 1;
    %load/v 9, v0078D370_0, 1;
    %inv 9, 1;
    %load/v 10, v0078D3C8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078D4A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078D500_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0078D450_0, 1;
    %inv 8, 1;
    %load/v 9, v0078D370_0, 1;
    %load/v 10, v0078D3C8_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_26.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078D4A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078D500_0, 0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v0078D370_0, 1;
    %load/v 9, v0078D3C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_26.4, 8;
    %load/v 8, v0078D4A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078D4A8_0, 0, 8;
    %load/v 8, v0078D500_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078D500_0, 0, 8;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_007467D0;
T_27 ;
    %set/v v0078D768_0, 1, 1;
    %end;
    .thread T_27;
    .scope S_00746858;
T_28 ;
    %wait E_007596B0;
    %load/v 8, v0078CC90_0, 1;
    %inv 8, 1;
    %load/v 9, v0078CD40_0, 1;
    %inv 9, 1;
    %load/v 10, v0078CD98_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078CE48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078CEA0_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0078CDF0_0, 1;
    %inv 8, 1;
    %load/v 9, v0078CD40_0, 1;
    %load/v 10, v0078CD98_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_28.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078CE48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078CEA0_0, 0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v0078CD40_0, 1;
    %load/v 9, v0078CD98_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.4, 8;
    %load/v 8, v0078CE48_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078CE48_0, 0, 8;
    %load/v 8, v0078CEA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078CEA0_0, 0, 8;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00746528;
T_29 ;
    %set/v v0078D108_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_007465B0;
T_30 ;
    %wait E_00759130;
    %load/v 8, v0078C660_0, 1;
    %inv 8, 1;
    %load/v 9, v0078C710_0, 1;
    %inv 9, 1;
    %load/v 10, v0078C768_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078C818_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078C870_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0078C7C0_0, 1;
    %inv 8, 1;
    %load/v 9, v0078C710_0, 1;
    %load/v 10, v0078C768_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0078C818_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078C870_0, 0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v0078C710_0, 1;
    %load/v 9, v0078C768_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.4, 8;
    %load/v 8, v0078C818_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078C818_0, 0, 8;
    %load/v 8, v0078C870_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078C870_0, 0, 8;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00746638;
T_31 ;
    %set/v v0078CAD8_0, 1, 1;
    %end;
    .thread T_31;
    .scope S_007466C0;
T_32 ;
    %wait E_00759210;
    %load/v 8, v0074DA50_0, 1;
    %inv 8, 1;
    %load/v 9, v0074DB00_0, 1;
    %inv 9, 1;
    %load/v 10, v0074DB58_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0074DC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0074DC60_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0074DBB0_0, 1;
    %inv 8, 1;
    %load/v 9, v0074DB00_0, 1;
    %load/v 10, v0074DB58_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_32.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0074DC08_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0074DC60_0, 0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/v 8, v0074DB00_0, 1;
    %load/v 9, v0074DB58_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_32.4, 8;
    %load/v 8, v0074DC08_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0074DC08_0, 0, 8;
    %load/v 8, v0074DC60_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0074DC60_0, 0, 8;
T_32.4 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_007468E0;
T_33 ;
    %set/v v0078C4A8_0, 1, 1;
    %end;
    .thread T_33;
    .scope S_00746F40;
T_34 ;
    %vpi_call 2 72 "$dumpfile", "Exercicio6Guia10.vcd";
    %vpi_call 2 73 "$dumpvars", 2'sb01, v00796188_0, v00796AC0_0, v007961E0_0, v00796130_0, v00796A68_0, v00796B18_0;
    %set/v v00796130_0, 1, 1;
    %set/v v00796AC0_0, 1, 1;
    %set/v v007961E0_0, 1, 1;
    %movi 8, 128, 16;
    %set/v v00796A68_0, 8, 16;
    %delay 15, 0;
    %set/v v007961E0_0, 0, 1;
    %delay 30, 0;
    %set/v v00796AC0_0, 0, 1;
    %delay 40, 0;
    %movi 8, 4357, 16;
    %set/v v00796A68_0, 8, 16;
    %set/v v007961E0_0, 1, 1;
    %delay 40, 0;
    %set/v v00796130_0, 0, 1;
    %movi 8, 38149, 16;
    %set/v v00796A68_0, 8, 16;
    %delay 40, 0;
    %set/v v00796130_0, 1, 1;
    %movi 8, 37165, 16;
    %set/v v00796A68_0, 8, 16;
    %delay 50, 0;
    %set/v v00796AC0_0, 1, 1;
    %delay 50, 0;
    %set/v v00796AC0_0, 0, 1;
    %delay 40, 0;
    %set/v v00796130_0, 0, 1;
    %movi 8, 34117, 16;
    %set/v v00796A68_0, 8, 16;
    %delay 40, 0;
    %set/v v00796130_0, 1, 1;
    %delay 40, 0;
    %set/v v00796130_0, 0, 1;
    %delay 480, 0;
    %vpi_call 2 85 "$finish";
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Exercicio6Guia10.v";
    "./clock.v";
