<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Cordic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cordic_v4_0.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="cordic_v4_0.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="cordic_v4_0_readme.txt"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="coregen.cgp"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="coregen.log"/>
    <file xil_pn:fileType="FILE_RESPONSE" xil_pn:name="coregen.rsp"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sin_generator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sin_generator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sin_generator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sin_generator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sin_generator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sin_generator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sin_generator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sin_generator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sin_generator_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sin_generator_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sin_generator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sin_generator_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sin_generator_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sin_generator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_sin_gen_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_sin_gen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_sin_gen_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_sin_gen_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1369315627" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1369315627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369323157" xil_pn:in_ck="-4598797307353149720" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1369323157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="sin_generator.vhd"/>
      <outfile xil_pn:name="tb_sin_gen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1369319883" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3757025005202311992" xil_pn:start_ts="1369319883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369319883" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6363153690821779686" xil_pn:start_ts="1369319883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369319840" xil_pn:in_ck="-5972749265180822908" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2401727112848436370" xil_pn:start_ts="1369319840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cordic_v4_0.ngc"/>
      <outfile xil_pn:name="cordic_v4_0.v"/>
    </transform>
    <transform xil_pn:end_ts="1369323011" xil_pn:in_ck="2289687994335305144" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1369323011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cordic_v4_0.v"/>
      <outfile xil_pn:name="sin_generator.vhd"/>
      <outfile xil_pn:name="tb_sin_gen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1369323012" xil_pn:in_ck="2289687994335305144" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1146933072906687410" xil_pn:start_ts="1369323011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sin_gen_beh.prj"/>
      <outfile xil_pn:name="tb_sin_gen_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1369323012" xil_pn:in_ck="-6256087908449161530" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8368267467049481969" xil_pn:start_ts="1369323012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sin_gen_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1369315200" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1369315200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369315200" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6016625999209659541" xil_pn:start_ts="1369315200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369322035" xil_pn:in_ck="-5972749265180822908" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2401727112848436370" xil_pn:start_ts="1369322035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cordic_v4_0.ngc"/>
      <outfile xil_pn:name="cordic_v4_0.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369315202" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4172402588211580355" xil_pn:start_ts="1369315202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369315303" xil_pn:in_ck="5813459059837918579" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1369315303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369315303" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1320954336970699172" xil_pn:start_ts="1369315303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369322109" xil_pn:in_ck="987235881428636656" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-4819003203955441544" xil_pn:start_ts="1369322107">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sin_generator.lso"/>
      <outfile xil_pn:name="sin_generator.ngc"/>
      <outfile xil_pn:name="sin_generator.ngr"/>
      <outfile xil_pn:name="sin_generator.prj"/>
      <outfile xil_pn:name="sin_generator.syr"/>
      <outfile xil_pn:name="sin_generator.xst"/>
      <outfile xil_pn:name="sin_generator_stx_beh.prj"/>
      <outfile xil_pn:name="sin_generator_vhdl.prj"/>
      <outfile xil_pn:name="sin_generator_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
