###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:10:38 2023
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.054
+ Phase Shift                   0.000
= Required Time                 0.602
  Arrival Time                  0.685
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.084 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.065 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX40M | 0.010 | 0.016 |   0.035 |   -0.049 | 
     | U_UART_clock_multiplexer/U1              | B ^ -> Y ^  | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.118 | 
     | UART_CLK_M__L1_I0                        | A ^ -> Y v  | CLKINVX32M | 0.051 | 0.038 |   0.240 |    0.156 | 
     | UART_CLK_M__L2_I0                        | A v -> Y ^  | INVX4M     | 0.023 | 0.026 |   0.266 |    0.182 | 
     | U1_ClkDiv/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX1M  | 0.066 | 0.166 |   0.432 |    0.348 | 
     | U1_ClkDiv/div_clk__Exclude_0             | A ^ -> Y ^  | CLKBUFX1M  | 0.089 | 0.081 |   0.513 |    0.429 | 
     | U1_ClkDiv/FE_PHC7_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY2X1M    | 0.040 | 0.173 |   0.685 |    0.602 | 
     | U1_ClkDiv/odd_edge_tog_reg               | SI ^        | SDFFSX2M   | 0.040 | 0.000 |   0.685 |    0.602 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.084 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.102 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.035 |    0.118 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.286 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.292 |    0.375 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.379 |    0.463 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.498 |    0.582 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.569 |    0.653 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.592 |    0.676 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.654 |    0.738 | 
     | U1_ClkDiv/odd_edge_tog_reg  | CK ^       | SDFFSX2M   | 0.097 | 0.001 |   0.655 |    0.739 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /D (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /Q (^) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.705
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  0.838
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.085 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.068 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.051 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.110 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.148 | 
     | UART_CLK_M__L2_I1                      | A v -> Y ^  | INVX4M        | 0.023 | 0.027 |   0.260 |    0.175 | 
     | U0_ClkDiv/div_clk_reg                  | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.162 |   0.422 |    0.337 | 
     | U0_ClkDiv/U17                          | B ^ -> Y ^  | MX2X2M        | 0.056 | 0.083 |   0.505 |    0.419 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.505 |    0.419 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.609 |    0.524 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.687 |    0.601 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.151 |   0.838 |    0.752 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.838 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.085 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.103 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.119 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.280 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.318 | 
     | UART_CLK_M__L2_I2                      | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.056 |   0.289 |    0.374 | 
     | UART_CLK_M__L3_I0                      | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.337 |    0.422 | 
     | UART_CLK_M__L4_I0                      | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.391 |    0.476 | 
     | UART_CLK_M__L5_I0                      | A v -> Y ^  | CLKINVX40M    | 0.019 | 0.024 |   0.415 |    0.500 | 
     | UART_CLK_M__L6_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.013 | 0.017 |   0.432 |    0.517 | 
     | UART_CLK_M__L7_I1                      | A v -> Y ^  | INVX4M        | 0.018 | 0.017 |   0.449 |    0.534 | 
     | U0_ClkDiv/U17                          | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.070 |   0.519 |    0.604 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.519 |    0.604 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.623 |    0.708 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.700 |    0.786 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.047 | 0.004 |   0.705 |    0.790 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                 0.595
  Arrival Time                  0.680
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.085 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.067 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX40M | 0.010 | 0.016 |   0.035 |   -0.051 | 
     | U_UART_clock_multiplexer/U1              | B ^ -> Y ^  | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.117 | 
     | UART_CLK_M__L1_I0                        | A ^ -> Y v  | CLKINVX32M | 0.051 | 0.038 |   0.240 |    0.154 | 
     | UART_CLK_M__L2_I1                        | A v -> Y ^  | INVX4M     | 0.023 | 0.027 |   0.266 |    0.181 | 
     | U0_ClkDiv/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX1M  | 0.059 | 0.162 |   0.428 |    0.343 | 
     | U0_ClkDiv/div_clk__Exclude_0             | A ^ -> Y ^  | CLKBUFX1M  | 0.088 | 0.080 |   0.508 |    0.423 | 
     | U0_ClkDiv/FE_PHC8_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY2X1M    | 0.039 | 0.172 |   0.680 |    0.595 | 
     | U0_ClkDiv/odd_edge_tog_reg               | SI ^        | SDFFSQX1M  | 0.039 | 0.000 |   0.680 |    0.595 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.085 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.104 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.035 |    0.120 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.225 | 0.167 |   0.202 |    0.287 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.292 |    0.377 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.379 |    0.464 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.498 |    0.583 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.569 |    0.655 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.592 |    0.678 | 
     | UART_CLK_M__L6_I1           | A v -> Y ^ | INVX4M     | 0.073 | 0.048 |   0.641 |    0.726 | 
     | U0_ClkDiv/odd_edge_tog_reg  | CK ^       | SDFFSQX1M  | 0.073 | 0.001 |   0.641 |    0.727 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /D (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /Q (^) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.705
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  0.838
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.086 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.068 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.052 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.109 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.147 | 
     | UART_CLK_M__L2_I1                      | A v -> Y ^  | INVX4M        | 0.023 | 0.027 |   0.260 |    0.174 | 
     | U0_ClkDiv/div_clk_reg                  | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.162 |   0.422 |    0.336 | 
     | U0_ClkDiv/U17                          | B ^ -> Y ^  | MX2X2M        | 0.056 | 0.083 |   0.505 |    0.419 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.505 |    0.419 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.609 |    0.523 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.687 |    0.601 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.152 |   0.838 |    0.752 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.838 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.103 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.120 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.281 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.319 | 
     | UART_CLK_M__L2_I2                      | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.056 |   0.289 |    0.375 | 
     | UART_CLK_M__L3_I0                      | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.337 |    0.423 | 
     | UART_CLK_M__L4_I0                      | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.391 |    0.476 | 
     | UART_CLK_M__L5_I0                      | A v -> Y ^  | CLKINVX40M    | 0.019 | 0.024 |   0.415 |    0.501 | 
     | UART_CLK_M__L6_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.013 | 0.017 |   0.432 |    0.518 | 
     | UART_CLK_M__L7_I1                      | A v -> Y ^  | INVX4M        | 0.018 | 0.017 |   0.449 |    0.535 | 
     | U0_ClkDiv/U17                          | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.070 |   0.519 |    0.604 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.519 |    0.604 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.623 |    0.709 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.700 |    0.786 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.047 | 0.004 |   0.705 |    0.791 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /D (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /Q (^) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.704
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  0.838
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.086 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.069 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.052 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.109 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.147 | 
     | UART_CLK_M__L2_I1                      | A v -> Y ^  | INVX4M        | 0.023 | 0.027 |   0.260 |    0.174 | 
     | U0_ClkDiv/div_clk_reg                  | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.162 |   0.422 |    0.336 | 
     | U0_ClkDiv/U17                          | B ^ -> Y ^  | MX2X2M        | 0.056 | 0.083 |   0.505 |    0.418 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.505 |    0.418 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.609 |    0.523 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.687 |    0.600 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.152 |   0.838 |    0.752 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.838 |    0.752 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.104 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.120 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.281 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.319 | 
     | UART_CLK_M__L2_I2                      | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.056 |   0.289 |    0.375 | 
     | UART_CLK_M__L3_I0                      | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.337 |    0.423 | 
     | UART_CLK_M__L4_I0                      | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.391 |    0.477 | 
     | UART_CLK_M__L5_I0                      | A v -> Y ^  | CLKINVX40M    | 0.019 | 0.024 |   0.415 |    0.501 | 
     | UART_CLK_M__L6_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.013 | 0.017 |   0.432 |    0.518 | 
     | UART_CLK_M__L7_I1                      | A v -> Y ^  | INVX4M        | 0.018 | 0.017 |   0.449 |    0.535 | 
     | U0_ClkDiv/U17                          | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.070 |   0.519 |    0.605 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.519 |    0.605 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.623 |    0.709 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.700 |    0.787 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.047 | 0.004 |   0.704 |    0.791 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /D (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /Q (^) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.704
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  0.838
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.090 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.072 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.056 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.105 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.143 | 
     | UART_CLK_M__L2_I1                      | A v -> Y ^  | INVX4M        | 0.023 | 0.027 |   0.260 |    0.170 | 
     | U0_ClkDiv/div_clk_reg                  | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.162 |   0.422 |    0.332 | 
     | U0_ClkDiv/U17                          | B ^ -> Y ^  | MX2X2M        | 0.056 | 0.083 |   0.505 |    0.415 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.505 |    0.415 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.609 |    0.519 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.687 |    0.597 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.151 |   0.838 |    0.747 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX1M     | 0.036 | 0.000 |   0.838 |    0.748 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                        |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.090 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.108 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.124 | 
     | U_UART_clock_multiplexer/U1            | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.285 | 
     | UART_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.323 | 
     | UART_CLK_M__L2_I2                      | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.056 |   0.289 |    0.379 | 
     | UART_CLK_M__L3_I0                      | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.337 |    0.427 | 
     | UART_CLK_M__L4_I0                      | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.391 |    0.481 | 
     | UART_CLK_M__L5_I0                      | A v -> Y ^  | CLKINVX40M    | 0.019 | 0.024 |   0.415 |    0.505 | 
     | UART_CLK_M__L6_I0                      | A ^ -> Y v  | CLKINVX32M    | 0.013 | 0.017 |   0.432 |    0.522 | 
     | UART_CLK_M__L7_I1                      | A v -> Y ^  | INVX4M        | 0.018 | 0.017 |   0.449 |    0.539 | 
     | U0_ClkDiv/U17                          | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.070 |   0.519 |    0.609 | 
     | U0_ClkDiv                              | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.519 |    0.609 | 
     | U_TX_CLK_multiplexer/U1                | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.623 |    0.713 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.700 |    0.791 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] | CK ^        | SDFFRQX1M     | 0.047 | 0.003 |   0.704 |    0.794 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.135
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.124 |       |   0.000 |   -0.097 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -0.094 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRHQX1M | 0.049 | 0.135 |   0.135 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX1M  | 0.049 | 0.000 |   0.135 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.097 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.099 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.124 | 0.003 |   0.003 |    0.099 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin PUL_GEN_1/sync_flop_reg/CK 
Endpoint:   PUL_GEN_1/sync_flop_reg/D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: PUL_GEN_1/meta_flop_reg/Q (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.704
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.747
  Arrival Time                  0.846
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                             |             |               |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.099 | 
     | UART_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.081 | 
     | UART_CLK__L2_I0             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.065 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.096 | 
     | UART_CLK_M__L1_I0           | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.134 | 
     | UART_CLK_M__L2_I1           | A v -> Y ^  | INVX4M        | 0.023 | 0.027 |   0.260 |    0.161 | 
     | U0_ClkDiv/div_clk_reg       | CK ^ -> Q ^ | SDFFRQX1M     | 0.050 | 0.162 |   0.422 |    0.323 | 
     | U0_ClkDiv/U17               | B ^ -> Y ^  | MX2X2M        | 0.056 | 0.083 |   0.505 |    0.406 | 
     | U0_ClkDiv                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.505 |    0.406 | 
     | U_TX_CLK_multiplexer/U1     | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.609 |    0.510 | 
     | UART_TX_CLK_M__L1_I0        | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.687 |    0.588 | 
     | PUL_GEN_1/meta_flop_reg     | CK ^ -> Q ^ | SDFFRQX2M     | 0.049 | 0.159 |   0.845 |    0.747 | 
     | PUL_GEN_1/sync_flop_reg     | D ^         | SDFFRQX1M     | 0.049 | 0.000 |   0.846 |    0.747 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                             |             |               |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.099 | 
     | UART_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.116 | 
     | UART_CLK__L2_I0             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.133 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.294 | 
     | UART_CLK_M__L1_I0           | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.332 | 
     | UART_CLK_M__L2_I2           | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.056 |   0.289 |    0.388 | 
     | UART_CLK_M__L3_I0           | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.337 |    0.436 | 
     | UART_CLK_M__L4_I0           | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.391 |    0.489 | 
     | UART_CLK_M__L5_I0           | A v -> Y ^  | CLKINVX40M    | 0.019 | 0.024 |   0.415 |    0.514 | 
     | UART_CLK_M__L6_I0           | A ^ -> Y v  | CLKINVX32M    | 0.013 | 0.017 |   0.432 |    0.531 | 
     | UART_CLK_M__L7_I1           | A v -> Y ^  | INVX4M        | 0.018 | 0.017 |   0.449 |    0.547 | 
     | U0_ClkDiv/U17               | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.070 |   0.519 |    0.617 | 
     | U0_ClkDiv                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.519 |    0.617 | 
     | U_TX_CLK_multiplexer/U1     | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.623 |    0.721 | 
     | UART_TX_CLK_M__L1_I0        | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.700 |    0.799 | 
     | PUL_GEN_1/sync_flop_reg     | CK ^        | SDFFRQX1M     | 0.047 | 0.004 |   0.704 |    0.803 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[1] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.591
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.525
  Arrival Time                  0.631
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.107 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.254 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.523 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[1]         | RN ^         | SDFFRQX2M | 0.397 | 0.002 |   0.631 |    0.525 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.125 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.183 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.259 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.463 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.510 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.619 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.697 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.591 |    0.698 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.632
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.107 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.253 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.523 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[5]     | RN ^         | SDFFRQX2M | 0.397 | 0.003 |   0.632 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.125 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.183 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.260 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.463 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.510 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.620 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.697 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[5] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.699 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.634
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.108 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.253 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.522 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3]     | RN ^         | SDFFRQX2M | 0.397 | 0.004 |   0.634 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.126 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.184 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.260 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.464 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.511 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.620 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.698 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.592 |    0.700 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.634
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.108 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.253 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.522 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[4]     | RN ^         | SDFFRQX2M | 0.397 | 0.004 |   0.634 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.126 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.184 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.260 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.464 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.511 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.620 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.698 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[4] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.592 |    0.700 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.634
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.252 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[2]         | RN ^         | SDFFRQX2M | 0.397 | 0.005 |   0.634 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.127 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.512 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.699 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.701 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.252 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[0]         | RN ^         | SDFFRQX2M | 0.397 | 0.005 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.127 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.512 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.699 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.701 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART/U0_UART_TX/P1/par_bit_reg/CK 
Endpoint:   U0_UART/U0_UART_TX/P1/par_bit_reg/RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/P1/par_bit_reg           | RN ^         | SDFFRQX2M | 0.397 | 0.005 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.127 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.512 | 
     | U_TX_CLK_multiplexer/U1           | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.699 | 
     | U0_UART/U0_UART_TX/P1/par_bit_reg | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.701 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.593
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0]     | RN ^         | SDFFRQX2M | 0.397 | 0.006 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.127 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.512 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.700 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.593 |    0.701 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.593
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[1]     | RN ^         | SDFFRQX2M | 0.397 | 0.006 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.128 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.513 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.700 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[1] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.593 |    0.702 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.593
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.636
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.109 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.521 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[2]     | RN ^         | SDFFRQX2M | 0.397 | 0.006 |   0.636 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.128 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.262 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.465 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.513 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.622 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.700 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[2] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.593 |    0.702 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/ser_data_reg/CK 
Endpoint:   U0_UART/U0_UART_TX/S1/ser_data_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.526
  Arrival Time                  0.635
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.110 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.251 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.397 | 0.269 |   0.630 |    0.520 | 
     | U0_UART/U0_UART_TX/S1/ser_data_reg          | RN ^         | SDFFRQX2M | 0.397 | 0.006 |   0.635 |    0.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.128 | 
     | scan_clk__L2_I1                    | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.186 | 
     | scan_clk__L3_I0                    | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.263 | 
     | scan_clk__L4_I0                    | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.466 | 
     | scan_clk__L5_I0                    | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.513 | 
     | U_TX_CLK_multiplexer/U1            | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.623 | 
     | UART_TX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.700 | 
     | U0_UART/U0_UART_TX/S1/ser_data_reg | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.592 |    0.702 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: PUL_GEN_1/sync_flop_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  0.759
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.092 | 
     | scan_clk__L2_I1             | A v -> Y v  | BUFX3M     | 0.028 | 0.058 |   0.076 |   -0.035 | 
     | scan_clk__L3_I0             | A v -> Y v  | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.042 | 
     | scan_clk__L4_I0             | A v -> Y v  | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.245 | 
     | scan_clk__L5_I0             | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.293 | 
     | U_TX_CLK_multiplexer/U1     | B ^ -> Y ^  | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.402 | 
     | UART_TX_CLK_M__L1_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.480 | 
     | PUL_GEN_1/sync_flop_reg     | CK ^ -> Q ^ | SDFFRQX1M  | 0.058 | 0.168 |   0.759 |    0.648 | 
     | RST_SYNC_1/\sync_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.058 | 0.000 |   0.759 |    0.648 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.129 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.187 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.264 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.467 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.514 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.618 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.655 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    0.721 | 
     | RST_SYNC_1/\sync_reg_reg[0]      | CK ^       | SDFFRQX2M  | 0.244 | 0.102 |   0.712 |    0.823 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UARTCLK'
Beginpoint: RST_SYNC_2/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UARTCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.648
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.692
  Arrival Time                  0.803
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | UART_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.093 | 
     | UART_CLK__L2_I0             | A v -> Y ^  | CLKINVX40M | 0.010 | 0.016 |   0.034 |   -0.077 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X2M     | 0.225 | 0.161 |   0.195 |    0.084 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^  | CLKBUFX1M  | 0.098 | 0.090 |   0.285 |    0.174 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^  | CLKBUFX1M  | 0.095 | 0.087 |   0.372 |    0.261 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^  | CLKBUFX1M  | 0.154 | 0.119 |   0.491 |    0.380 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.071 |   0.563 |    0.452 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.023 |   0.586 |    0.475 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^  | INVX4M     | 0.097 | 0.062 |   0.647 |    0.536 | 
     | RST_SYNC_2/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.156 |   0.803 |    0.692 | 
     | RST_SYNC_2/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.037 | 0.000 |   0.803 |    0.692 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | UART_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.129 | 
     | UART_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.034 |    0.145 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X2M     | 0.225 | 0.161 |   0.195 |    0.306 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.098 | 0.090 |   0.285 |    0.396 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.087 |   0.372 |    0.483 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.154 | 0.119 |   0.491 |    0.602 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.563 |    0.674 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.016 | 0.023 |   0.586 |    0.697 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.097 | 0.062 |   0.647 |    0.758 | 
     | RST_SYNC_2/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.097 | 0.001 |   0.648 |    0.759 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[0] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[0] /SI     (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.649
  Arrival Time                  0.761
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.094 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.028 | 0.058 |   0.076 |   -0.036 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.041 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.244 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.291 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.401 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.479 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.061 | 0.170 |   0.760 |    0.648 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[0]      | SI ^        | SDFFRQX2M  | 0.061 | 0.000 |   0.761 |    0.649 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.130 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.188 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.265 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.468 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.515 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.619 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.656 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    0.722 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[0] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    0.825 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[3] /Q      (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.060
+ Phase Shift                   0.000
= Required Time                 0.652
  Arrival Time                  0.766
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.096 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.028 | 0.058 |   0.076 |   -0.038 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.038 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.242 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.289 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.398 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.476 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[3]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.074 | 0.176 |   0.766 |    0.652 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.074 | 0.000 |   0.766 |    0.652 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.133 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.190 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.267 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.471 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.518 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.621 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.658 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    0.725 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.244 | 0.101 |   0.712 |    0.826 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.160
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.116 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.113 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M | 0.037 | 0.160 |   0.160 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[3]     | SI ^        | SDFFRQX2M | 0.037 | 0.000 |   0.160 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.116 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.120 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.120 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[2] /Q      (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.060
+ Phase Shift                   0.000
= Required Time                 0.653
  Arrival Time                  0.769
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.098 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.028 | 0.058 |   0.076 |   -0.040 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.036 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.240 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.287 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.396 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.474 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[2]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.079 | 0.179 |   0.769 |    0.653 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.079 | 0.000 |   0.769 |    0.653 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.135 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.192 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.269 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.473 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.520 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.623 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.660 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    0.727 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    0.829 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.592
+ Hold                         -0.074
+ Phase Shift                   0.000
= Required Time                 0.518
  Arrival Time                  0.634
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |          | 0.000 |       |   0.000 |   -0.117 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M  | 0.076 | 0.360 |   0.360 |    0.244 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M   | 0.397 | 0.269 |   0.630 |    0.513 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[3]         | RN ^         | SDFFRX1M | 0.397 | 0.005 |   0.634 |    0.518 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.135 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.193 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.269 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.473 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.520 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.629 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.707 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[3] | CK ^       | SDFFRX1M   | 0.047 | 0.001 |   0.592 |    0.709 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[1] /Q      (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.060
+ Phase Shift                   0.000
= Required Time                 0.653
  Arrival Time                  0.770
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.098 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.028 | 0.058 |   0.076 |   -0.041 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.036 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.239 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.287 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.396 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.474 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.079 | 0.179 |   0.769 |    0.653 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.079 | 0.000 |   0.770 |    0.653 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.135 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.193 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.270 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.473 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.520 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.624 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.661 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    0.727 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.245 | 0.102 |   0.713 |    0.830 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[0] /Q      (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.060
+ Phase Shift                   0.000
= Required Time                 0.653
  Arrival Time                  0.770
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.098 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.028 | 0.058 |   0.076 |   -0.041 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.036 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.239 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.287 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.396 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.474 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[0]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.079 | 0.179 |   0.769 |    0.653 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.079 | 0.001 |   0.770 |    0.653 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.135 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.193 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.270 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.473 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.520 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.624 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.661 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    0.727 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    0.830 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[7] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.161
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.117 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.114 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.161 |   0.161 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[8]     | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.161 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.117 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.120 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.120 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: F1_fifo/rptr_empty/\g_rptr_reg[3] /Q       (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.648
  Arrival Time                  0.767
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.018 |   0.018 |   -0.100 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX3M     | 0.028 | 0.058 |   0.076 |   -0.043 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.034 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.238 | 
     | scan_clk__L5_I0                        | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.285 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^  | MX2X2M     | 0.107 | 0.109 |   0.513 |    0.394 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.078 |   0.591 |    0.472 | 
     | F1_fifo/rptr_empty/\g_rptr_reg[3]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.074 | 0.176 |   0.766 |    0.648 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | SI ^        | SDFFRQX2M  | 0.074 | 0.001 |   0.767 |    0.648 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.137 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.028 | 0.058 |   0.076 |    0.195 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.069 | 0.077 |   0.153 |    0.271 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.265 | 0.204 |   0.356 |    0.475 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.047 | 0.047 |   0.403 |    0.522 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.093 | 0.104 |   0.507 |    0.626 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.544 |    0.662 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.610 |    0.729 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.713 |    0.832 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.162
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.119 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.115 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.162 |   0.162 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M | 0.039 | 0.000 |   0.162 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.119 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.122 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.122 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /D (^) checked with  leading 
edge of 'REFCLK'
Beginpoint: F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /Q (^) triggered by  leading 
edge of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.335
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.378
  Arrival Time                  0.497
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.119 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.101 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.086 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^  | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.010 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | INVX20M    | 0.040 | 0.037 |   0.166 |    0.047 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.114 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.264 |   0.497 |    0.378 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.497 |    0.378 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.119 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.136 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.151 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^ | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.248 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.166 |    0.285 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.351 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.335 |    0.454 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.163
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.119 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.116 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M | 0.040 | 0.163 |   0.163 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M | 0.040 | 0.000 |   0.163 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.119 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.123 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.123 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /D (^) checked with  leading 
edge of 'REFCLK'
Beginpoint: F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /Q (^) triggered by  leading 
edge of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.335
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.378
  Arrival Time                  0.497
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.119 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.102 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.087 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^  | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.010 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | INVX20M    | 0.040 | 0.037 |   0.166 |    0.046 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.113 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.265 |   0.497 |    0.378 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.497 |    0.378 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.119 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.137 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.152 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^ | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.249 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.166 |    0.285 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.352 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.245 | 0.103 |   0.335 |    0.455 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REFCLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.291
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.332
  Arrival Time                  0.452
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.120 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.102 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.087 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.010 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.040 | 0.037 |   0.166 |    0.046 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.113 | 
     | U0_ref_sync/\sync_reg_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.220 |   0.452 |    0.332 | 
     | U0_ref_sync/\sync_reg_reg[1]     | D ^         | SDFFRQX1M  | 0.034 | 0.000 |   0.452 |    0.332 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.120 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.137 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.152 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.249 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.166 |    0.285 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.352 | 
     | U0_ref_sync/\sync_reg_reg[1]     | CK ^       | SDFFRQX1M  | 0.230 | 0.059 |   0.291 |    0.411 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /D (^) checked with  leading 
edge of 'REFCLK'
Beginpoint: F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /Q (^) triggered by  leading 
edge of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.335
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.377
  Arrival Time                  0.497
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.120 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.102 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.087 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^  | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.009 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | INVX20M    | 0.040 | 0.037 |   0.166 |    0.046 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.113 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.265 |   0.497 |    0.377 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.497 |    0.377 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.120 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.137 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.152 | 
     | U_reference_clock_multiplexer/U1       | A ^ -> Y ^ | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.249 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.166 |    0.286 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.352 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.244 | 0.102 |   0.335 |    0.454 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.164
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.118 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.164 |   0.164 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[10]    | SI ^        | SDFFRQX2M | 0.042 | 0.000 |   0.164 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.124 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.124 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.163
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -0.119 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.163 |   0.163 |    0.042 | 
     | U0_ALU/\ALU_OUT_reg[13]    | SI ^        | SDFFRQX2M | 0.042 | 0.000 |   0.163 |    0.042 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |    0.123 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.124 | 0.002 |   0.002 |    0.123 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.334
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.374
  Arrival Time                  0.496
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.121 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.104 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.089 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.008 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.040 | 0.037 |   0.166 |    0.044 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.111 | 
     | RST_SYNC_1/\sync_reg_reg[0]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.263 |   0.496 |    0.374 | 
     | RST_SYNC_1/\sync_reg_reg[1]      | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.496 |    0.374 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.121 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.139 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.154 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.093 | 0.097 |   0.129 |    0.251 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.040 | 0.037 |   0.166 |    0.287 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.114 | 0.067 |   0.232 |    0.354 | 
     | RST_SYNC_1/\sync_reg_reg[1]      | CK ^       | SDFFRQX1M  | 0.244 | 0.101 |   0.334 |    0.455 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.166
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.119 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^ -> Q ^ | SDFFRQX2M | 0.044 | 0.165 |   0.165 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[6]     | SI ^        | SDFFRQX2M | 0.044 | 0.000 |   0.166 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.125 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.125 | 
     +-------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.166
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.123 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.120 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.166 |   0.166 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[7]     | SI ^        | SDFFRQX2M | 0.045 | 0.000 |   0.166 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.123 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.126 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.126 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.001
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.164
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.123 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -0.122 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M | 0.044 | 0.164 |   0.164 |    0.041 | 
     | U0_ALU/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M | 0.044 | 0.000 |   0.164 |    0.041 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.123 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |    0.124 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.124 | 0.001 |   0.001 |    0.124 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.166
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.124 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.121 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^ -> Q ^ | SDFFRQX2M | 0.046 | 0.166 |   0.166 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[11]    | SI ^        | SDFFRQX2M | 0.046 | 0.000 |   0.166 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.124 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.126 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.126 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.165
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.124 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -0.122 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^ -> Q ^ | SDFFRQX2M | 0.046 | 0.165 |   0.165 |    0.041 | 
     | U0_ALU/\ALU_OUT_reg[14]    | SI ^        | SDFFRQX2M | 0.046 | 0.000 |   0.165 |    0.041 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.124 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |    0.125 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.124 | 0.002 |   0.001 |    0.125 | 
     +-------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/SI    (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[15] /Q (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.163
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.124 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -0.123 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.163 |   0.163 |    0.039 | 
     | U0_ALU/OUT_VALID_reg       | SI ^        | SDFFRQX1M | 0.045 | 0.000 |   0.163 |    0.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.124 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.127 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX1M | 0.124 | 0.003 |   0.003 |    0.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.169
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.123 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^ -> Q ^ | SDFFRQX2M | 0.050 | 0.169 |   0.169 |    0.042 | 
     | U0_ALU/\ALU_OUT_reg[9]     | SI ^        | SDFFRQX2M | 0.050 | 0.000 |   0.169 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.127 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.130 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.169
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.127 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.124 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^ -> Q ^ | SDFFRQX2M | 0.050 | 0.169 |   0.169 |    0.042 | 
     | U0_ALU/\ALU_OUT_reg[12]    | SI ^        | SDFFRQX2M | 0.050 | 0.000 |   0.169 |    0.042 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.127 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |    0.129 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.124 | 0.002 |   0.002 |    0.129 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.176
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |   -0.133 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.131 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^ -> Q ^ | SDFFRQX1M | 0.056 | 0.176 |   0.176 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[2]     | SI ^        | SDFFRQX2M | 0.056 | 0.000 |   0.176 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.124 |       |   0.000 |    0.133 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |    0.137 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.124 | 0.003 |   0.003 |    0.137 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.702
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.751
  Arrival Time                  0.896
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.146 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.128 | 
     | UART_CLK__L2_I0                         | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.112 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.050 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v   | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.087 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^   | INVX4M        | 0.023 | 0.027 |   0.260 |    0.114 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.162 |   0.422 |    0.276 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^   | MX2X2M        | 0.056 | 0.083 |   0.505 |    0.359 | 
     | U0_ClkDiv                               | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.505 |    0.359 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^   | MX2X2M        | 0.106 | 0.104 |   0.609 |    0.463 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX40M    | 0.047 | 0.078 |   0.687 |    0.541 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | CK ^ -> Q ^  | SDFFRQX2M     | 0.050 | 0.159 |   0.845 |    0.700 | 
     | U0_UART/U0_UART_TX/S1/U34               | A0N ^ -> Y ^ | OAI2BB1X2M    | 0.028 | 0.051 |   0.896 |    0.751 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | D ^          | SDFFRQX2M     | 0.028 | 0.000 |   0.896 |    0.751 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.146 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.163 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.179 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.341 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.379 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.056 |   0.289 |    0.435 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.337 |    0.483 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.391 |    0.536 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.019 | 0.024 |   0.415 |    0.560 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.013 | 0.017 |   0.432 |    0.577 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.018 | 0.017 |   0.449 |    0.594 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.070 |   0.519 |    0.664 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.519 |    0.664 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.623 |    0.768 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.700 |    0.846 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | CK ^        | SDFFRQX2M     | 0.047 | 0.002 |   0.702 |    0.848 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /Q (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.702
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.751
  Arrival Time                  0.899
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |              |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.148 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.131 | 
     | UART_CLK__L2_I0                         | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.114 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^   | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.047 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v   | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.085 | 
     | UART_CLK_M__L2_I1                       | A v -> Y ^   | INVX4M        | 0.023 | 0.027 |   0.260 |    0.111 | 
     | U0_ClkDiv/div_clk_reg                   | CK ^ -> Q ^  | SDFFRQX1M     | 0.050 | 0.162 |   0.422 |    0.273 | 
     | U0_ClkDiv/U17                           | B ^ -> Y ^   | MX2X2M        | 0.056 | 0.083 |   0.505 |    0.356 | 
     | U0_ClkDiv                               | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.505 |    0.356 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^   | MX2X2M        | 0.106 | 0.104 |   0.609 |    0.461 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX40M    | 0.047 | 0.078 |   0.687 |    0.538 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3] | CK ^ -> Q ^  | SDFFRQX2M     | 0.054 | 0.161 |   0.848 |    0.699 | 
     | U0_UART/U0_UART_TX/S1/U40               | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.028 | 0.051 |   0.899 |    0.751 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3] | D ^          | SDFFRQX2M     | 0.028 | 0.000 |   0.899 |    0.751 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                         |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.148 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.166 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.182 | 
     | U_UART_clock_multiplexer/U1             | A ^ -> Y ^  | MX2X2M        | 0.225 | 0.161 |   0.195 |    0.343 | 
     | UART_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.051 | 0.038 |   0.233 |    0.381 | 
     | UART_CLK_M__L2_I2                       | A v -> Y v  | CLKBUFX40M    | 0.020 | 0.056 |   0.289 |    0.437 | 
     | UART_CLK_M__L3_I0                       | A v -> Y v  | CLKBUFX40M    | 0.019 | 0.048 |   0.337 |    0.485 | 
     | UART_CLK_M__L4_I0                       | A v -> Y v  | CLKBUFX40M    | 0.027 | 0.054 |   0.391 |    0.539 | 
     | UART_CLK_M__L5_I0                       | A v -> Y ^  | CLKINVX40M    | 0.019 | 0.024 |   0.415 |    0.563 | 
     | UART_CLK_M__L6_I0                       | A ^ -> Y v  | CLKINVX32M    | 0.013 | 0.017 |   0.432 |    0.580 | 
     | UART_CLK_M__L7_I1                       | A v -> Y ^  | INVX4M        | 0.018 | 0.017 |   0.449 |    0.597 | 
     | U0_ClkDiv/U17                           | A ^ -> Y ^  | MX2X2M        | 0.056 | 0.070 |   0.519 |    0.667 | 
     | U0_ClkDiv                               | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.519 |    0.667 | 
     | U_TX_CLK_multiplexer/U1                 | A ^ -> Y ^  | MX2X2M        | 0.106 | 0.104 |   0.623 |    0.771 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.078 |   0.700 |    0.849 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3] | CK ^        | SDFFRQX2M     | 0.047 | 0.002 |   0.702 |    0.851 | 
     +------------------------------------------------------------------------------------------------------------+ 

