Available native events and hardware information.
--------------------------------------------------------------------------------
PAPI Version             : 5.2.0.0
Vendor string and code   : GenuineIntel (1)
Model string and code    : Intel(R) Core(TM)2 CPU         T7200  @ 2.00GHz (15)
CPU Revision             : 6.000000
CPUID Info               : Family: 6  Model: 15  Stepping: 6
CPU Max Megahertz        : 2000
CPU Min Megahertz        : 1000
Hdw Threads per core     : 1
Cores per Socket         : 2
Sockets                  : 1
CPUs per Node            : 2
Total CPUs               : 2
Running in a VM          : no
Number Hardware Counters : 5
Max Multiplex Counters   : 64
--------------------------------------------------------------------------------

===============================================================================
 Native Events in Component: perf_event
===============================================================================
| UNHALTED_CORE_CYCLES                                                         |
|            Count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INSTRUCTION_RETIRED                                                          |
|            Count the number of instructions at retirement                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INSTRUCTIONS_RETIRED                                                         |
|            This is an alias from INSTRUCTION_RETIRED                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UNHALTED_REFERENCE_CYCLES                                                    |
|            Unhalted reference cycles                                         |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LLC_REFERENCES                                                               |
|            Count each request originating equiv the core to reference a cache|
|             line in the last level cache. The count may include speculation, |
|            but excludes cache line fills due to hardware prefetch. Alias to L|
|            2_RQSTS:SELF_DEMAND_MESI                                          |
|     :e=0                                                                     |
|            SELF_DEMAND_MESI, masks:edge level (may require counter-mask >= 1)|
|                                                                              |
|     :i=0                                                                     |
|            SELF_DEMAND_MESI, masks:invert                                    |
|     :c=0                                                                     |
|            SELF_DEMAND_MESI, masks:counter-mask in range [0-255]             |
|     :u=0                                                                     |
|            SELF_DEMAND_MESI, masks:monitor at user level                     |
|     :k=0                                                                     |
|            SELF_DEMAND_MESI, masks:monitor at kernel level                   |
--------------------------------------------------------------------------------
| LAST_LEVEL_CACHE_REFERENCES                                                  |
|            This is an alias for LLC_REFERENCES                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LLC_MISSES                                                                   |
|            Count each cache miss condition for references to the last level c|
|            ache. The event count may include speculation, but excludes cache |
|            line fills due to hardware prefetch. Alias to event L2_RQSTS:SELF_|
|            DEMAND_I_STATE                                                    |
|     :e=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:edge level (may require counter-mask >=|
|             1)                                                               |
|     :i=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:invert                                 |
|     :c=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:counter-mask in range [0-255]          |
|     :u=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:monitor at user level                  |
|     :k=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:monitor at kernel level                |
--------------------------------------------------------------------------------
| LAST_LEVEL_CACHE_MISSES                                                      |
|            This is an alias for LLC_MISSES                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BRANCH_INSTRUCTIONS_RETIRED                                                  |
|            Count branch instructions at retirement. Specifically, this event |
|            counts the retirement of the last micro-op of a branch instruction|
|            .                                                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MISPREDICTED_BRANCH_RETIRED                                                  |
|            Count mispredicted branch instructions at retirement. Specifically|
|            , this event counts at retirement of the last micro-op of a branch|
|             instruction in the architectural path of the execution and experi|
|            enced misprediction in the branch prediction hardware.            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RS_UOPS_DISPATCHED_CYCLES                                                    |
|            Cycles micro-ops dispatched for execution                         |
|     :PORT_0                                                                  |
|            On port 0                                                         |
|     :PORT_1                                                                  |
|            On port 1                                                         |
|     :PORT_2                                                                  |
|            On port 2                                                         |
|     :PORT_3                                                                  |
|            On port 3                                                         |
|     :PORT_4                                                                  |
|            On port 4                                                         |
|     :PORT_5                                                                  |
|            On port 5                                                         |
|     :ANY                                                                     |
|            On any port                                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RS_UOPS_DISPATCHED                                                           |
|            Number of micro-ops dispatched for execution                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RS_UOPS_DISPATCHED_NONE                                                      |
|            Number of of cycles in which no micro-ops is dispatched for execut|
|            ion                                                               |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LOAD_BLOCK                                                                   |
|            Loads blocked                                                     |
|     :STA                                                                     |
|            Loads blocked by a preceding store with unknown address           |
|     :STD                                                                     |
|            Loads blocked by a preceding store with unknown data              |
|     :OVERLAP_STORE                                                           |
|            Loads that partially overlap an earlier store, or 4K equived with |
|            a previous store                                                  |
|     :UNTIL_RETIRE                                                            |
|            Loads blocked until retirement                                    |
|     :L1D                                                                     |
|            Loads blocked by the L1 data cache                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SB_DRAIN_CYCLES                                                              |
|            Cycles while stores are blocked due to store buffer drain         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| STORE_BLOCK                                                                  |
|            Cycles while store is waiting                                     |
|     :ORDER                                                                   |
|            Cycles while store is waiting for a preceding store to be globally|
|             observed                                                         |
|     :SNOOP                                                                   |
|            A store is blocked due to a conflict with an external or internal |
|            snoop                                                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SEGMENT_REG_LOADS                                                            |
|            Number of segment register loads                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SSE_PRE_EXEC                                                                 |
|            Streaming SIMD Extensions (SSE) Prefetch instructions executed    |
|     :NTA                                                                     |
|            Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed|
|                                                                              |
|     :L1                                                                      |
|            Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed  |
|     :L2                                                                      |
|            Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instruct|
|            ions executed                                                     |
|     :STORES                                                                  |
|            Streaming SIMD Extensions (SSE) Weakly-ordered store instructions |
|            executed                                                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DTLB_MISSES                                                                  |
|            Memory accesses that missed the DTLB                              |
|     :ANY                                                                     |
|            Any memory access that missed the DTLB                            |
|     :MISS_LD                                                                 |
|            DTLB misses due to load operations                                |
|     :L0_MISS_LD                                                              |
|            L0 DTLB misses due to load operations                             |
|     :MISS_ST                                                                 |
|            DTLB misses due to store operations                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEMORY_DISAMBIGUATION                                                        |
|            Memory disambiguation                                             |
|     :RESET                                                                   |
|            Memory disambiguation reset cycles                                |
|     :SUCCESS                                                                 |
|            Number of loads that were successfully disambiguated              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| PAGE_WALKS                                                                   |
|            Number of page-walks executed                                     |
|     :COUNT                                                                   |
|            Number of page-walks executed                                     |
|     :CYCLES                                                                  |
|            Duration of page-walks in core cycles                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_COMP_OPS_EXE                                                              |
|            Floating point computational micro-ops executed                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_ASSIST                                                                    |
|            Floating point assists                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MUL                                                                          |
|            Multiply operations executed                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DIV                                                                          |
|            Divide operations executed                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CYCLES_DIV_BUSY                                                              |
|            Cycles the divider is busy                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| IDLE_DURING_DIV                                                              |
|            Cycles the divider is busy and all other execution units are idle |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DELAYED_BYPASS                                                               |
|            Delayed bypass                                                    |
|     :FP                                                                      |
|            Delayed bypass to FP operation                                    |
|     :SIMD                                                                    |
|            Delayed bypass to SIMD operation                                  |
|     :LOAD                                                                    |
|            Delayed bypass to load operation                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_ADS                                                                       |
|            Cycles L2 address bus is in use                                   |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_DBUS_BUSY_RD                                                              |
|            Cycles the L2 transfers data to the core                          |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LINES_IN                                                                  |
|            L2 cache misses                                                   |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :ANY                                                                     |
|            All inclusive                                                     |
|     :PREFETCH                                                                |
|            Hardware prefetch only                                            |
|     :EXCL_PREFETCH                                                           |
|            Exclude hardware prefetch                                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_M_LINES_IN                                                                |
|            L2 cache line modifications                                       |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LINES_OUT                                                                 |
|            L2 cache lines evicted                                            |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :ANY                                                                     |
|            All inclusive                                                     |
|     :PREFETCH                                                                |
|            Hardware prefetch only                                            |
|     :EXCL_PREFETCH                                                           |
|            Exclude hardware prefetch                                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_M_LINES_OUT                                                               |
|            Modified lines evicted from the L2 cache                          |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :ANY                                                                     |
|            All inclusive                                                     |
|     :PREFETCH                                                                |
|            Hardware prefetch only                                            |
|     :EXCL_PREFETCH                                                           |
|            Exclude hardware prefetch                                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_IFETCH                                                                    |
|            L2 cacheable instruction fetch requests                           |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :MESI                                                                    |
|            Any cacheline access                                              |
|     :I_STATE                                                                 |
|            Invalid cacheline                                                 |
|     :S_STATE                                                                 |
|            Shared cacheline                                                  |
|     :E_STATE                                                                 |
|            Exclusive cacheline                                               |
|     :M_STATE                                                                 |
|            Modified cacheline                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LD                                                                        |
|            L2 cache reads                                                    |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :ANY                                                                     |
|            All inclusive                                                     |
|     :PREFETCH                                                                |
|            Hardware prefetch only                                            |
|     :EXCL_PREFETCH                                                           |
|            Exclude hardware prefetch                                         |
|     :MESI                                                                    |
|            Any cacheline access                                              |
|     :I_STATE                                                                 |
|            Invalid cacheline                                                 |
|     :S_STATE                                                                 |
|            Shared cacheline                                                  |
|     :E_STATE                                                                 |
|            Exclusive cacheline                                               |
|     :M_STATE                                                                 |
|            Modified cacheline                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_ST                                                                        |
|            L2 store requests                                                 |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :MESI                                                                    |
|            Any cacheline access                                              |
|     :I_STATE                                                                 |
|            Invalid cacheline                                                 |
|     :S_STATE                                                                 |
|            Shared cacheline                                                  |
|     :E_STATE                                                                 |
|            Exclusive cacheline                                               |
|     :M_STATE                                                                 |
|            Modified cacheline                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LOCK                                                                      |
|            L2 locked accesses                                                |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :MESI                                                                    |
|            Any cacheline access                                              |
|     :I_STATE                                                                 |
|            Invalid cacheline                                                 |
|     :S_STATE                                                                 |
|            Shared cacheline                                                  |
|     :E_STATE                                                                 |
|            Exclusive cacheline                                               |
|     :M_STATE                                                                 |
|            Modified cacheline                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_RQSTS                                                                     |
|            L2 cache requests                                                 |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :ANY                                                                     |
|            All inclusive                                                     |
|     :PREFETCH                                                                |
|            Hardware prefetch only                                            |
|     :EXCL_PREFETCH                                                           |
|            Exclude hardware prefetch                                         |
|     :MESI                                                                    |
|            Any cacheline access                                              |
|     :I_STATE                                                                 |
|            Invalid cacheline                                                 |
|     :S_STATE                                                                 |
|            Shared cacheline                                                  |
|     :E_STATE                                                                 |
|            Exclusive cacheline                                               |
|     :M_STATE                                                                 |
|            Modified cacheline                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_REJECT_BUSQ                                                               |
|            Rejected L2 cache requests                                        |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :ANY                                                                     |
|            All inclusive                                                     |
|     :PREFETCH                                                                |
|            Hardware prefetch only                                            |
|     :EXCL_PREFETCH                                                           |
|            Exclude hardware prefetch                                         |
|     :MESI                                                                    |
|            Any cacheline access                                              |
|     :I_STATE                                                                 |
|            Invalid cacheline                                                 |
|     :S_STATE                                                                 |
|            Shared cacheline                                                  |
|     :E_STATE                                                                 |
|            Exclusive cacheline                                               |
|     :M_STATE                                                                 |
|            Modified cacheline                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_NO_REQ                                                                    |
|            Cycles no L2 cache requests are pending                           |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| EIST_TRANS                                                                   |
|            Number of Enhanced Intel SpeedStep(R) Technology (EIST) transition|
|            s                                                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| THERMAL_TRIP                                                                 |
|            Number of thermal trips                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CPU_CLK_UNHALTED                                                             |
|            Core cycles when core is not halted                               |
|     :CORE_P                                                                  |
|            Core cycles when core is not halted                               |
|     :BUS                                                                     |
|            Bus cycles when core is not halted. This event can give a measurem|
|            ent of the elapsed time. This events has a constant ratio with CPU|
|            _CLK_UNHALTED:REF event, which is the maximum bus to processor fre|
|            quency ratio                                                      |
|     :NO_OTHER                                                                |
|            Bus cycles when core is active and the other is halted            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_CACHE_LD                                                                 |
|            L1 cacheable data reads                                           |
|     :MESI                                                                    |
|            Any cacheline access                                              |
|     :I_STATE                                                                 |
|            Invalid cacheline                                                 |
|     :S_STATE                                                                 |
|            Shared cacheline                                                  |
|     :E_STATE                                                                 |
|            Exclusive cacheline                                               |
|     :M_STATE                                                                 |
|            Modified cacheline                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_CACHE_ST                                                                 |
|            L1 cacheable data writes                                          |
|     :MESI                                                                    |
|            Any cacheline access                                              |
|     :I_STATE                                                                 |
|            Invalid cacheline                                                 |
|     :S_STATE                                                                 |
|            Shared cacheline                                                  |
|     :E_STATE                                                                 |
|            Exclusive cacheline                                               |
|     :M_STATE                                                                 |
|            Modified cacheline                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_CACHE_LOCK                                                               |
|            L1 data cacheable locked reads                                    |
|     :MESI                                                                    |
|            Any cacheline access                                              |
|     :I_STATE                                                                 |
|            Invalid cacheline                                                 |
|     :S_STATE                                                                 |
|            Shared cacheline                                                  |
|     :E_STATE                                                                 |
|            Exclusive cacheline                                               |
|     :M_STATE                                                                 |
|            Modified cacheline                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_ALL_REF                                                                  |
|            All references to the L1 data cache                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_ALL_CACHE_REF                                                            |
|            L1 Data cacheable reads and writes                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_REPL                                                                     |
|            Cache lines allocated in the L1 data cache                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_M_REPL                                                                   |
|            Modified cache lines allocated in the L1 data cache               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_M_EVICT                                                                  |
|            Modified cache lines evicted from the L1 data cache               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_PEND_MISS                                                                |
|            Total number of outstanding L1 data cache misses at any cycle     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_SPLIT                                                                    |
|            Cache line split from L1 data cache                               |
|     :LOADS                                                                   |
|            Cache line split loads from the L1 data cache                     |
|     :STORES                                                                  |
|            Cache line split stores to the L1 data cache                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SSE_PRE_MISS                                                                 |
|            Streaming SIMD Extensions (SSE) instructions missing all cache lev|
|            els                                                               |
|     :NTA                                                                     |
|            Streaming SIMD Extensions (SSE) Prefetch NTA instructions missing |
|            all cache levels                                                  |
|     :L1                                                                      |
|            Streaming SIMD Extensions (SSE) PrefetchT0 instructions missing al|
|            l cache levels                                                    |
|     :L2                                                                      |
|            Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instruct|
|            ions missing all cache levels                                     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LOAD_HIT_PRE                                                                 |
|            Load operations conflicting with a software prefetch to the same a|
|            ddress                                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_PREFETCH                                                                 |
|            L1 data cache prefetch                                            |
|     :REQUESTS                                                                |
|            L1 data cache prefetch requests                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_REQUEST_OUTSTANDING                                                      |
|            Number of pending full cache line read transactions on the bus occ|
|            urring in each cycle                                              |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_BNR_DRV                                                                  |
|            Number of Bus Not Ready signals asserted                          |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_DRDY_CLOCKS                                                              |
|            Bus cycles when data is sent on the bus                           |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_LOCK_CLOCKS                                                              |
|            Bus cycles when a LOCK signal is asserted                         |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_DATA_RCV                                                                 |
|            Bus cycles while processor receives data                          |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_BRD                                                                |
|            Burst read bus transactions                                       |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_RFO                                                                |
|            RFO bus transactions                                              |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_WB                                                                 |
|            Explicit writeback bus transactions                               |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_IFETCH                                                             |
|            Instruction-fetch bus transactions                                |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_INVAL                                                              |
|            Invalidate bus transactions                                       |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_PWR                                                                |
|            Partial write bus transaction                                     |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_P                                                                  |
|            Partial bus transactions                                          |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_IO                                                                 |
|            IO bus transactions                                               |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_DEF                                                                |
|            Deferred bus transactions                                         |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_BURST                                                              |
|            Burst (full cache-line) bus transactions                          |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_MEM                                                                |
|            Memory bus transactions                                           |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_TRANS_ANY                                                                |
|            All bus transactions                                              |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| EXT_SNOOP                                                                    |
|            External snoops responses                                         |
|     :ANY                                                                     |
|            Any external snoop response                                       |
|     :CLEAN                                                                   |
|            External snoop CLEAN response                                     |
|     :HIT                                                                     |
|            External snoop HIT response                                       |
|     :HITM                                                                    |
|            External snoop HITM response                                      |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CMP_SNOOP                                                                    |
|            L1 data cache is snooped by other core                            |
|     :ANY                                                                     |
|            L1 data cache is snooped by other core                            |
|     :SHARE                                                                   |
|            L1 data cache is snooped for sharing by other core                |
|     :INVALIDATE                                                              |
|            L1 data cache is snooped for Invalidation by other core           |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_HIT_DRV                                                                  |
|            HIT signal asserted                                               |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_HITM_DRV                                                                 |
|            HITM signal asserted                                              |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUSQ_EMPTY                                                                   |
|            Bus queue is empty                                                |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SNOOP_STALL_DRV                                                              |
|            Bus stalled for snoops                                            |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :THIS_AGENT                                                              |
|            This agent                                                        |
|     :ALL_AGENTS                                                              |
|            Any agent on the bus                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BUS_IO_WAIT                                                                  |
|            IO requests waiting in the bus queue                              |
|     :SELF                                                                    |
|            This core                                                         |
|     :BOTH_CORES                                                              |
|            Both cores                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1I_READS                                                                    |
|            Instruction fetches                                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1I_MISSES                                                                   |
|            Instruction Fetch Unit misses                                     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ITLB                                                                         |
|            ITLB small page misses                                            |
|     :SMALL_MISS                                                              |
|            ITLB small page misses                                            |
|     :LARGE_MISS                                                              |
|            ITLB large page misses                                            |
|     :FLUSH                                                                   |
|            ITLB flushes                                                      |
|     :MISSES                                                                  |
|            ITLB misses                                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INST_QUEUE                                                                   |
|            Cycles during which the instruction queue is full                 |
|     :FULL                                                                    |
|            Cycles during which the instruction queue is full                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CYCLES_L1I_MEM_STALLED                                                       |
|            Cycles during which instruction fetches are stalled               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ILD_STALL                                                                    |
|            Instruction Length Decoder stall cycles due to a length changing p|
|            refix                                                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_EXEC                                                                 |
|            Branch instructions executed                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_MISSP_EXEC                                                                |
|            Mispredicted branch instructions executed                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_BAC_MISSP_EXEC                                                            |
|            Branch instructions mispredicted at decoding                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_CND_EXEC                                                                  |
|            Conditional branch instructions executed                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_CND_MISSP_EXEC                                                            |
|            Mispredicted conditional branch instructions executed             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_IND_EXEC                                                                  |
|            Indirect branch instructions executed                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_IND_MISSP_EXEC                                                            |
|            Mispredicted indirect branch instructions executed                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_RET_EXEC                                                                  |
|            RET instructions executed                                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_RET_MISSP_EXEC                                                            |
|            Mispredicted RET instructions executed                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_RET_BAC_MISSP_EXEC                                                        |
|            RET instructions executed mispredicted at decoding                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_CALL_EXEC                                                                 |
|            CALL instructions executed                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_CALL_MISSP_EXEC                                                           |
|            Mispredicted CALL instructions executed                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_IND_CALL_EXEC                                                             |
|            Indirect CALL instructions executed                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_TKN_BUBBLE_1                                                              |
|            Branch predicted taken with bubble I                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_TKN_BUBBLE_2                                                              |
|            Branch predicted taken with bubble II                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MACRO_INSTS                                                                  |
|            Instructions decoded                                              |
|     :DECODED                                                                 |
|            Instructions decoded                                              |
|     :CISC_DECODED                                                            |
|            CISC instructions decoded                                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ESP                                                                          |
|            ESP register content synchronization                              |
|     :SYNCH                                                                   |
|            ESP register content synchronization                              |
|     :ADDITIONS                                                               |
|            ESP register automatic additions                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_UOPS_EXEC                                                               |
|            SIMD micro-ops executed (excluding stores)                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_SAT_UOP_EXEC                                                            |
|            SIMD saturated arithmetic micro-ops executed                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_UOP_TYPE_EXEC                                                           |
|            SIMD packed multiply micro-ops executed                           |
|     :MUL                                                                     |
|            SIMD packed multiply micro-ops executed                           |
|     :SHIFT                                                                   |
|            SIMD packed shift micro-ops executed                              |
|     :PACK                                                                    |
|            SIMD pack micro-ops executed                                      |
|     :UNPACK                                                                  |
|            SIMD unpack micro-ops executed                                    |
|     :LOGICAL                                                                 |
|            SIMD packed logical micro-ops executed                            |
|     :ARITHMETIC                                                              |
|            SIMD packed arithmetic micro-ops executed                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INST_RETIRED                                                                 |
|            Instructions retired                                              |
|     :ANY_P                                                                   |
|            Instructions retired (Precise Event)                              |
|     :LOADS                                                                   |
|            Instructions retired, which contain a load                        |
|     :STORES                                                                  |
|            Instructions retired, which contain a store                       |
|     :OTHER                                                                   |
|            Instructions retired, with no load or store operation             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| X87_OPS_RETIRED                                                              |
|            FXCH instructions retired                                         |
|     :FXCH                                                                    |
|            FXCH instructions retired                                         |
|     :ANY                                                                     |
|            Retired floating-point computational operations (Precise Event)   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_RETIRED                                                                 |
|            Fused load+op or load+indirect branch retired                     |
|     :LD_IND_BR                                                               |
|            Fused load+op or load+indirect branch retired                     |
|     :STD_STA                                                                 |
|            Fused store address + data retired                                |
|     :MACRO_FUSION                                                            |
|            Retired instruction pairs fused into one micro-op                 |
|     :NON_FUSED                                                               |
|            Non-fused micro-ops retired                                       |
|     :FUSED                                                                   |
|            Fused micro-ops retired                                           |
|     :ANY                                                                     |
|            Micro-ops retired                                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MACHINE_NUKES                                                                |
|            Self-Modifying Code detected                                      |
|     :SMC                                                                     |
|            Self-Modifying Code detected                                      |
|     :MEM_ORDER                                                               |
|            Execution pipeline restart due to memory ordering conflict or memo|
|            ry disambiguation misprediction                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_RETIRED                                                              |
|            Retired branch instructions                                       |
|     :ANY                                                                     |
|            Retired branch instructions                                       |
|     :PRED_NOT_TAKEN                                                          |
|            Retired branch instructions that were predicted not-taken         |
|     :MISPRED_NOT_TAKEN                                                       |
|            Retired branch instructions that were mispredicted not-taken      |
|     :PRED_TAKEN                                                              |
|            Retired branch instructions that were predicted taken             |
|     :MISPRED_TAKEN                                                           |
|            Retired branch instructions that were mispredicted taken          |
|     :TAKEN                                                                   |
|            Retired taken branch instructions                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_RETIRED_MISPRED                                                      |
|            Retired mispredicted branch instructions (Precise_Event)          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CYCLES_INT_MASKED                                                            |
|            Cycles during which interrupts are disabled                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CYCLES_INT_PENDING_AND_MASKED                                                |
|            Cycles during which interrupts are pending and disabled           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_INST_RETIRED                                                            |
|            Retired Streaming SIMD Extensions (SSE) packed-single instructions|
|                                                                              |
|     :PACKED_SINGLE                                                           |
|            Retired Streaming SIMD Extensions (SSE) packed-single instructions|
|                                                                              |
|     :SCALAR_SINGLE                                                           |
|            Retired Streaming SIMD Extensions (SSE) scalar-single instructions|
|                                                                              |
|     :PACKED_DOUBLE                                                           |
|            Retired Streaming SIMD Extensions 2 (SSE2) packed-double instructi|
|            ons                                                               |
|     :SCALAR_DOUBLE                                                           |
|            Retired Streaming SIMD Extensions 2 (SSE2) scalar-double instructi|
|            ons                                                               |
|     :VECTOR                                                                  |
|            Retired Streaming SIMD Extensions 2 (SSE2) vector integer instruct|
|            ions                                                              |
|     :ANY                                                                     |
|            Retired Streaming SIMD instructions (Precise Event)               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| HW_INT_RCV                                                                   |
|            Hardware interrupts received                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ITLB_MISS_RETIRED                                                            |
|            Retired instructions that missed the ITLB                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_COMP_INST_RETIRED                                                       |
|            Retired computational Streaming SIMD Extensions (SSE) packed-singl|
|            e instructions                                                    |
|     :PACKED_SINGLE                                                           |
|            Retired computational Streaming SIMD Extensions (SSE) packed-singl|
|            e instructions                                                    |
|     :SCALAR_SINGLE                                                           |
|            Retired computational Streaming SIMD Extensions (SSE) scalar-singl|
|            e instructions                                                    |
|     :PACKED_DOUBLE                                                           |
|            Retired computational Streaming SIMD Extensions 2 (SSE2) packed-do|
|            uble instructions                                                 |
|     :SCALAR_DOUBLE                                                           |
|            Retired computational Streaming SIMD Extensions 2 (SSE2) scalar-do|
|            uble instructions                                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_RETIRED                                                             |
|            Retired loads that miss the L1 data cache                         |
|     :L1D_MISS                                                                |
|            Retired loads that miss the L1 data cache (Precise Event)         |
|     :L1D_LINE_MISS                                                           |
|            L1 data cache line missed by retired loads (Precise Event)        |
|     :L2_MISS                                                                 |
|            Retired loads that miss the L2 cache (Precise Event)              |
|     :L2_LINE_MISS                                                            |
|            L2 cache line missed by retired loads (Precise Event)             |
|     :DTLB_MISS                                                               |
|            Retired loads that miss the DTLB (Precise Event)                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_MMX_TRANS                                                                 |
|            Transitions from MMX (TM) Instructions to Floating Point Instructi|
|            ons                                                               |
|     :TO_FP                                                                   |
|            Transitions from MMX (TM) Instructions to Floating Point Instructi|
|            ons                                                               |
|     :TO_MMX                                                                  |
|            Transitions from Floating Point to MMX (TM) Instructions          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_ASSIST                                                                  |
|            SIMD assists invoked                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_INSTR_RETIRED                                                           |
|            SIMD Instructions retired                                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_SAT_INSTR_RETIRED                                                       |
|            Saturated arithmetic instructions retired                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RAT_STALLS                                                                   |
|            ROB read port stalls cycles                                       |
|     :ROB_READ_PORT                                                           |
|            ROB read port stalls cycles                                       |
|     :PARTIAL_CYCLES                                                          |
|            Partial register stall cycles                                     |
|     :FLAGS                                                                   |
|            Flag stall cycles                                                 |
|     :FPSW                                                                    |
|            FPU status word stall                                             |
|     :ANY                                                                     |
|            All RAT stall cycles                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SEG_RENAME_STALLS                                                            |
|            Segment rename stalls - ES                                        |
|     :ES                                                                      |
|            Segment rename stalls - ES                                        |
|     :DS                                                                      |
|            Segment rename stalls - DS                                        |
|     :FS                                                                      |
|            Segment rename stalls - FS                                        |
|     :GS                                                                      |
|            Segment rename stalls - GS                                        |
|     :ANY                                                                     |
|            Any (ES/DS/FS/GS) segment rename stall                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SEG_REG_RENAMES                                                              |
|            Segment renames - ES                                              |
|     :ES                                                                      |
|            Segment renames - ES                                              |
|     :DS                                                                      |
|            Segment renames - DS                                              |
|     :FS                                                                      |
|            Segment renames - FS                                              |
|     :GS                                                                      |
|            Segment renames - GS                                              |
|     :ANY                                                                     |
|            Any (ES/DS/FS/GS) segment rename                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RESOURCE_STALLS                                                              |
|            Cycles during which the ROB is full                               |
|     :ROB_FULL                                                                |
|            Cycles during which the ROB is full                               |
|     :RS_FULL                                                                 |
|            Cycles during which the RS is full                                |
|     :LD_ST                                                                   |
|            Cycles during which the pipeline has exceeded load or store limit |
|            or waiting to commit all stores                                   |
|     :FPCW                                                                    |
|            Cycles stalled due to FPU control word write                      |
|     :BR_MISS_CLEAR                                                           |
|            Cycles stalled due to branch misprediction                        |
|     :ANY                                                                     |
|            Resource related stalls                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_DECODED                                                              |
|            Branch instructions decoded                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BOGUS_BR                                                                     |
|            Bogus branches                                                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BACLEARS                                                                     |
|            BACLEARS asserted                                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| PREF_RQSTS_UP                                                                |
|            Upward prefetches issued from the DPL                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| PREF_RQSTS_DN                                                                |
|            Downward prefetches issued from the DPL                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::UNHALTED_CORE_CYCLES                                               |
|            count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::INSTRUCTION_RETIRED                                                |
|            count the number of instructions at retirement. For instructions t|
|            hat consists of multiple micro-ops, this event counts the retireme|
|            nt of the last micro-op of the instruction                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::UNHALTED_REFERENCE_CYCLES                                          |
|            count reference clock cycles while the clock signal on the specifi|
|            c core is running. The reference clock operates at a fixed frequen|
|            cy, irrespective of core freqeuncy changes due to performance stat|
|            e transitions                                                     |
--------------------------------------------------------------------------------
| ix86arch::LLC_REFERENCES                                                     |
|            count each request originating from the core to reference a cache |
|            line in the last level cache. The count may include speculation, b|
|            ut excludes cache line fills due to hardware prefetch             |
|     :e=0                                                                     |
|            SELF_DEMAND_MESI, masks:edge level (may require counter-mask >= 1)|
|                                                                              |
|     :i=0                                                                     |
|            SELF_DEMAND_MESI, masks:invert                                    |
|     :c=0                                                                     |
|            SELF_DEMAND_MESI, masks:counter-mask in range [0-255]             |
|     :u=0                                                                     |
|            SELF_DEMAND_MESI, masks:monitor at user level                     |
|     :k=0                                                                     |
|            SELF_DEMAND_MESI, masks:monitor at kernel level                   |
--------------------------------------------------------------------------------
| ix86arch::LLC_MISSES                                                         |
|            count each cache miss condition for references to the last level c|
|            ache. The event count may include speculation, but excludes cache |
|            line fills due to hardware prefetch                               |
|     :e=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:edge level (may require counter-mask >=|
|             1)                                                               |
|     :i=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:invert                                 |
|     :c=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:counter-mask in range [0-255]          |
|     :u=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:monitor at user level                  |
|     :k=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:monitor at kernel level                |
--------------------------------------------------------------------------------
| ix86arch::BRANCH_INSTRUCTIONS_RETIRED                                        |
|            count branch instructions at retirement. Specifically, this event |
|            counts the retirement of the last micro-op of a branch instruction|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::MISPREDICTED_BRANCH_RETIRED                                        |
|            count mispredicted branch instructions at retirement. Specifically|
|            , this event counts at retirement of the last micro-op of a branch|
|             instruction in the architectural path of the execution and experi|
|            enced misprediction in the branch prediction hardware             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CPU_CYCLES                                               |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::CYCLES                                                                 |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::CPU-CYCLES                                                             |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_INSTRUCTIONS                                             |
|            PERF_COUNT_HW_INSTRUCTIONS                                        |
--------------------------------------------------------------------------------
| perf::INSTRUCTIONS                                                           |
|            PERF_COUNT_HW_INSTRUCTIONS                                        |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_REFERENCES                                         |
|            PERF_COUNT_HW_CACHE_REFERENCES                                    |
--------------------------------------------------------------------------------
| perf::CACHE-REFERENCES                                                       |
|            PERF_COUNT_HW_CACHE_REFERENCES                                    |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_MISSES                                             |
|            PERF_COUNT_HW_CACHE_MISSES                                        |
--------------------------------------------------------------------------------
| perf::CACHE-MISSES                                                           |
|            PERF_COUNT_HW_CACHE_MISSES                                        |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                      |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::BRANCH-INSTRUCTIONS                                                    |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::BRANCHES                                                               |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BRANCH_MISSES                                            |
|            PERF_COUNT_HW_BRANCH_MISSES                                       |
--------------------------------------------------------------------------------
| perf::BRANCH-MISSES                                                          |
|            PERF_COUNT_HW_BRANCH_MISSES                                       |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BUS_CYCLES                                               |
|            PERF_COUNT_HW_BUS_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::BUS-CYCLES                                                             |
|            PERF_COUNT_HW_BUS_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                                  |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::STALLED-CYCLES-FRONTEND                                                |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::IDLE-CYCLES-FRONTEND                                                   |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND                                   |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::STALLED-CYCLES-BACKEND                                                 |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::IDLE-CYCLES-BACKEND                                                    |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_REF_CPU_CYCLES                                           |
|            PERF_COUNT_HW_REF_CPU_CYCLES                                      |
--------------------------------------------------------------------------------
| perf::REF-CYCLES                                                             |
|            PERF_COUNT_HW_REF_CPU_CYCLES                                      |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CPU_CLOCK                                                |
|            PERF_COUNT_SW_CPU_CLOCK                                           |
--------------------------------------------------------------------------------
| perf::CPU-CLOCK                                                              |
|            PERF_COUNT_SW_CPU_CLOCK                                           |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_TASK_CLOCK                                               |
|            PERF_COUNT_SW_TASK_CLOCK                                          |
--------------------------------------------------------------------------------
| perf::TASK-CLOCK                                                             |
|            PERF_COUNT_SW_TASK_CLOCK                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS                                              |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::PAGE-FAULTS                                                            |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::FAULTS                                                                 |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CONTEXT_SWITCHES                                         |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::CONTEXT-SWITCHES                                                       |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::CS                                                                     |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CPU_MIGRATIONS                                           |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::CPU-MIGRATIONS                                                         |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::MIGRATIONS                                                             |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS_MIN                                          |
|            PERF_COUNT_SW_PAGE_FAULTS_MIN                                     |
--------------------------------------------------------------------------------
| perf::MINOR-FAULTS                                                           |
|            PERF_COUNT_SW_PAGE_FAULTS_MIN                                     |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ                                          |
|            PERF_COUNT_SW_PAGE_FAULTS_MAJ                                     |
--------------------------------------------------------------------------------
| perf::MAJOR-FAULTS                                                           |
|            PERF_COUNT_SW_PAGE_FAULTS_MAJ                                     |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_L1D                                                |
|            L1 data cache                                                     |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-LOADS                                                        |
|            L1 cache load accesses                                            |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-LOAD-MISSES                                                  |
|            L1 cache load misses                                              |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-STORES                                                       |
|            L1 cache store accesses                                           |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-STORE-MISSES                                                 |
|            L1 cache store misses                                             |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-PREFETCHES                                                   |
|            L1 cache prefetch accesses                                        |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-PREFETCH-MISSES                                              |
|            L1 cache prefetch misses                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_L1I                                                |
|            L1 instruction cache                                              |
|     :READ                                                                    |
|            read access                                                       |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-LOADS                                                        |
|            L1I cache load accesses                                           |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-LOAD-MISSES                                                  |
|            L1I cache load misses                                             |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-PREFETCHES                                                   |
|            L1I cache prefetch accesses                                       |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-PREFETCH-MISSES                                              |
|            L1I cache prefetch misses                                         |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_LL                                                 |
|            Last level cache                                                  |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::LLC-LOADS                                                              |
|            Last level cache load accesses                                    |
--------------------------------------------------------------------------------
| perf::LLC-LOAD-MISSES                                                        |
|            Last level cache load misses                                      |
--------------------------------------------------------------------------------
| perf::LLC-STORES                                                             |
|            Last level cache store accesses                                   |
--------------------------------------------------------------------------------
| perf::LLC-STORE-MISSES                                                       |
|            Last level cache store misses                                     |
--------------------------------------------------------------------------------
| perf::LLC-PREFETCHES                                                         |
|            Last level cache prefetch accesses                                |
--------------------------------------------------------------------------------
| perf::LLC-PREFETCH-MISSES                                                    |
|            Last level cache prefetch misses                                  |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_DTLB                                               |
|            Data Translation Lookaside Buffer                                 |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::DTLB-LOADS                                                             |
|            Data TLB load accesses                                            |
--------------------------------------------------------------------------------
| perf::DTLB-LOAD-MISSES                                                       |
|            Data TLB load misses                                              |
--------------------------------------------------------------------------------
| perf::DTLB-STORES                                                            |
|            Data TLB store accesses                                           |
--------------------------------------------------------------------------------
| perf::DTLB-STORE-MISSES                                                      |
|            Data TLB store misses                                             |
--------------------------------------------------------------------------------
| perf::DTLB-PREFETCHES                                                        |
|            Data TLB prefetch accesses                                        |
--------------------------------------------------------------------------------
| perf::DTLB-PREFETCH-MISSES                                                   |
|            Data TLB prefetch misses                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_ITLB                                               |
|            Instruction Translation Lookaside Buffer                          |
|     :READ                                                                    |
|            read access                                                       |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::ITLB-LOADS                                                             |
|            Instruction TLB load accesses                                     |
--------------------------------------------------------------------------------
| perf::ITLB-LOAD-MISSES                                                       |
|            Instruction TLB load misses                                       |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_BPU                                                |
|            Branch Prediction Unit                                            |
|     :READ                                                                    |
|            read access                                                       |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::BRANCH-LOADS                                                           |
|            Branch  load accesses                                             |
--------------------------------------------------------------------------------
| perf::BRANCH-LOAD-MISSES                                                     |
|            Branch  load misses                                               |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_NODE                                               |
|            Node memory access                                                |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::NODE-LOADS                                                             |
|            Node  load accesses                                               |
--------------------------------------------------------------------------------
| perf::NODE-LOAD-MISSES                                                       |
|            Node  load misses                                                 |
--------------------------------------------------------------------------------
| perf::NODE-STORES                                                            |
|            Node  store accesses                                              |
--------------------------------------------------------------------------------
| perf::NODE-STORE-MISSES                                                      |
|            Node  store misses                                                |
--------------------------------------------------------------------------------
| perf::NODE-PREFETCHES                                                        |
|            Node  prefetch accesses                                           |
--------------------------------------------------------------------------------
| perf::NODE-PREFETCH-MISSES                                                   |
|            Node  prefetch misses                                             |
--------------------------------------------------------------------------------

Total events reported: 220
native_avail.c                       PASSED
