
*** Running vivado
    with args -log OffRAMPS_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OffRAMPS_top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/jason/.Xilinx/Vivado/Vivado_init.tcl'
source OffRAMPS_top.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.828 ; gain = 66.836 ; free physical = 1749 ; free virtual = 5093
Command: read_checkpoint -auto_incremental -incremental /home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.srcs/utils_1/imports/synth_1/OffRAMPS_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.srcs/utils_1/imports/synth_1/OffRAMPS_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top OffRAMPS_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 376350
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2081.426 ; gain = 405.715 ; free physical = 735 ; free virtual = 4073
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OffRAMPS_top' [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:81]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.runs/synth_1/.Xil/Vivado-376307-jason-XPS-13-9343/realtime/clk_wiz_0_stub.v:6' bound to instance 'inst_clk' of component 'clk_wiz_0' [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:190]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.runs/synth_1/.Xil/Vivado-376307-jason-XPS-13-9343/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.runs/synth_1/.Xil/Vivado-376307-jason-XPS-13-9343/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-3491] module 'DETECT_HOME' declared at '/home/jason/Documents/OffRAMPS_HDL/src/DETECT_HOME.vhd:6' bound to instance 'HomingDetector' of component 'DETECT_HOME' [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:196]
INFO: [Synth 8-638] synthesizing module 'DETECT_HOME' [/home/jason/Documents/OffRAMPS_HDL/src/DETECT_HOME.vhd:19]
INFO: [Synth 8-3491] module 'RISING_EDGE_DETECTOR' declared at '/home/jason/Documents/OffRAMPS_HDL/src/RISING_EDGE_DETECTOR.vhd:4' bound to instance 'Z_STEP_EDGE_DETECT' of component 'RISING_EDGE_DETECTOR' [/home/jason/Documents/OffRAMPS_HDL/src/DETECT_HOME.vhd:36]
INFO: [Synth 8-638] synthesizing module 'RISING_EDGE_DETECTOR' [/home/jason/Documents/OffRAMPS_HDL/src/RISING_EDGE_DETECTOR.vhd:12]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [/home/jason/Documents/OffRAMPS_HDL/src/RISING_EDGE_DETECTOR.vhd:15]
WARNING: [Synth 8-614] signal 'prev_input' is read in the process but is not in the sensitivity list [/home/jason/Documents/OffRAMPS_HDL/src/RISING_EDGE_DETECTOR.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'RISING_EDGE_DETECTOR' (0#1) [/home/jason/Documents/OffRAMPS_HDL/src/RISING_EDGE_DETECTOR.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DETECT_HOME' (0#1) [/home/jason/Documents/OffRAMPS_HDL/src/DETECT_HOME.vhd:19]
INFO: [Synth 8-3491] module 'UART_HANDLER' declared at '/home/jason/Documents/OffRAMPS_HDL/src/UART_HANDLER.vhd:6' bound to instance 'Uart_TX' of component 'UART_HANDLER' [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:208]
INFO: [Synth 8-638] synthesizing module 'UART_HANDLER' [/home/jason/Documents/OffRAMPS_HDL/src/UART_HANDLER.vhd:13]
INFO: [Synth 8-3491] module 'UART_TX' declared at '/home/jason/Documents/OffRAMPS_HDL/src/UART_TX.vhd:42' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX' [/home/jason/Documents/OffRAMPS_HDL/src/UART_HANDLER.vhd:123]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/home/jason/Documents/OffRAMPS_HDL/src/UART_TX.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (0#1) [/home/jason/Documents/OffRAMPS_HDL/src/UART_TX.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_HANDLER' (0#1) [/home/jason/Documents/OffRAMPS_HDL/src/UART_HANDLER.vhd:13]
INFO: [Synth 8-3491] module 'TROJAN_TOP' declared at '/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:5' bound to instance 'Trojans' of component 'TROJAN_TOP' [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:213]
INFO: [Synth 8-638] synthesizing module 'TROJAN_TOP' [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:47]
INFO: [Synth 8-3491] module 'RISING_EDGE_DETECTOR' declared at '/home/jason/Documents/OffRAMPS_HDL/src/RISING_EDGE_DETECTOR.vhd:4' bound to instance 'X_STEP_EDGE_DETECT' of component 'RISING_EDGE_DETECTOR' [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:154]
INFO: [Synth 8-3491] module 'RISING_EDGE_DETECTOR' declared at '/home/jason/Documents/OffRAMPS_HDL/src/RISING_EDGE_DETECTOR.vhd:4' bound to instance 'Y_STEP_EDGE_DETECT' of component 'RISING_EDGE_DETECTOR' [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:155]
INFO: [Synth 8-3491] module 'FALLING_EDGE_DETECTOR' declared at '/home/jason/Documents/OffRAMPS_HDL/src/FALLING_EDGE_DETECTOR.vhd:4' bound to instance 'Z_STEP_EDGE_DETECT' of component 'FALLING_EDGE_DETECTOR' [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:156]
INFO: [Synth 8-638] synthesizing module 'FALLING_EDGE_DETECTOR' [/home/jason/Documents/OffRAMPS_HDL/src/FALLING_EDGE_DETECTOR.vhd:12]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [/home/jason/Documents/OffRAMPS_HDL/src/FALLING_EDGE_DETECTOR.vhd:15]
WARNING: [Synth 8-614] signal 'prev_input' is read in the process but is not in the sensitivity list [/home/jason/Documents/OffRAMPS_HDL/src/FALLING_EDGE_DETECTOR.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FALLING_EDGE_DETECTOR' (0#1) [/home/jason/Documents/OffRAMPS_HDL/src/FALLING_EDGE_DETECTOR.vhd:12]
INFO: [Synth 8-3491] module 'FALLING_EDGE_DETECTOR' declared at '/home/jason/Documents/OffRAMPS_HDL/src/FALLING_EDGE_DETECTOR.vhd:4' bound to instance 'E_STEP_EDGE_DETECT' of component 'FALLING_EDGE_DETECTOR' [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:157]
INFO: [Synth 8-3491] module 'PULSE_GEN' declared at '/home/jason/Documents/OffRAMPS_HDL/src/PULSE_GEN.vhd:6' bound to instance 'X_PULSE_GEN' of component 'PULSE_GEN' [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:160]
INFO: [Synth 8-638] synthesizing module 'PULSE_GEN' [/home/jason/Documents/OffRAMPS_HDL/src/PULSE_GEN.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PULSE_GEN' (0#1) [/home/jason/Documents/OffRAMPS_HDL/src/PULSE_GEN.vhd:16]
INFO: [Synth 8-3491] module 'PULSE_GEN' declared at '/home/jason/Documents/OffRAMPS_HDL/src/PULSE_GEN.vhd:6' bound to instance 'Y_PULSE_GEN' of component 'PULSE_GEN' [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:161]
INFO: [Synth 8-3491] module 'PULSE_GEN' declared at '/home/jason/Documents/OffRAMPS_HDL/src/PULSE_GEN.vhd:6' bound to instance 'Z_PULSE_GEN' of component 'PULSE_GEN' [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:162]
INFO: [Synth 8-3491] module 'EXTRUDER_PULSE_GEN' declared at '/home/jason/Documents/OffRAMPS_HDL/src/EXTRUDER_PULSE_GEN.vhd:5' bound to instance 'E_PULSE_GEN' of component 'EXTRUDER_PULSE_GEN' [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:163]
INFO: [Synth 8-638] synthesizing module 'EXTRUDER_PULSE_GEN' [/home/jason/Documents/OffRAMPS_HDL/src/EXTRUDER_PULSE_GEN.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'EXTRUDER_PULSE_GEN' (0#1) [/home/jason/Documents/OffRAMPS_HDL/src/EXTRUDER_PULSE_GEN.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'TROJAN_TOP' (0#1) [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'OffRAMPS_top' (0#1) [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:81]
WARNING: [Synth 8-3848] Net o_LED in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:9]
WARNING: [Synth 8-3848] Net o_X_DIR in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:32]
WARNING: [Synth 8-3848] Net o_X_EN in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:33]
WARNING: [Synth 8-3848] Net o_X_MIN in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:34]
WARNING: [Synth 8-3848] Net o_X_STEP in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:35]
WARNING: [Synth 8-3848] Net o_Y_DIR in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:36]
WARNING: [Synth 8-3848] Net o_Y_EN in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:37]
WARNING: [Synth 8-3848] Net o_Y_MIN in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:38]
WARNING: [Synth 8-3848] Net o_Y_STEP in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:39]
WARNING: [Synth 8-3848] Net o_Z_DIR in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:40]
WARNING: [Synth 8-3848] Net o_Z_EN in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:41]
WARNING: [Synth 8-3848] Net o_Z_MIN in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:42]
WARNING: [Synth 8-3848] Net o_Z_STEP in module/entity TROJAN_TOP does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/TROJAN_TOP.vhd:43]
WARNING: [Synth 8-3848] Net o_D10 in module/entity OffRAMPS_top does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:55]
WARNING: [Synth 8-3848] Net o_D9 in module/entity OffRAMPS_top does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:56]
WARNING: [Synth 8-3848] Net o_X_MAX in module/entity OffRAMPS_top does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:65]
WARNING: [Synth 8-3848] Net o_Y_MAX in module/entity OffRAMPS_top does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:70]
WARNING: [Synth 8-3848] Net o_Z_MAX in module/entity OffRAMPS_top does not have driver. [/home/jason/Documents/OffRAMPS_HDL/src/OFFRAMPS_TOP.vhd:75]
WARNING: [Synth 8-3917] design OffRAMPS_top has port o_THERM_EN driven by constant 0
WARNING: [Synth 8-7129] Port o_LED in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_STEP in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_STEP in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_STEP in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port homing_complete in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_E0_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_E0_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_DIR in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_EN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_MIN in module TROJAN_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_STEP in module DETECT_HOME is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_STEP in module DETECT_HOME is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_STEP in module DETECT_HOME is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_D10 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_D9 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_n_0 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_p_0 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_n_1 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_p_1 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_D10 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_D8 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_D9 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_SCL in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_SDA in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_SCL in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_SDA in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_MAX in module OffRAMPS_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2161.395 ; gain = 485.684 ; free physical = 622 ; free virtual = 3963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2176.238 ; gain = 500.527 ; free physical = 620 ; free virtual = 3962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2176.238 ; gain = 500.527 ; free physical = 620 ; free virtual = 3962
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2176.238 ; gain = 0.000 ; free physical = 620 ; free virtual = 3962
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst_clk'
Finished Parsing XDC File [/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst_clk'
Parsing XDC File [/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.srcs/constrs_1/new/constraints.xdc:13]
Finished Parsing XDC File [/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/OffRAMPS_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OffRAMPS_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OffRAMPS_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.973 ; gain = 0.000 ; free physical = 609 ; free virtual = 3951
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.008 ; gain = 0.000 ; free physical = 608 ; free virtual = 3950
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 607 ; free virtual = 3946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 607 ; free virtual = 3946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst_clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 607 ; free virtual = 3946
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DETECT_HOME'
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'UART_HANDLER'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PULSE_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'EXTRUDER_PULSE_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_x |                            00001 |                              000
                  wait_y |                            00010 |                              001
                 wait_z1 |                            00100 |                              010
                 wait_z2 |                            01000 |                              011
                complete |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DETECT_HOME'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    init |                              001 |                              001
               send_char |                              010 |                              010
                 rdy_low |                              011 |                              011
                wait_rdy |                              100 |                              100
              wait_event |                              101 |                              101
              event_exec |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'UART_HANDLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
              pulse_high |                             0010 |                               01
               pulse_low |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PULSE_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
              pulse_high |                             0010 |                               01
               pulse_low |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'EXTRUDER_PULSE_GEN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 605 ; free virtual = 3945
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Trojans/X_PULSE_GEN' (PULSE_GEN) to 'Trojans/Y_PULSE_GEN'
INFO: [Synth 8-223] decloning instance 'Trojans/X_PULSE_GEN' (PULSE_GEN) to 'Trojans/Z_PULSE_GEN'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 18    
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 10    
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 36    
	   3 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design OffRAMPS_top has port o_THERM_EN driven by constant 0
WARNING: [Synth 8-7129] Port led_1 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_D10 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_D9 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_X_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Y_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Z_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_n_0 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_p_0 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_n_1 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_p_1 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_D10 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_D8 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_D9 in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_SCL in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM0_SDA in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_SCL in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_THERM1_SDA in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_X_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z_MAX in module OffRAMPS_top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[3]) is unused and will be removed from module OffRAMPS_top.
WARNING: [Synth 8-3332] Sequential element (Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[2]) is unused and will be removed from module OffRAMPS_top.
WARNING: [Synth 8-3332] Sequential element (Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[1]) is unused and will be removed from module OffRAMPS_top.
WARNING: [Synth 8-3332] Sequential element (Trojans/X_PULSE_GEN/FSM_onehot_current_state_reg[0]) is unused and will be removed from module OffRAMPS_top.
WARNING: [Synth 8-3332] Sequential element (Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[3]) is unused and will be removed from module OffRAMPS_top.
WARNING: [Synth 8-3332] Sequential element (Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[2]) is unused and will be removed from module OffRAMPS_top.
WARNING: [Synth 8-3332] Sequential element (Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[1]) is unused and will be removed from module OffRAMPS_top.
WARNING: [Synth 8-3332] Sequential element (Trojans/X_PULSE_GEN/FSM_onehot_next_state_reg[0]) is unused and will be removed from module OffRAMPS_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 583 ; free virtual = 3928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    39|
|3     |LUT1    |     9|
|4     |LUT2    |    21|
|5     |LUT3    |    22|
|6     |LUT4    |    42|
|7     |LUT5    |    32|
|8     |LUT6    |    27|
|9     |MUXF7   |     4|
|10    |FDRE    |   194|
|11    |FDSE    |     4|
|12    |IBUF    |    18|
|13    |OBUF    |    20|
|14    |OBUFT   |     8|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 578 ; free virtual = 3926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2295.008 ; gain = 500.527 ; free physical = 574 ; free virtual = 3933
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2295.008 ; gain = 619.297 ; free physical = 574 ; free virtual = 3933
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2295.008 ; gain = 0.000 ; free physical = 574 ; free virtual = 3933
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.008 ; gain = 0.000 ; free physical = 852 ; free virtual = 4201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4aa417f7
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2295.008 ; gain = 946.336 ; free physical = 860 ; free virtual = 4210
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1901.696; main = 1586.241; forked = 377.365
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3284.160; main = 2294.977; forked = 989.184
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.984 ; gain = 0.000 ; free physical = 860 ; free virtual = 4209
INFO: [Common 17-1381] The checkpoint '/home/jason/Documents/OffRAMPS_HDL/OffRAMPS_Vivado_Project/OffRAMPS_HDL.runs/synth_1/OffRAMPS_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OffRAMPS_top_utilization_synth.rpt -pb OffRAMPS_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 13:40:59 2023...
