

================================================================
== Vitis HLS Report for 'deQAM'
================================================================
* Date:           Mon Dec  5 17:17:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.118 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206   |deQAM_Pipeline_VITIS_LOOP_33_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241   |deQAM_Pipeline_VITIS_LOOP_77_3   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251   |deQAM_Pipeline_VITIS_LOOP_95_4   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261  |deQAM_Pipeline_VITIS_LOOP_129_6  |        4|        4|  80.000 ns|  80.000 ns|    4|    4|       no|
        |grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268  |deQAM_Pipeline_VITIS_LOOP_105_5  |        4|        4|  80.000 ns|  80.000 ns|    4|    4|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_61_2  |        ?|        ?|    5 ~ 10|          -|          -|  1 ~ ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     233|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     370|     634|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     302|    -|
|Register         |        -|     -|     421|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     791|    1169|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268  |deQAM_Pipeline_VITIS_LOOP_105_5  |        0|   0|    8|  167|    0|
    |grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261  |deQAM_Pipeline_VITIS_LOOP_129_6  |        0|   0|    8|   93|    0|
    |grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206   |deQAM_Pipeline_VITIS_LOOP_33_1   |        0|   0|  186|   70|    0|
    |grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241   |deQAM_Pipeline_VITIS_LOOP_77_3   |        0|   0|   84|  142|    0|
    |grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251   |deQAM_Pipeline_VITIS_LOOP_95_4   |        0|   0|   84|  142|    0|
    |dsqrt_64ns_64ns_64_10_no_dsp_1_U43          |dsqrt_64ns_64ns_64_10_no_dsp_1   |        0|   0|    0|    0|    0|
    |mul_32s_32s_32_1_1_U44                      |mul_32s_32s_32_1_1               |        0|   3|    0|   20|    0|
    |sitodp_32ns_64_2_no_dsp_1_U42               |sitodp_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|   3|  370|  634|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_335_p2                                         |         +|   0|  0|  38|          31|           1|
    |read_in_imag_V_fu_454_p2                                   |         -|   0|  0|  29|           1|          22|
    |read_in_real_V_1_fu_387_p2                                 |         -|   0|  0|  29|           1|          22|
    |ap_predicate_op83_read_state17                             |       and|   0|  0|   2|           1|           1|
    |grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1827_2_fu_429_p2                                    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln1827_fu_317_p2                                      |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln61_1_fu_330_p2                                      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln61_fu_299_p2                                        |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state17                                           |        or|   0|  0|   2|           1|           1|
    |ap_block_state18_on_subcall_done                           |        or|   0|  0|   2|           1|           1|
    |or_ln1827_fu_435_p2                                        |        or|   0|  0|   2|           1|           1|
    |read_in_imag_V_1_fu_460_p3                                 |    select|   0|  0|  21|           1|          22|
    |read_in_real_V_2_fu_393_p3                                 |    select|   0|  0|  21|           1|          22|
    |select_ln70_1_cast_fu_469_p3                               |    select|   0|  0|   2|           1|           2|
    |select_ln70_cast_fu_402_p3                                 |    select|   0|  0|   2|           1|           2|
    |select_ln77_fu_411_p3                                      |    select|   0|  0|   3|           1|           3|
    |select_ln95_fu_478_p3                                      |    select|   0|  0|   3|           1|           3|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0| 233|         171|         140|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  121|         24|    1|         24|
    |ap_phi_mux_v_out_V_phi_fu_197_p6  |   14|          3|    4|         12|
    |data_in_TDATA_blk_n               |    9|          2|    1|          2|
    |data_in_TREADY_int_regslice       |   14|          3|    1|          3|
    |data_out_TDATA_blk_n              |    9|          2|    1|          2|
    |data_out_TDATA_int_regslice       |   14|          3|   64|        192|
    |data_out_TDEST_int_regslice       |   14|          3|    1|          3|
    |data_out_TID_int_regslice         |   14|          3|    1|          3|
    |data_out_TKEEP_int_regslice       |   14|          3|    8|         24|
    |data_out_TLAST_int_regslice       |   14|          3|    1|          3|
    |data_out_TSTRB_int_regslice       |   14|          3|    8|         24|
    |data_out_TUSER_int_regslice       |   14|          3|    1|          3|
    |data_out_TVALID_int_regslice      |   14|          3|    1|          3|
    |k_fu_146                          |    9|          2|   31|         62|
    |v_out_V_reg_193                   |   14|          3|    4|         12|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  302|         63|  128|        372|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |add_ln61_reg_601                                         |  31|   0|   31|          0|
    |ap_CS_fsm                                                |  23|   0|   23|          0|
    |bitcast_ln1827_reg_588                                   |  64|   0|   64|          0|
    |conv_i1_reg_576                                          |  64|   0|   64|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_105_5_fu_268_ap_start_reg  |   1|   0|    1|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_129_6_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_33_1_fu_206_ap_start_reg   |   1|   0|    1|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_77_3_fu_241_ap_start_reg   |   1|   0|    1|          0|
    |grp_deQAM_Pipeline_VITIS_LOOP_95_4_fu_251_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln1827_reg_593                                      |   1|   0|    1|          0|
    |icmp_ln61_reg_565                                        |   1|   0|    1|          0|
    |k_fu_146                                                 |  31|   0|   31|          0|
    |mul_reg_560                                              |  32|   0|   32|          0|
    |op2_assign_reg_581                                       |  64|   0|   64|          0|
    |or_ln1827_reg_651                                        |   1|   0|    1|          0|
    |qam_num_2_loc_load_reg_556                               |  32|   0|   32|          0|
    |read_in_imag_V_1_reg_657                                 |  22|   0|   22|          0|
    |read_in_real_V_2_reg_636                                 |  22|   0|   22|          0|
    |select_ln70_1_cast_reg_662                               |   1|   0|    2|          1|
    |select_ln70_cast_reg_641                                 |   1|   0|    2|          1|
    |select_ln77_reg_646                                      |   1|   0|    3|          2|
    |select_ln95_reg_667                                      |   1|   0|    3|          2|
    |tmp_10_reg_621                                           |   1|   0|    1|          0|
    |tmp_11_reg_626                                           |   1|   0|    1|          0|
    |tmp_12_reg_631                                           |   1|   0|    1|          0|
    |tmp_7_reg_606                                            |   8|   0|    8|          0|
    |tmp_8_reg_611                                            |   8|   0|    8|          0|
    |tmp_9_reg_616                                            |   1|   0|    1|          0|
    |v_out_V_reg_193                                          |   4|   0|    4|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 421|   0|  427|          6|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|              deQAM|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|              deQAM|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TDEST    |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_in_TUSER    |   in|    1|          axis|   data_in_V_user_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TID      |   in|    1|          axis|     data_in_V_id_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TDEST   |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
|data_out_TUSER   |  out|    1|          axis|  data_out_V_user_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TID     |  out|    1|          axis|    data_out_V_id_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

