 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cbx_4_
Version: Q-2019.12-SP4
--removed--
****************************************

Operating Conditions: tt_v1p1_25c   Library: scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic
Wire Load Model Mode: top

  Startpoint: ccff_head[0]
              (input port clocked by PROG_CLK)
  Endpoint: cbx_4__config_group_mem_size206/mem_bottom_ipin_0_EFPGA_CCFF_0__q_reg_reg
            (rising edge-triggered flip-flop clocked by PROG_CLK)
  Path Group: PROG_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PROG_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   10.00      10.00 r
  ccff_head[0] (in)                                       0.00      10.00 r
  cbx_4__config_group_mem_size206/ccff_head[0] (cbx_4__config_group_mem_size206)
                                                          0.00      10.00 r
  cbx_4__config_group_mem_size206/mem_bottom_ipin_0_del1/Z (BUFV1_7TH40)
                                                          0.04      10.04 r
  cbx_4__config_group_mem_size206/mem_bottom_ipin_0_del2/Z (BUFV1_7TH40)
                                                          0.06      10.10 r
  cbx_4__config_group_mem_size206/mem_bottom_ipin_0_del3_0/Z (BUFV1_7TH40)
                                                          0.06      10.16 r
  cbx_4__config_group_mem_size206/mem_bottom_ipin_0_EFPGA_CCFF_0__q_reg_reg/D (DRQV1_7TH40)
                                                          0.00      10.16 r
  data arrival time                                                 10.16

  clock PROG_CLK (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.02      19.98
  cbx_4__config_group_mem_size206/mem_bottom_ipin_0_EFPGA_CCFF_0__q_reg_reg/CK (DRQV1_7TH40)
                                                          0.00      19.98 r
  library setup time                                     -0.11      19.87
  data required time                                                19.87
  --------------------------------------------------------------------------
  data required time                                                19.87
  data arrival time                                                -10.16
  --------------------------------------------------------------------------
  slack (MET)                                                        9.71


  Startpoint: left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0]
              (input port)
  Endpoint: bottom_grid_top_width_0_height_0_subtile_0__pin_I2_3_[0]
            (output port clocked by vCLK)
  Path Group: vCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  left_grid_top_width_0_height_0_subtile_0__pin_O_15_[0] (in)
                                                          0.00       0.00 f
  cb_mux_buf_a_12/Z (BUFV6_7TR40)                         0.04       0.04 f
  U1230/ZN (INV4_7TR40)                                   0.02       0.06 r
  U1231/ZN (INV4_7TR40)                                   0.03       0.09 f
  U1213/ZN (OAI21BV4_7TR40)                               0.03       0.12 r
  U1222/Z (OA1B2V2_7TR40)                                 0.02       0.14 f
  U2587/ZN (AOI21V2_7TR40)                                0.04       0.18 r
  U1729/ZN (AOAI211V2_7TR40)                              0.05       0.23 f
  U1476/ZN (NAND2V2_7TR40)                                0.03       0.26 r
  U1475/ZN (OAI21V2_7TR40)                                0.02       0.28 f
  bottom_grid_top_width_0_height_0_subtile_0__pin_I2_3_[0] (out)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  max_delay                                               0.30       0.30
  clock uncertainty                                      -0.02       0.28
  output external delay                                   0.00       0.28
  data required time                                                 0.28
  --------------------------------------------------------------------------
  data required time                                                 0.28
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
