set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) application_selector.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/altpllapplication_selector_pll.ppf] -library lib_application_selector
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) submodules/altpllapplication_selector_pll.qip] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altpllapplication_selector_pll.v] -library lib_application_selector
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) submodules/application_selector_pll.sdc] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_pll.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_descriptor_memory.hex] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_descriptor_memory.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/alt_mem_phy_defines.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_controller_phy.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_example_driver.v] -library lib_application_selector
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_example_top.sdc] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_example_top.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_ex_lfsr8.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_full_mem_model.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_mem_model.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_phy.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_phy_alt_mem_phy_pll.v] -library lib_application_selector
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_phy_alt_mem_phy_seq.vhd] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v] -library lib_application_selector
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_phy_ddr_pins.tcl] -library lib_application_selector
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_phy_ddr_timing.sdc] -library lib_application_selector
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_phy_report_timing.tcl] -library lib_application_selector
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_pin_assignments.tcl] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/auk_ddr_hp_controller.ocp] -library lib_application_selector
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) submodules/auk_ddr_hp_controller.vhd] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_controller_phy.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_example_driver.v] -library lib_application_selector
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_example_top.sdc] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_example_top.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_ex_lfsr8.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_full_mem_model.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_mem_model.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_phy.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll.v] -library lib_application_selector
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq.vhd] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper.v] -library lib_application_selector
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_phy_ddr_pins.tcl] -library lib_application_selector
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_phy_ddr_timing.sdc] -library lib_application_selector
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_phy_report_timing.tcl] -library lib_application_selector
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) submodules/application_selector_ddr2_sdram_1_pin_assignments.tcl] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_sgdma_tx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_sgdma_rx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_sgdma.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_tse_mac.v] -library lib_application_selector
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) submodules/application_selector_tse_mac_constraints.sdc] -library lib_application_selector
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) submodules/application_selector_tse_mac_constraints.tcl] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_tse_mac_loopback.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_align_sync.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_alt2gxb_arriagx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_alt2gxb_basic.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_alt2gxb_gige.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_alt2gxb_gige_wo_rmfifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_alt4gxb_gige.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_alt4gxb_gige_wo_rmfifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_altgx_civgx_gige.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_altgx_civgx_gige_wo_rmfifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_altshifttaps.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_altsyncram_dpm_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_a_fifo_13.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_a_fifo_24.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_a_fifo_34.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_a_fifo_opt_1246.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_a_fifo_opt_14_44.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_a_fifo_opt_36_10.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_bin_cnt.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_carrier_sense.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_clk_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_clk_gen.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_colision_detect.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_crc328checker.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_crc328generator.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_crc32ctl8.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_crc32galois8.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_dc_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_dec10b8b.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_dec_func.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_dpram_16x32.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_dpram_8x32.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_enc8b10b.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_fifoless_mac_rx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_fifoless_mac_tx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_fifoless_retransmit_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_geth_pcs_wo_ratematch.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_gige_reset_ctrl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_gmii_io.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_gray_cnt.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_gxb_aligned_rxsync.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_gxb_gige_inst.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_gxb_gige_phyip_inst.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_hashing.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_host_control.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_host_control_small.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_lb_read_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_lb_wrt_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_lfsr_10.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_loopback_ff.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_lvds_reset_sequencer.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_control.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_pcs.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_pcs_gige_woff.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_pcs_pma.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_pcs_pma_ena.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_pcs_pma_gige.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_pcs_pma_gige_phyip.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_pcs_pma_strx_gx_ena.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_pcs_woff.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_rx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_tx.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_woff.ocp] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mac_woff.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_magic_detection.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mdio.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mdio_clk_gen.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mdio_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mdio_reg.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mii_rx_if.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mii_rx_if_pcs.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mii_tx_if.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_mii_tx_if_pcs.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_multi_channel_arbiter.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_multi_mac.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_multi_mac_pcs.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_multi_mac_pcs_pma.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_multi_mac_pcs_pma_gige.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_multi_mac_pcs_pma_gige_phyip.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_pcs.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_pcs_control.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_pcs_host_control.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_pcs_pma.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_pcs_pma_gige.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_pcs_pma_gige_phyip.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_pma_lvds_rx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_pma_lvds_tx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_quad_16x32.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_quad_8x32.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_register_map.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_register_map_small.v] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_reset_ctrl_lego.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_reset_sequencer.sv] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_reset_synchronizer.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_retransmit_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rgmii_in1.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rgmii_in4.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rgmii_module.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rgmii_out1.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rgmii_out4.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_converter.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_counter_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_encapsulation.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_encapsulation_strx_gx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_ff.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_ff_cntrl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_ff_cntrl_32.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_ff_cntrl_32_shift16.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_ff_length.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_fifo_rd.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_min_ff.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_stat_extract.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_rx_sync.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_sdpm_altsyncram.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_sdpm_gen.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_sgmii_clk_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_sgmii_clk_div.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_sgmii_clk_enable.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_sgmii_clk_scheduler.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_shared_mac_control.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_shared_register_map.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_timing_adapter32.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_timing_adapter8.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_timing_adapter_fifo32.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_timing_adapter_fifo8.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_1000_base_x.ocp] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_1000_base_x.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_1000_base_x_strx_gx.ocp] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_1000_base_x_strx_gx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_1geth.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_autoneg.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_fifoless_1geth.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_gen_host.ocp] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_gen_host.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_mdio.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_multi_mac.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_multi_mac_pcs.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_multi_mac_pcs_gige.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_pcs.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_pcs_strx_gx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_rx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_rx_converter.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_sgmii.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_sgmii_strx_gx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_tx.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_tx_converter.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_wo_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_wo_fifo_10_100_1000.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_w_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_top_w_fifo_10_100_1000.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_converter.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_counter_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_encapsulation.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_ff.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_ff_cntrl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_ff_cntrl_32.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_ff_cntrl_32_shift16.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_ff_length.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_ff_read_cntl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_min_ff.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_tx_stat_extract.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tse_xcvr_resync.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_sys_clk_timer.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_high_res_timer.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_performance_counter.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_jtag_uart.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_jtag_uart_input_mutex.dat] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_jtag_uart_input_stream.dat] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_jtag_uart_output_stream.dat] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_uart1.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_uart1_input_data_mutex.dat] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_uart1_input_data_stream.dat] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_uart1_log_module.txt] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_button_pio.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_led_pio.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_pio_id_eeprom_scl.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_pio_id_eeprom_dat.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_touch_panel_pen_irq_n.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_touch_panel_spi.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_ta_sgdma_to_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_pixel_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_ta_fifo_to_dfa.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_ta_fifo_to_dfa_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_64_to_32_bits_dfa.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_64_to_32_bits_dfa_state_ram.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_64_to_32_bits_dfa_data_ram.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_pixel_converter.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_32_to_8_bits_dfa.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_32_to_8_bits_dfa_state_ram.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_lcd_32_to_8_bits_dfa_data_ram.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_video_sync_generator.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/sls_sdhc_top.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/sls_sdhc_rx_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/sls_sdhc_tx_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_mm_bridge.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_mm_clock_crossing_bridge.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_dc_fifo.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_dcfifo_synchronizer_bundle.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu.ocp] -library lib_application_selector
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu.sdc] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_bht_ram.mif] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_dc_tag_ram.mif] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_ic_tag_ram.mif] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_jtag_debug_module_sysclk.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_jtag_debug_module_tck.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_jtag_debug_module_wrapper.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_mult_cell.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_ociram_default_contents.mif] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_oci_test_bench.v] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_rf_ram_a.mif] -library lib_application_selector
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_rf_ram_b.mif] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cpu_test_bench.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_sysid.v] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_flash_tristate_bridge_bridge_0.sv] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_flash_tristate_bridge_pinSharer_0.v] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_std_arbitrator_core.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_flash_tristate_bridge_pinSharer_0_arbiter.sv] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_ext_flash.v] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tristate_controller_translator.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_slave_translator.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_tristate_controller_aggregator.sv] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_max2.v] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_master_translator.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_master_agent.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_slave_agent.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_burst_uncompressor.sv] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_sc_fifo.v] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_001.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_002.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_001.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_002.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_006.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_008.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_010.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_010.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_011.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_012.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_012.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_014.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_013.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_015.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_014.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_016.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_030.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_addr_router_018.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_031.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_id_router_032.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_traffic_limiter.sv] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_st_pipeline_base.v] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_burst_adapter.sv] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_reset_controller.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_reset_synchronizer.v] -library lib_application_selector
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) submodules/altera_reset_controller.sdc] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_001.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_002.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_arbitrator.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_mux.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_mux_001.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_mux_006.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_demux.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_demux_001.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_demux_002.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_mux.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_mux_001.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_006.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_008.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_010.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_mux_010.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_demux_010.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_demux_011.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_mux_010.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_012.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_mux_012.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_demux_012.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_014.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_015.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_demux_014.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_mux_015.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_016.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_mux_030.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_demux_030.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_cmd_xbar_demux_018.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_demux_031.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_rsp_xbar_mux_018.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_merlin_width_adapter.sv] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_st_handshake_clock_crosser.v] -library lib_application_selector
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_st_clock_crosser.v] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/application_selector_irq_mapper.sv] -library lib_application_selector
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/altera_irq_clock_crosser.sv] -library lib_application_selector
set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID ipds 
 