#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Feb 21 04:29:22 2026
# Process ID: 28072
# Current directory: D:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/FPGA/final/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34193 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
