strict digraph "" {
	node [label="\N"];
	"Leaf_286:AL"	 [def_var="['rxstate']",
		label="Leaf_286:AL"];
	"286:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcfe0276e10>",
		clk_sens=True,
		fillcolor=gold,
		label="286:AL",
		sens="['rxclk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'rxstate_next']"];
	"286:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfe0276f90>",
		fillcolor=turquoise,
		label="286:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"286:AL" -> "286:BL"	 [cond="[]",
		lineno=None];
	"287:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfe0276b10>",
		fillcolor=springgreen,
		label="287:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"288:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfe0276810>",
		fillcolor=firebrick,
		label="288:NS
rxstate <= #TP IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfe0276810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"287:IF" -> "288:NS"	 [cond="['reset']",
		label=reset,
		lineno=287];
	"290:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfe0276b90>",
		fillcolor=firebrick,
		label="290:NS
rxstate <= #TP rxstate_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfe0276b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"287:IF" -> "290:NS"	 [cond="['reset']",
		label="!(reset)",
		lineno=287];
	"288:NS" -> "Leaf_286:AL"	 [cond="[]",
		lineno=None];
	"290:NS" -> "Leaf_286:AL"	 [cond="[]",
		lineno=None];
	"286:BL" -> "287:IF"	 [cond="[]",
		lineno=None];
}
