
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003946    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150121    0.000057    6.510057 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012125    0.076789    0.164157    6.674214 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.076794    0.000658    6.674872 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.096998    0.130071    0.246439    6.921312 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.133519    0.015955    6.937267 v SRAM_0/EN (EF_SRAM_1024x32)
                                              6.937267   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.347926    6.595953   library hold time
                                              6.595953   data required time
---------------------------------------------------------------------------------------------
                                              6.595953   data required time
                                             -6.937267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341314   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003964    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090134    0.000064    5.840064 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534678    6.374742 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374802 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940176 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940486 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025398    0.030966    0.138500    7.078986 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031246    0.002157    7.081143 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.109875    0.160391    7.241534 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.117065    0.020448    7.261982 v SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              7.261982   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.578158    6.826186   library hold time
                                              6.826186   data required time
---------------------------------------------------------------------------------------------
                                              6.826186   data required time
                                             -7.261982   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435797   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003964    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090134    0.000064    5.840064 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534678    6.374742 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374802 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940176 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940486 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025398    0.030966    0.138500    7.078986 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031246    0.002157    7.081143 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.109875    0.160391    7.241534 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.119421    0.023369    7.264904 v SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              7.264904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.577611    6.825638   library hold time
                                              6.825638   data required time
---------------------------------------------------------------------------------------------
                                              6.825638   data required time
                                             -7.264904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439266   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003964    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090134    0.000064    5.840064 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534678    6.374742 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374802 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940176 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940486 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025398    0.030966    0.138500    7.078986 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031246    0.002157    7.081143 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.109875    0.160391    7.241534 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.121648    0.025954    7.267488 v SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              7.267488   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.577093    6.825120   library hold time
                                              6.825120   data required time
---------------------------------------------------------------------------------------------
                                              6.825120   data required time
                                             -7.267488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442368   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003964    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090134    0.000064    5.840064 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534678    6.374742 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374802 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940176 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940486 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025398    0.030966    0.138500    7.078986 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031246    0.002157    7.081143 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.109875    0.160391    7.241534 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.122460    0.026863    7.268397 v SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              7.268397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576904    6.824932   library hold time
                                              6.824932   data required time
---------------------------------------------------------------------------------------------
                                              6.824932   data required time
                                             -7.268397   data arrival time
---------------------------------------------------------------------------------------------
                                              0.443465   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003964    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090134    0.000064    5.840064 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534678    6.374742 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374802 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940176 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940486 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025398    0.030966    0.138500    7.078986 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031246    0.002157    7.081143 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.109875    0.160391    7.241534 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.123206    0.027682    7.269216 v SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              7.269216   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576731    6.824758   library hold time
                                              6.824758   data required time
---------------------------------------------------------------------------------------------
                                              6.824758   data required time
                                             -7.269216   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444458   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003964    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090134    0.000064    5.840064 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534678    6.374742 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374802 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940176 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940486 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025398    0.030966    0.138500    7.078986 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031246    0.002157    7.081143 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.109875    0.160391    7.241534 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.123743    0.028265    7.269799 v SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              7.269799   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576606    6.824634   library hold time
                                              6.824634   data required time
---------------------------------------------------------------------------------------------
                                              6.824634   data required time
                                             -7.269799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445166   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003964    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090134    0.000064    5.840064 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534678    6.374742 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374802 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940176 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940486 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025398    0.030966    0.138500    7.078986 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031246    0.002157    7.081143 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.109875    0.160391    7.241534 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.124081    0.028627    7.270162 v SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              7.270162   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576528    6.824555   library hold time
                                              6.824555   data required time
---------------------------------------------------------------------------------------------
                                              6.824555   data required time
                                             -7.270162   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445607   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003964    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090134    0.000064    5.840064 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.049907    0.534678    6.374742 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049907    0.000060    6.374802 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009758    0.085455    0.565374    6.940176 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085455    0.000311    6.940486 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025398    0.030966    0.138500    7.078986 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031246    0.002157    7.081143 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.109875    0.160391    7.241534 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.124269    0.028828    7.270363 v SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              7.270363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576484    6.824512   library hold time
                                              6.824512   data required time
---------------------------------------------------------------------------------------------
                                              6.824512   data required time
                                             -7.270363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445851   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022863    0.029953    0.137048    7.082323 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030083    0.002084    7.084407 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.120742    0.153404    7.237812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.152452    0.045350    7.283161 v SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              7.283161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.569934    6.817961   library hold time
                                              6.817961   data required time
---------------------------------------------------------------------------------------------
                                              6.817961   data required time
                                             -7.283161   data arrival time
---------------------------------------------------------------------------------------------
                                              0.465200   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022863    0.029953    0.137048    7.082323 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030083    0.002084    7.084407 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.120742    0.153404    7.237812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.154517    0.047113    7.284925 v SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              7.284925   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.569454    6.817481   library hold time
                                              6.817481   data required time
---------------------------------------------------------------------------------------------
                                              6.817481   data required time
                                             -7.284925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467443   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022863    0.029953    0.137048    7.082323 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030083    0.002084    7.084407 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.120742    0.153404    7.237812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.156067    0.048413    7.286224 v SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              7.286224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.569094    6.817121   library hold time
                                              6.817121   data required time
---------------------------------------------------------------------------------------------
                                              6.817121   data required time
                                             -7.286224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469103   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022863    0.029953    0.137048    7.082323 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030083    0.002084    7.084407 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.120742    0.153404    7.237812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.157239    0.049384    7.287196 v SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              7.287196   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.568821    6.816849   library hold time
                                              6.816849   data required time
---------------------------------------------------------------------------------------------
                                              6.816849   data required time
                                             -7.287196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470347   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022863    0.029953    0.137048    7.082323 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030083    0.002084    7.084407 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.120742    0.153404    7.237812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.158089    0.050083    7.287894 v SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              7.287894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.568624    6.816650   library hold time
                                              6.816650   data required time
---------------------------------------------------------------------------------------------
                                              6.816650   data required time
                                             -7.287894   data arrival time
---------------------------------------------------------------------------------------------
                                              0.471244   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022863    0.029953    0.137048    7.082323 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030083    0.002084    7.084407 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.120742    0.153404    7.237812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.158793    0.050657    7.288469 v SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              7.288469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.568460    6.816487   library hold time
                                              6.816487   data required time
---------------------------------------------------------------------------------------------
                                              6.816487   data required time
                                             -7.288469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.471982   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022863    0.029953    0.137048    7.082323 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030083    0.002084    7.084407 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.120742    0.153404    7.237812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.159308    0.051076    7.288888 v SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              7.288888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.568340    6.816368   library hold time
                                              6.816368   data required time
---------------------------------------------------------------------------------------------
                                              6.816368   data required time
                                             -7.288888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472520   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004522    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090162    0.000077    5.840077 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002684    0.052284    0.538762    6.378839 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052284    0.000078    6.378917 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009716    0.085266    0.566072    6.944989 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085266    0.000286    6.945275 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022863    0.029953    0.137048    7.082323 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.030083    0.002084    7.084407 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.120742    0.153404    7.237812 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.159539    0.051263    7.289075 v SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              7.289075   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.568287    6.816314   library hold time
                                              6.816314   data required time
---------------------------------------------------------------------------------------------
                                              6.816314   data required time
                                             -7.289075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472761   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090091    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530658    6.370701 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370747 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010633    0.089195    0.568413    6.939160 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089195    0.000382    6.939542 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069424    0.049892    0.155931    7.095473 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057666    0.014219    7.109693 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.110225    0.166025    7.275717 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.125821    0.029742    7.305459 v SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              7.305459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576123    6.824151   library hold time
                                              6.824151   data required time
---------------------------------------------------------------------------------------------
                                              6.824151   data required time
                                             -7.305459   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481309   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090091    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530658    6.370701 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370747 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010633    0.089195    0.568413    6.939160 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089195    0.000382    6.939542 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069424    0.049892    0.155931    7.095473 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057666    0.014219    7.109693 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.110225    0.166025    7.275717 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.127771    0.031713    7.307430 v SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              7.307430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.575670    6.823698   library hold time
                                              6.823698   data required time
---------------------------------------------------------------------------------------------
                                              6.823698   data required time
                                             -7.307430   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483733   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002975    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090079    0.000038    5.840038 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002129    0.049622    0.533947    6.373985 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049622    0.000059    6.374043 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010990    0.090719    0.570678    6.944721 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090719    0.000379    6.945100 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069188    0.049722    0.156062    7.101162 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.058298    0.014839    7.116001 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.109667    0.170882    7.286883 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.119058    0.023149    7.310032 v SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              7.310032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.577695    6.825722   library hold time
                                              6.825722   data required time
---------------------------------------------------------------------------------------------
                                              6.825722   data required time
                                             -7.310032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484310   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090091    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530658    6.370701 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370747 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010633    0.089195    0.568413    6.939160 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089195    0.000382    6.939542 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069424    0.049892    0.155931    7.095473 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057666    0.014219    7.109693 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.110225    0.166025    7.275717 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.128884    0.032810    7.308527 v SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              7.308527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.575411    6.823439   library hold time
                                              6.823439   data required time
---------------------------------------------------------------------------------------------
                                              6.823439   data required time
                                             -7.308527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.485089   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090091    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530658    6.370701 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370747 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010633    0.089195    0.568413    6.939160 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089195    0.000382    6.939542 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069424    0.049892    0.155931    7.095473 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057666    0.014219    7.109693 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.110225    0.166025    7.275717 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.129779    0.033680    7.309397 v SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              7.309397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.575203    6.823231   library hold time
                                              6.823231   data required time
---------------------------------------------------------------------------------------------
                                              6.823231   data required time
                                             -7.309397   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486166   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002975    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090079    0.000038    5.840038 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002129    0.049622    0.533947    6.373985 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049622    0.000059    6.374043 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010990    0.090719    0.570678    6.944721 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090719    0.000379    6.945100 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069188    0.049722    0.156062    7.101162 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.058298    0.014839    7.116001 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.109667    0.170882    7.286883 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.120683    0.025059    7.311943 v SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              7.311943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.577317    6.825345   library hold time
                                              6.825345   data required time
---------------------------------------------------------------------------------------------
                                              6.825345   data required time
                                             -7.311943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486598   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090091    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530658    6.370701 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370747 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010633    0.089195    0.568413    6.939160 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089195    0.000382    6.939542 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069424    0.049892    0.155931    7.095473 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057666    0.014219    7.109693 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.110225    0.166025    7.275717 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.130648    0.034513    7.310230 v SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              7.310230   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.575001    6.823029   library hold time
                                              6.823029   data required time
---------------------------------------------------------------------------------------------
                                              6.823029   data required time
                                             -7.310230   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487202   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002975    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090079    0.000038    5.840038 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002129    0.049622    0.533947    6.373985 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049622    0.000059    6.374043 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010990    0.090719    0.570678    6.944721 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090719    0.000379    6.945100 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069188    0.049722    0.156062    7.101162 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.058298    0.014839    7.116001 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.109667    0.170882    7.286883 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.121617    0.026121    7.313004 v SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              7.313004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.577100    6.825127   library hold time
                                              6.825127   data required time
---------------------------------------------------------------------------------------------
                                              6.825127   data required time
                                             -7.313004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487877   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090091    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530658    6.370701 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370747 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010633    0.089195    0.568413    6.939160 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089195    0.000382    6.939542 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069424    0.049892    0.155931    7.095473 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057666    0.014219    7.109693 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.110225    0.166025    7.275717 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.131236    0.035072    7.310789 v SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              7.310789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.574865    6.822892   library hold time
                                              6.822892   data required time
---------------------------------------------------------------------------------------------
                                              6.822892   data required time
                                             -7.310789   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487897   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090091    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530658    6.370701 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370747 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010633    0.089195    0.568413    6.939160 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089195    0.000382    6.939542 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069424    0.049892    0.155931    7.095473 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057666    0.014219    7.109693 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.110225    0.166025    7.275717 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.131606    0.035422    7.311139 v SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              7.311139   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.574779    6.822805   library hold time
                                              6.822805   data required time
---------------------------------------------------------------------------------------------
                                              6.822805   data required time
                                             -7.311139   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488333   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090091    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047759    0.530658    6.370701 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047759    0.000046    6.370747 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010633    0.089195    0.568413    6.939160 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.089195    0.000382    6.939542 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069424    0.049892    0.155931    7.095473 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.057666    0.014219    7.109693 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.110225    0.166025    7.275717 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.131802    0.035606    7.311323 v SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              7.311323   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.574733    6.822760   library hold time
                                              6.822760   data required time
---------------------------------------------------------------------------------------------
                                              6.822760   data required time
                                             -7.311323   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488563   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002975    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090079    0.000038    5.840038 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002129    0.049622    0.533947    6.373985 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049622    0.000059    6.374043 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010990    0.090719    0.570678    6.944721 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090719    0.000379    6.945100 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069188    0.049722    0.156062    7.101162 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.058298    0.014839    7.116001 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.109667    0.170882    7.286883 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.122540    0.027147    7.314031 v SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              7.314031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576886    6.824914   library hold time
                                              6.824914   data required time
---------------------------------------------------------------------------------------------
                                              6.824914   data required time
                                             -7.314031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489117   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002975    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090079    0.000038    5.840038 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002129    0.049622    0.533947    6.373985 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049622    0.000059    6.374043 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010990    0.090719    0.570678    6.944721 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090719    0.000379    6.945100 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069188    0.049722    0.156062    7.101162 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.058298    0.014839    7.116001 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.109667    0.170882    7.286883 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.123237    0.027910    7.314793 v SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              7.314793   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576724    6.824751   library hold time
                                              6.824751   data required time
---------------------------------------------------------------------------------------------
                                              6.824751   data required time
                                             -7.314793   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490042   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002975    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090079    0.000038    5.840038 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002129    0.049622    0.533947    6.373985 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049622    0.000059    6.374043 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010990    0.090719    0.570678    6.944721 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090719    0.000379    6.945100 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069188    0.049722    0.156062    7.101162 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.058298    0.014839    7.116001 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.109667    0.170882    7.286883 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.123696    0.028405    7.315288 v SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              7.315288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576617    6.824644   library hold time
                                              6.824644   data required time
---------------------------------------------------------------------------------------------
                                              6.824644   data required time
                                             -7.315288   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490644   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002975    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090079    0.000038    5.840038 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002129    0.049622    0.533947    6.373985 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049622    0.000059    6.374043 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010990    0.090719    0.570678    6.944721 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090719    0.000379    6.945100 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069188    0.049722    0.156062    7.101162 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.058298    0.014839    7.116001 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.109667    0.170882    7.286883 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.124042    0.028776    7.315659 v SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              7.315659   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576537    6.824564   library hold time
                                              6.824564   data required time
---------------------------------------------------------------------------------------------
                                              6.824564   data required time
                                             -7.315659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491095   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002975    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090079    0.000038    5.840038 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002129    0.049622    0.533947    6.373985 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049622    0.000059    6.374043 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010990    0.090719    0.570678    6.944721 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.090719    0.000379    6.945100 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069188    0.049722    0.156062    7.101162 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.058298    0.014839    7.116001 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.109667    0.170882    7.286883 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.124215    0.028960    7.315844 v SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              7.315844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.576496    6.824523   library hold time
                                              6.824523   data required time
---------------------------------------------------------------------------------------------
                                              6.824523   data required time
                                             -7.315844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491320   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.097341    0.009062    4.956347 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053735    0.072224    0.162404    5.118752 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.072258    0.001348    5.120099 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014714    0.138966    0.381597    5.501696 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.138966    0.000280    5.501976 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003405    0.036371    0.184843    5.686819 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.036371    0.000103    5.686922 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.686922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.097341    0.010016    5.908595 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053735    0.072224    0.179499    6.088094 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.072258    0.001489    6.089584 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.189584   clock uncertainty
                                 -0.969343    5.220241   clock reconvergence pessimism
                                 -0.036046    5.184195   library hold time
                                              5.184195   data required time
---------------------------------------------------------------------------------------------
                                              5.184195   data required time
                                             -5.686922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.502727   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003618    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090099    0.000047    6.300047 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003201    0.055593    0.543181    6.843228 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.055593    0.000099    6.843327 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018796    0.104654    0.189228    7.032555 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.104671    0.001270    7.033824 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.092481    0.180052    0.167955    7.201780 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.180611    0.007789    7.209569 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                              7.209569   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.299525    6.547553   library hold time
                                              6.547553   data required time
---------------------------------------------------------------------------------------------
                                              6.547553   data required time
                                             -7.209569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.662016   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003420    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070102    0.000048    5.690049 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001963    0.048798    0.523880    6.213929 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.048798    0.000053    6.213982 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001774    0.047866    0.513317    6.727299 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.047866    0.000032    6.727331 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011381    0.042880    0.131083    6.858414 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.042887    0.000522    6.858935 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.033610    0.187157    0.657055    7.515991 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.187200    0.002613    7.518604 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                              7.518604   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.571336    6.819364   library hold time
                                              6.819364   data required time
---------------------------------------------------------------------------------------------
                                              6.819364   data required time
                                             -7.518604   data arrival time
---------------------------------------------------------------------------------------------
                                              0.699240   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003040    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070085    0.000040    5.690041 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001995    0.048958    0.524154    6.214195 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.048958    0.000052    6.214248 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002072    0.049342    0.515945    6.730192 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.049342    0.000040    6.730232 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011597    0.043392    0.132138    6.862370 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.043402    0.000590    6.862960 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.037075    0.202249    0.669208    7.532168 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.202308    0.003136    7.535304 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                              7.535304   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.567346    6.815373   library hold time
                                              6.815373   data required time
---------------------------------------------------------------------------------------------
                                              6.815373   data required time
                                             -7.535304   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719931   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002913    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070076    0.000036    5.690037 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002241    0.049986    0.526272    6.216309 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.049986    0.000059    6.216367 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002749    0.052659    0.522167    6.738534 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.052659    0.000076    6.738610 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013141    0.045243    0.136893    6.875503 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.045258    0.000730    6.876233 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041996    0.224172    0.686088    7.562321 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.224298    0.004627    7.566947 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                              7.566947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.561538    6.809565   library hold time
                                              6.809565   data required time
---------------------------------------------------------------------------------------------
                                              6.809565   data required time
                                             -7.566947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757383   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002852    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070073    0.000035    5.690035 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003525    0.057311    0.536994    6.227028 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.057311    0.000111    6.227140 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004179    0.059549    0.535532    6.762671 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.059549    0.000129    6.762800 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011741    0.043421    0.136795    6.899595 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.043432    0.000620    6.900214 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042108    0.224602    0.685929    7.586143 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.224715    0.004394    7.590537 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                              7.590537   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.561427    6.809454   library hold time
                                              6.809454   data required time
---------------------------------------------------------------------------------------------
                                              6.809454   data required time
                                             -7.590537   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781083   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002298    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070052    0.000025    5.690025 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002985    0.054125    0.532666    6.222691 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054125    0.000086    6.222777 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002880    0.053444    0.524892    6.747669 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.053444    0.000078    6.747746 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012752    0.043129    0.143723    6.891469 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.043142    0.000689    6.892159 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044493    0.235172    0.693875    7.586033 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.235307    0.004903    7.590936 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                              7.590936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.558629    6.806657   library hold time
                                              6.806657   data required time
---------------------------------------------------------------------------------------------
                                              6.806657   data required time
                                             -7.590936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784279   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003727    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070115    0.000055    5.690055 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002115    0.049548    0.525195    6.215250 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.049548    0.000058    6.215308 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002820    0.053100    0.522616    6.737923 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.053100    0.000079    6.738002 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034271    0.060156    0.160486    6.898489 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.060892    0.005036    6.903524 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044470    0.234126    0.700704    7.604228 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.234319    0.005768    7.609996 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                              7.609996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.558891    6.806918   library hold time
                                              6.806918   data required time
---------------------------------------------------------------------------------------------
                                              6.806918   data required time
                                             -7.609996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803079   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002777    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070069    0.000033    5.690033 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002111    0.049526    0.525148    6.215181 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049526    0.000040    6.215221 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003156    0.055268    0.525503    6.740725 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.055268    0.000089    6.740814 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036415    0.063098    0.162982    6.903796 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.064113    0.006049    6.909845 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043749    0.231174    0.698711    7.608556 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.231472    0.007086    7.615642 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                              7.615642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.559642    6.807670   library hold time
                                              6.807670   data required time
---------------------------------------------------------------------------------------------
                                              6.807670   data required time
                                             -7.615642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807972   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003355    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070101    0.000048    5.690048 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002063    0.049290    0.524739    6.214787 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.049290    0.000056    6.214843 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002352    0.050416    0.518490    6.733333 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.050416    0.000043    6.733376 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.031751    0.057183    0.157035    6.890410 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.057845    0.004635    6.895045 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047968    0.249780    0.710131    7.605176 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.250105    0.007634    7.612810 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                              7.612810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.554721    6.802748   library hold time
                                              6.802748   data required time
---------------------------------------------------------------------------------------------
                                              6.802748   data required time
                                             -7.612810   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810062   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003389    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070104    0.000049    5.690050 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001662    0.047307    0.521293    6.211342 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.047307    0.000030    6.211372 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002172    0.049769    0.516203    6.727576 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.049769    0.000040    6.727615 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015628    0.047693    0.147707    6.875322 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.047723    0.001049    6.876371 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053262    0.272840    0.725034    7.601405 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.273136    0.007623    7.609028 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                              7.609028   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.548637    6.796665   library hold time
                                              6.796665   data required time
---------------------------------------------------------------------------------------------
                                              6.796665   data required time
                                             -7.609028   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812364   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003551    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070111    0.000053    5.440053 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001809    0.048038    0.522560    5.962613 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048038    0.000047    5.962660 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002627    0.051943    0.520389    6.483049 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.051943    0.000071    6.483120 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.041155    0.068294    0.166386    6.649506 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.069400    0.006434    6.655941 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043298    0.228961    0.700541    7.356482 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.229086    0.004653    7.361135 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                              7.361135   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.298428    6.546455   library hold time
                                              6.546455   data required time
---------------------------------------------------------------------------------------------
                                              6.546455   data required time
                                             -7.361135   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814679   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004307    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070141    0.000067    5.690067 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001685    0.047419    0.521503    6.211571 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.047419    0.000031    6.211601 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002918    0.053726    0.522667    6.734269 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.053726    0.000081    6.734350 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013197    0.044043    0.144643    6.878992 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.044060    0.000778    6.879770 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053729    0.274828    0.725492    7.605262 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.275079    0.007076    7.612339 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                              7.612339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.548124    6.796151   library hold time
                                              6.796151   data required time
---------------------------------------------------------------------------------------------
                                              6.796151   data required time
                                             -7.612339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816187   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003649    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070113    0.000054    5.690054 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002063    0.049291    0.524746    6.214800 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049291    0.000056    6.214856 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002501    0.051203    0.519772    6.734628 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.051203    0.000046    6.734674 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.029856    0.054976    0.155569    6.890243 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.055682    0.004658    6.894901 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049988    0.260457    0.715013    7.609915 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.260851    0.008529    7.618444 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                              7.618444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.551882    6.799909   library hold time
                                              6.799909   data required time
---------------------------------------------------------------------------------------------
                                              6.799909   data required time
                                             -7.618444   data arrival time
---------------------------------------------------------------------------------------------
                                              0.818535   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003216    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070084    0.000040    5.690040 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002166    0.049717    0.525622    6.215662 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.049717    0.000058    6.215721 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.050436    0.518706    6.734426 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.050436    0.000062    6.734488 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035538    0.082709    0.175254    6.909743 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.083270    0.004959    6.914702 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043341    0.229333    0.705929    7.620631 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.229554    0.006094    7.626725 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                              7.626725   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.560149    6.808176   library hold time
                                              6.808176   data required time
---------------------------------------------------------------------------------------------
                                              6.808176   data required time
                                             -7.626725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.818549   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002335    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070056    0.000027    5.690027 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002109    0.049517    0.525117    6.215144 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.049517    0.000058    6.215202 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002888    0.053521    0.523189    6.738390 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.053521    0.000078    6.738469 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.033866    0.059722    0.160172    6.898641 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.060498    0.005143    6.903784 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047730    0.250167    0.709999    7.613783 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.250494    0.007662    7.621445 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                              7.621445   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.554618    6.802645   library hold time
                                              6.802645   data required time
---------------------------------------------------------------------------------------------
                                              6.802645   data required time
                                             -7.621445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.818800   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003103    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070084    0.000040    5.690040 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001787    0.047928    0.522358    6.212398 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.047928    0.000047    6.212445 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002431    0.050815    0.518663    6.731108 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.050815    0.000066    6.731174 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018046    0.051369    0.151986    6.883159 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.051409    0.001220    6.884379 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052959    0.271593    0.725161    7.609541 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.271866    0.007307    7.616848 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                              7.616848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.548973    6.797000   library hold time
                                              6.797000   data required time
---------------------------------------------------------------------------------------------
                                              6.797000   data required time
                                             -7.616848   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819848   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003052    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070085    0.000040    5.440040 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001897    0.048473    0.523307    5.963347 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048473    0.000050    5.963397 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002652    0.052089    0.520769    6.484166 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.052089    0.000071    6.484237 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.043004    0.070458    0.168878    6.653115 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.071382    0.006159    6.659274 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043645    0.230489    0.702544    7.361818 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.230621    0.004787    7.366605 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                              7.366605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.298432    6.546459   library hold time
                                              6.546459   data required time
---------------------------------------------------------------------------------------------
                                              6.546459   data required time
                                             -7.366605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.820146   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003049    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070083    0.000040    5.690040 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047826    0.522179    6.212219 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.047826    0.000046    6.212265 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002429    0.050802    0.518604    6.730869 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.050802    0.000066    6.730935 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016619    0.049015    0.149820    6.880755 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.049062    0.001263    6.882017 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054238    0.279190    0.727095    7.609113 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.279613    0.009123    7.618236 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                              7.618236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.546927    6.794954   library hold time
                                              6.794954   data required time
---------------------------------------------------------------------------------------------
                                              6.794954   data required time
                                             -7.618236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823282   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002984    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070079    0.000037    5.690038 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002550    0.051469    0.528937    6.218975 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.051469    0.000070    6.219045 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.049592    0.517388    6.736433 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.049592    0.000039    6.736471 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037299    0.086069    0.177339    6.913810 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.086625    0.005075    6.918884 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043457    0.229838    0.707812    7.626697 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.230033    0.005735    7.632432 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                              7.632432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.560023    6.808050   library hold time
                                              6.808050   data required time
---------------------------------------------------------------------------------------------
                                              6.808050   data required time
                                             -7.632432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824382   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004103    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070136    0.000064    5.690064 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002966    0.054009    0.532545    6.222609 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054009    0.000086    6.222695 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002209    0.049852    0.519055    6.741750 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.049852    0.000040    6.741791 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034060    0.079943    0.173282    6.915073 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.080391    0.004325    6.919398 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045211    0.237468    0.711317    7.630715 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.237663    0.005838    7.636553 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                              7.636553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.558007    6.806035   library hold time
                                              6.806035   data required time
---------------------------------------------------------------------------------------------
                                              6.806035   data required time
                                             -7.636553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830518   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002831    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070073    0.000035    5.690035 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001657    0.047279    0.521230    6.211265 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.047279    0.000030    6.211295 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002648    0.052070    0.520286    6.731580 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.052070    0.000075    6.731656 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035703    0.082830    0.176729    6.908385 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.083244    0.004217    6.912601 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046871    0.244923    0.717574    7.630175 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.245171    0.006620    7.636795 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                              7.636795   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.556024    6.804051   library hold time
                                              6.804051   data required time
---------------------------------------------------------------------------------------------
                                              6.804051   data required time
                                             -7.636795   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832743   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002446    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070058    0.000028    5.690028 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002421    0.050731    0.527808    6.217835 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.050731    0.000068    6.217903 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.050896    0.519858    6.737761 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.050896    0.000066    6.737827 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033806    0.079563    0.173042    6.910869 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.080086    0.004670    6.915539 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047326    0.246954    0.717602    7.633142 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.247230    0.007010    7.640151 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                              7.640151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.555480    6.803507   library hold time
                                              6.803507   data required time
---------------------------------------------------------------------------------------------
                                              6.803507   data required time
                                             -7.640151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836644   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003530    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070100    0.000048    5.440048 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001771    0.047846    0.522221    5.962269 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.047846    0.000048    5.962316 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003274    0.056100    0.525900    6.488216 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.056100    0.000095    6.488311 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047029    0.075711    0.173643    6.661954 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.076772    0.006702    6.668656 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045096    0.236869    0.709719    7.378375 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.237038    0.005453    7.383827 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                              7.383827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.298447    6.546474   library hold time
                                              6.546474   data required time
---------------------------------------------------------------------------------------------
                                              6.546474   data required time
                                             -7.383827   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837353   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002826    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070075    0.000036    5.690036 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002003    0.048997    0.524218    6.214253 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.048997    0.000053    6.214306 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003133    0.055120    0.525113    6.739420 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.055120    0.000090    6.739510 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015447    0.047665    0.149500    6.889009 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.047704    0.001171    6.890181 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055792    0.284063    0.733427    7.623608 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.284378    0.008010    7.631618 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                              7.631618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.545668    6.793695   library hold time
                                              6.793695   data required time
---------------------------------------------------------------------------------------------
                                              6.793695   data required time
                                             -7.631618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837923   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002892    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070070    0.000033    5.440033 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002687    0.052274    0.530109    5.970143 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.052274    0.000078    5.970221 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002927    0.053743    0.524543    6.494763 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.053743    0.000081    6.494844 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.046384    0.075151    0.171522    6.666367 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.076491    0.007494    6.673861 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044131    0.232603    0.706469    7.380330 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.232730    0.004727    7.385056 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                              7.385056   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.298437    6.546464   library hold time
                                              6.546464   data required time
---------------------------------------------------------------------------------------------
                                              6.546464   data required time
                                             -7.385056   data arrival time
---------------------------------------------------------------------------------------------
                                              0.838592   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003635    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070113    0.000054    5.690054 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.049667    0.525509    6.215563 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049667    0.000059    6.215621 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002374    0.050491    0.518808    6.734430 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.050491    0.000064    6.734494 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016087    0.048111    0.148821    6.883316 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.048151    0.001150    6.884466 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057201    0.290250    0.738548    7.623013 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.290573    0.008207    7.631220 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                              7.631220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.544032    6.792058   library hold time
                                              6.792058   data required time
---------------------------------------------------------------------------------------------
                                              6.792058   data required time
                                             -7.631220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839162   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003504    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070106    0.000051    5.440051 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001813    0.048057    0.522590    5.962641 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048057    0.000049    5.962690 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003068    0.054697    0.524205    6.486895 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054697    0.000087    6.486982 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.049900    0.079210    0.175739    6.662721 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.080544    0.007700    6.670421 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045755    0.240811    0.713702    7.384122 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.240953    0.005075    7.389197 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                              7.389197   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.298457    6.546484   library hold time
                                              6.546484   data required time
---------------------------------------------------------------------------------------------
                                              6.546484   data required time
                                             -7.389197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.842713   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003185    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070086    0.000041    5.690041 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002847    0.053252    0.531497    6.221538 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053252    0.000081    6.221619 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.049804    0.518616    6.740234 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.049804    0.000040    6.740274 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038431    0.088054    0.179225    6.919499 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.088535    0.004804    6.924303 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046197    0.241763    0.718272    7.642575 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.241976    0.006141    7.648715 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                              7.648715   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.556868    6.804895   library hold time
                                              6.804895   data required time
---------------------------------------------------------------------------------------------
                                              6.804895   data required time
                                             -7.648715   data arrival time
---------------------------------------------------------------------------------------------
                                              0.843821   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003300    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070093    0.000044    5.690044 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002841    0.053211    0.531441    6.221485 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.053211    0.000084    6.221570 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003948    0.058701    0.532339    6.753908 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.058701    0.000112    6.754020 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.029349    0.054305    0.158523    6.912543 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.054918    0.004309    6.916852 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051123    0.265394    0.718746    7.635598 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.265776    0.008490    7.644088 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                              7.644088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.550581    6.798608   library hold time
                                              6.798608   data required time
---------------------------------------------------------------------------------------------
                                              6.798608   data required time
                                             -7.644088   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845480   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003231    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070093    0.000044    5.440044 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002801    0.052967    0.531105    5.971150 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.052967    0.000077    5.971227 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002945    0.053853    0.524957    6.496184 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.053853    0.000082    6.496266 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.061288    0.087264    0.185626    6.681892 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.088914    0.008998    6.690890 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042132    0.223876    0.704919    7.395809 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.224005    0.004685    7.400494 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                              7.400494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.298416    6.546443   library hold time
                                              6.546443   data required time
---------------------------------------------------------------------------------------------
                                              6.546443   data required time
                                             -7.400494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854051   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003169    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070090    0.000043    5.690043 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001776    0.047871    0.522260    6.212302 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.047871    0.000047    6.212349 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002460    0.050977    0.518889    6.731238 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.050977    0.000064    6.731303 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018868    0.052761    0.153087    6.884390 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.052821    0.001497    6.885887 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060189    0.296658    0.749439    7.635325 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.297118    0.009840    7.645165 v SRAM_0/DI[4] (EF_SRAM_1024x32)
                                              7.645165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.542303    6.790330   library hold time
                                              6.790330   data required time
---------------------------------------------------------------------------------------------
                                              6.790330   data required time
                                             -7.645165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854835   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002578    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070062    0.000029    5.690030 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003731    0.057994    0.538262    6.228292 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.057994    0.000109    6.228400 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003441    0.057023    0.531260    6.759660 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.057023    0.000108    6.759768 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038710    0.088611    0.182487    6.942255 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.089168    0.005186    6.947442 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044154    0.232774    0.711739    7.659180 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.232930    0.005215    7.664395 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                              7.664395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.559257    6.807284   library hold time
                                              6.807284   data required time
---------------------------------------------------------------------------------------------
                                              6.807284   data required time
                                             -7.664395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857111   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004377    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070130    0.000062    5.690062 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003031    0.054426    0.533099    6.223161 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.054426    0.000086    6.223248 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005861    0.067869    0.544693    6.767941 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.067869    0.000198    6.768138 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031425    0.075280    0.176812    6.944951 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.075791    0.004466    6.949416 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045237    0.237702    0.708913    7.658329 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.237956    0.006630    7.664959 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                              7.664959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.557930    6.805957   library hold time
                                              6.805957   data required time
---------------------------------------------------------------------------------------------
                                              6.805957   data required time
                                             -7.664959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859003   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004452    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070129    0.000061    5.440062 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003412    0.056950    0.536319    5.976381 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.056950    0.000109    5.976490 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002862    0.053329    0.525949    6.502439 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053329    0.000076    6.502515 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.054748    0.079961    0.180005    6.682520 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.081622    0.008602    6.691123 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045090    0.236814    0.711934    7.403057 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.236948    0.004892    7.407948 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                              7.407948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.298447    6.546474   library hold time
                                              6.546474   data required time
---------------------------------------------------------------------------------------------
                                              6.546474   data required time
                                             -7.407948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.861474   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002910    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070078    0.000037    5.690037 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003405    0.056930    0.536258    6.226295 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.056930    0.000098    6.226393 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003731    0.057963    0.532599    6.758992 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.057963    0.000110    6.759102 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037706    0.086847    0.181317    6.940419 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.087432    0.005239    6.945658 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045671    0.239594    0.715523    7.661181 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.239817    0.006236    7.667417 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                              7.667417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.557438    6.805466   library hold time
                                              6.805466   data required time
---------------------------------------------------------------------------------------------
                                              6.805466   data required time
                                             -7.667417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.861951   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004034    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070139    0.000066    5.440066 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002423    0.050745    0.527862    5.967928 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.050745    0.000069    5.967998 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003263    0.055999    0.526878    6.494875 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.055999    0.000096    6.494972 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.063749    0.089033    0.191288    6.686260 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.089361    0.003763    6.690023 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045542    0.238803    0.716777    7.406801 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.238945    0.005046    7.411847 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                              7.411847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.298452    6.546479   library hold time
                                              6.546479   data required time
---------------------------------------------------------------------------------------------
                                              6.546479   data required time
                                             -7.411847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865368   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002910    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070077    0.000037    5.690037 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003071    0.054691    0.533426    6.223463 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.054691    0.000085    6.223548 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003720    0.057920    0.531564    6.755113 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.057920    0.000109    6.755222 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036767    0.085102    0.180035    6.935256 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.085689    0.005159    6.940415 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048161    0.251928    0.722713    7.663128 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.252193    0.006944    7.670072 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                              7.670072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.554169    6.802197   library hold time
                                              6.802197   data required time
---------------------------------------------------------------------------------------------
                                              6.802197   data required time
                                             -7.670072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.867876   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003517    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070091    0.000044    5.690044 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003121    0.055025    0.533865    6.223909 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.055025    0.000088    6.223997 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002649    0.052032    0.523286    6.747283 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.052032    0.000069    6.747351 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019322    0.053519    0.154194    6.901545 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.053578    0.001497    6.903042 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.063954    0.314841    0.761558    7.664600 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.315427    0.011439    7.676039 v SRAM_0/DI[3] (EF_SRAM_1024x32)
                                              7.676039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.539127    6.787155   library hold time
                                              6.787155   data required time
---------------------------------------------------------------------------------------------
                                              6.787155   data required time
                                             -7.676039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888884   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002727    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070070    0.000033    5.440033 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001762    0.047803    0.522133    5.962167 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.047803    0.000047    5.962214 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003288    0.056195    0.526000    6.488214 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.056195    0.000096    6.488310 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.018504    0.042164    0.147757    6.636066 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.042282    0.001268    6.637334 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073455    0.358027    0.784942    7.422276 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.358948    0.015121    7.437397 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                              7.437397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.299041    6.547069   library hold time
                                              6.547069   data required time
---------------------------------------------------------------------------------------------
                                              6.547069   data required time
                                             -7.437397   data arrival time
---------------------------------------------------------------------------------------------
                                              0.890329   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003805    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070126    0.000060    5.690060 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002403    0.050630    0.527683    6.217743 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.050630    0.000065    6.217808 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002598    0.051754    0.521102    6.738910 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.051754    0.000072    6.738982 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.019488    0.043170    0.146860    6.885842 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.043252    0.001457    6.887299 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075143    0.365589    0.790565    7.677864 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.366596    0.015921    7.693785 v SRAM_0/DI[2] (EF_SRAM_1024x32)
                                              7.693785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.531119    6.779146   library hold time
                                              6.779146   data required time
---------------------------------------------------------------------------------------------
                                              6.779146   data required time
                                             -7.693785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914638   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003302    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070096    0.000046    5.690046 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002333    0.050327    0.527074    6.217120 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.050327    0.000062    6.217182 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002351    0.050401    0.518860    6.736042 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.050401    0.000042    6.736084 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.019974    0.043743    0.146644    6.882729 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.043856    0.001736    6.884464 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078938    0.382778    0.802009    7.686473 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.384211    0.017271    7.703743 v SRAM_0/DI[0] (EF_SRAM_1024x32)
                                              7.703743   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.528363    6.776390   library hold time
                                              6.776390   data required time
---------------------------------------------------------------------------------------------
                                              6.776390   data required time
                                             -7.703743   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927354   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003123    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070086    0.000041    5.690041 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002235    0.049967    0.526223    6.216264 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.049967    0.000044    6.216308 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004806    0.062870    0.536438    6.752745 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.062870    0.000167    6.752913 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015597    0.039983    0.146821    6.899734 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.040023    0.001083    6.900816 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078368    0.380008    0.799365    7.700182 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.381357    0.016583    7.716765 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                              7.716765   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.528809    6.776836   library hold time
                                              6.776836   data required time
---------------------------------------------------------------------------------------------
                                              6.776836   data required time
                                             -7.716765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939929   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004133    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070143    0.000068    5.440068 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005542    0.066411    0.549462    5.989530 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.066411    0.000198    5.989728 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004047    0.059098    0.538636    6.528364 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.059098    0.000129    6.528493 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018087    0.041852    0.148421    6.676914 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.041977    0.001594    6.678508 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.081828    0.396190    0.808974    7.487482 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.397785    0.018693    7.506176 v SRAM_0/AD[0] (EF_SRAM_1024x32)
                                              7.506176   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.248027   clock uncertainty
                                  0.000000    6.248027   clock reconvergence pessimism
                                  0.299333    6.547360   library hold time
                                              6.547360   data required time
---------------------------------------------------------------------------------------------
                                              6.547360   data required time
                                             -7.506176   data arrival time
---------------------------------------------------------------------------------------------
                                              0.958816   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.097341    0.009062    4.956347 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053735    0.072224    0.162404    5.118752 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.072258    0.001348    5.120099 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013749    0.086763    0.395946    5.516045 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.086765    0.000497    5.516542 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.102970    0.201419    5.717961 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.103128    0.003377    5.721339 v wbs_ack_o (out)
                                              5.721339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.721339   data arrival time
---------------------------------------------------------------------------------------------
                                              1.421339   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.027508    0.035853    1.840917    7.013894 v SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.035853    0.002659    7.016553 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.103170    0.179589    7.196142 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.103367    0.003745    7.199888 v wbs_dat_o[15] (out)
                                              7.199888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.199888   data arrival time
---------------------------------------------------------------------------------------------
                                              2.659888   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.029051    0.035731    1.841417    7.014394 v SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.035731    0.003295    7.017689 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.103076    0.179573    7.197263 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.103262    0.003645    7.200907 v wbs_dat_o[14] (out)
                                              7.200907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.200907   data arrival time
---------------------------------------------------------------------------------------------
                                              2.660907   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.039281    0.037861    1.845074    7.018051 v SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.037876    0.005012    7.023063 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.103364    0.180425    7.203489 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.103577    0.003899    7.207387 v wbs_dat_o[13] (out)
                                              7.207387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.207387   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667387   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.047246    0.040212    1.847677    7.020654 v SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.040604    0.006612    7.027266 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.102682    0.181854    7.209120 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.102819    0.003149    7.212270 v wbs_dat_o[12] (out)
                                              7.212270   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.212270   data arrival time
---------------------------------------------------------------------------------------------
                                              2.672270   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049395    0.040844    1.848437    7.021414 v SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.041354    0.007066    7.028480 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191220    0.103255    0.181914    7.210394 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.103457    0.003797    7.214191 v wbs_dat_o[11] (out)
                                              7.214191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.214191   data arrival time
---------------------------------------------------------------------------------------------
                                              2.674192   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053044    0.039511    1.848058    7.021035 v SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.044306    0.007164    7.028199 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.103073    0.183179    7.211379 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.103259    0.003645    7.215023 v wbs_dat_o[20] (out)
                                              7.215023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.215023   data arrival time
---------------------------------------------------------------------------------------------
                                              2.675023   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050700    0.041056    1.848413    7.021389 v SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.042061    0.008050    7.029439 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191748    0.103756    0.181846    7.211286 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.104103    0.004502    7.215787 v wbs_dat_o[9] (out)
                                              7.215787   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.215787   data arrival time
---------------------------------------------------------------------------------------------
                                              2.675787   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054061    0.042277    1.849631    7.022608 v SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.043661    0.008159    7.030766 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191059    0.103127    0.182944    7.213711 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.103313    0.003649    7.217360 v wbs_dat_o[10] (out)
                                              7.217360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.217360   data arrival time
---------------------------------------------------------------------------------------------
                                              2.677359   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.055978    0.042998    1.849815    7.022791 v SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.045303    0.007931    7.030723 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190703    0.102835    0.183785    7.214509 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.102985    0.003300    7.217809 v wbs_dat_o[8] (out)
                                              7.217809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.217809   data arrival time
---------------------------------------------------------------------------------------------
                                              2.677809   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057551    0.042384    1.849261    7.022238 v SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.047819    0.007432    7.029670 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.103287    0.184546    7.214217 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.103501    0.003905    7.218122 v wbs_dat_o[17] (out)
                                              7.218122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.218122   data arrival time
---------------------------------------------------------------------------------------------
                                              2.678121   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056183    0.045942    1.849034    7.022011 v SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.051441    0.006599    7.028610 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191043    0.103203    0.186043    7.214653 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.103412    0.003865    7.218519 v wbs_dat_o[25] (out)
                                              7.218519   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.218519   data arrival time
---------------------------------------------------------------------------------------------
                                              2.678519   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056334    0.043329    1.849851    7.022828 v SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.045882    0.008079    7.030907 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191229    0.103289    0.183763    7.214670 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.103499    0.003872    7.218542 v wbs_dat_o[6] (out)
                                              7.218542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.218542   data arrival time
---------------------------------------------------------------------------------------------
                                              2.678541   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060206    0.043840    1.850087    7.023064 v SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.049603    0.007672    7.030736 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192184    0.104036    0.184995    7.215731 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.104415    0.004724    7.220455 v wbs_dat_o[24] (out)
                                              7.220455   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.220455   data arrival time
---------------------------------------------------------------------------------------------
                                              2.680455   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062894    0.045271    1.850987    7.023964 v SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.050834    0.007462    7.031425 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.102709    0.186179    7.217604 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.102845    0.003151    7.220755 v wbs_dat_o[5] (out)
                                              7.220755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.220755   data arrival time
---------------------------------------------------------------------------------------------
                                              2.680755   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063008    0.045725    1.851949    7.024926 v SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.049564    0.008070    7.032997 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.103128    0.185432    7.218428 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.103313    0.003647    7.222075 v wbs_dat_o[4] (out)
                                              7.222075   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.222075   data arrival time
---------------------------------------------------------------------------------------------
                                              2.682076   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054103    0.045414    1.849045    7.022021 v SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.048243    0.011938    7.033959 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.103221    0.184709    7.218668 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.103430    0.003868    7.222536 v wbs_dat_o[29] (out)
                                              7.222536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.222536   data arrival time
---------------------------------------------------------------------------------------------
                                              2.682536   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061892    0.046107    1.851538    7.024515 v SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.049115    0.007956    7.032470 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.104023    0.187075    7.219545 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.104151    0.003078    7.222623 v wbs_dat_o[7] (out)
                                              7.222623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.222623   data arrival time
---------------------------------------------------------------------------------------------
                                              2.682623   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068293    0.049908    1.856832    7.029809 v SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.049908    0.003975    7.033784 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.102808    0.185705    7.219489 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.102958    0.003298    7.222787 v wbs_dat_o[21] (out)
                                              7.222787   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.222787   data arrival time
---------------------------------------------------------------------------------------------
                                              2.682787   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067537    0.049298    1.856758    7.029735 v SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.049298    0.003932    7.033666 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191328    0.103474    0.184940    7.218606 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.103729    0.004249    7.222856 v wbs_dat_o[26] (out)
                                              7.222856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.222856   data arrival time
---------------------------------------------------------------------------------------------
                                              2.682856   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067153    0.048532    1.852173    7.025150 v SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.053536    0.007464    7.032614 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.103099    0.187082    7.219697 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.103284    0.003646    7.223342 v wbs_dat_o[16] (out)
                                              7.223342   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.223342   data arrival time
---------------------------------------------------------------------------------------------
                                              2.683342   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073366    0.052115    1.858539    7.031516 v SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.052115    0.004754    7.036269 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.102699    0.186711    7.222980 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.102835    0.003150    7.226130 v wbs_dat_o[23] (out)
                                              7.226130   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.226130   data arrival time
---------------------------------------------------------------------------------------------
                                              2.686130   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073485    0.051899    1.858588    7.031564 v SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.051899    0.004839    7.036404 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190996    0.103135    0.186315    7.222718 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.103331    0.003744    7.226462 v wbs_dat_o[27] (out)
                                              7.226462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.226462   data arrival time
---------------------------------------------------------------------------------------------
                                              2.686462   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064057    0.048021    1.850853    7.023830 v SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.057244    0.013670    7.037500 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.102928    0.188724    7.226225 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.103093    0.003448    7.229672 v wbs_dat_o[19] (out)
                                              7.229672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.229672   data arrival time
---------------------------------------------------------------------------------------------
                                              2.689672   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.065007    0.047801    1.851127    7.024104 v SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.057712    0.013211    7.037314 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.103074    0.188821    7.226135 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.103259    0.003645    7.229780 v wbs_dat_o[18] (out)
                                              7.229780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.229780   data arrival time
---------------------------------------------------------------------------------------------
                                              2.689780   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.081575    0.055331    1.862219    7.035196 v SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.055331    0.004623    7.039819 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.103394    0.187592    7.227411 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.103629    0.004085    7.231495 v wbs_dat_o[0] (out)
                                              7.231495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.231495   data arrival time
---------------------------------------------------------------------------------------------
                                              2.691496   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067561    0.050747    1.851067    7.024044 v SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.060363    0.015647    7.039691 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.103079    0.189940    7.229631 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.103264    0.003645    7.233276 v wbs_dat_o[22] (out)
                                              7.233276   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.233276   data arrival time
---------------------------------------------------------------------------------------------
                                              2.693276   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070139    0.049392    1.853187    7.026164 v SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.060161    0.013644    7.039808 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191105    0.103146    0.189909    7.229717 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.103331    0.003646    7.233363 v wbs_dat_o[3] (out)
                                              7.233363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.233363   data arrival time
---------------------------------------------------------------------------------------------
                                              2.693362   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084277    0.056677    1.863057    7.036034 v SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.056677    0.004817    7.040852 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.103988    0.190228    7.231080 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.104115    0.003077    7.234157 v wbs_dat_o[1] (out)
                                              7.234157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.234157   data arrival time
---------------------------------------------------------------------------------------------
                                              2.694157   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066648    0.048469    1.850587    7.023564 v SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.060235    0.017626    7.041191 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.103384    0.189576    7.230767 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.103627    0.004150    7.234917 v wbs_dat_o[28] (out)
                                              7.234917   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.234917   data arrival time
---------------------------------------------------------------------------------------------
                                              2.694917   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075681    0.056591    1.854435    7.027412 v SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.064695    0.015314    7.042726 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190803    0.103011    0.191712    7.234438 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.103196    0.003642    7.238080 v wbs_dat_o[2] (out)
                                              7.238080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.238080   data arrival time
---------------------------------------------------------------------------------------------
                                              2.698080   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.072903    0.049658    1.851069    7.024045 v SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.067131    0.020256    7.044302 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.103166    0.192618    7.236920 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.103375    0.003864    7.240783 v wbs_dat_o[31] (out)
                                              7.240783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.240783   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700783   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286559    4.947286 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243    4.948529 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210049    5.158578 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014398    5.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075576    0.050081    1.851211    7.024188 v SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.069717    0.021061    7.045249 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191166    0.103310    0.193668    7.238918 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.103536    0.004003    7.242921 v wbs_dat_o[30] (out)
                                              7.242921   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.242921   data arrival time
---------------------------------------------------------------------------------------------
                                              2.702921   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002602    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000059    0.000028   17.150028 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008233    0.054760    0.089196   17.239223 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.054762    0.000377   17.239601 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004705    0.030534    0.048425   17.288025 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.030534    0.000062   17.288088 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.288088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.097341    0.010016    5.908595 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053735    0.072224    0.179499    6.088094 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.072258    0.001489    6.089584 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.189584   clock uncertainty
                                  0.000000    6.189584   clock reconvergence pessimism
                                  0.323701    6.513285   library removal time
                                              6.513285   data required time
---------------------------------------------------------------------------------------------
                                              6.513285   data required time
                                            -17.288088   data arrival time
---------------------------------------------------------------------------------------------
                                             10.774803   slack (MET)



