
bluetooth_rxtx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007c40  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .persistent   00000020  10000000  10000000  00018000  2**0
                  ALLOC
  2 .data         0000093e  10000020  0000bc40  00010020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00002918  10000960  0000c57e  00010960  2**3
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  0001095e  2**0
                  CONTENTS, READONLY
  5 .comment      00000070  00000000  00000000  00010987  2**0
                  CONTENTS, READONLY
  6 .debug_frame  00001c50  00000000  00000000  000109f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004ee2  00000000  00000000  00012648  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001590  00000000  00000000  0001752a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000006b8  00000000  00000000  00018aba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000005d8  00000000  00000000  00019172  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000026b6  00000000  00000000  0001974a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000021ce  00000000  00000000  0001be00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_NVIC_Handler_Functions>:
    4000:	e0 3f 00 10 3d 98 00 00 a9 98 00 00 a9 98 00 00     .?..=...........
    4010:	a9 98 00 00 a9 98 00 00 a9 98 00 00 00 00 00 00     ................
    4020:	00 00 00 00 00 00 00 00 00 00 00 00 a9 98 00 00     ................
    4030:	a9 98 00 00 00 00 00 00 a9 98 00 00 a9 98 00 00     ................
    4040:	a9 98 00 00 cd 53 00 00 a9 98 00 00 a9 98 00 00     .....S..........
    4050:	a9 98 00 00 a9 98 00 00 a9 98 00 00 a9 98 00 00     ................
    4060:	a9 98 00 00 a9 98 00 00 a9 98 00 00 a9 98 00 00     ................
    4070:	a9 98 00 00 a9 98 00 00 a9 98 00 00 a9 98 00 00     ................
    4080:	a9 98 00 00 a9 98 00 00 a9 98 00 00 a9 98 00 00     ................
    4090:	a9 98 00 00 e9 54 00 00 a9 98 00 00 a9 98 00 00     .....T..........
    40a0:	31 98 00 00 a9 98 00 00 71 59 00 00 a9 98 00 00     1.......qY......
    40b0:	a9 98 00 00 a9 98 00 00 a9 98 00 00 a9 98 00 00     ................
    40c0:	a9 98 00 00 a9 98 00 00 a9 98 00 00                 ............

000040cc <__do_global_dtors_aux>:
    40cc:	b510      	push	{r4, lr}
    40ce:	4c05      	ldr	r4, [pc, #20]	; (40e4 <__do_global_dtors_aux+0x18>)
    40d0:	7823      	ldrb	r3, [r4, #0]
    40d2:	b933      	cbnz	r3, 40e2 <__do_global_dtors_aux+0x16>
    40d4:	4b04      	ldr	r3, [pc, #16]	; (40e8 <__do_global_dtors_aux+0x1c>)
    40d6:	b113      	cbz	r3, 40de <__do_global_dtors_aux+0x12>
    40d8:	4804      	ldr	r0, [pc, #16]	; (40ec <__do_global_dtors_aux+0x20>)
    40da:	f3af 8000 	nop.w
    40de:	2301      	movs	r3, #1
    40e0:	7023      	strb	r3, [r4, #0]
    40e2:	bd10      	pop	{r4, pc}
    40e4:	10000960 	.word	0x10000960
    40e8:	00000000 	.word	0x00000000
    40ec:	0000bc1c 	.word	0x0000bc1c

000040f0 <frame_dummy>:
    40f0:	4b08      	ldr	r3, [pc, #32]	; (4114 <frame_dummy+0x24>)
    40f2:	b510      	push	{r4, lr}
    40f4:	b11b      	cbz	r3, 40fe <frame_dummy+0xe>
    40f6:	4808      	ldr	r0, [pc, #32]	; (4118 <frame_dummy+0x28>)
    40f8:	4908      	ldr	r1, [pc, #32]	; (411c <frame_dummy+0x2c>)
    40fa:	f3af 8000 	nop.w
    40fe:	4808      	ldr	r0, [pc, #32]	; (4120 <frame_dummy+0x30>)
    4100:	6803      	ldr	r3, [r0, #0]
    4102:	b903      	cbnz	r3, 4106 <frame_dummy+0x16>
    4104:	bd10      	pop	{r4, pc}
    4106:	4b07      	ldr	r3, [pc, #28]	; (4124 <frame_dummy+0x34>)
    4108:	2b00      	cmp	r3, #0
    410a:	d0fb      	beq.n	4104 <frame_dummy+0x14>
    410c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4110:	4718      	bx	r3
    4112:	bf00      	nop
    4114:	00000000 	.word	0x00000000
    4118:	0000bc1c 	.word	0x0000bc1c
    411c:	10000964 	.word	0x10000964
    4120:	10000960 	.word	0x10000960
    4124:	00000000 	.word	0x00000000

00004128 <__libc_init_array>:
    4128:	b570      	push	{r4, r5, r6, lr}
    412a:	4e0f      	ldr	r6, [pc, #60]	; (4168 <__libc_init_array+0x40>)
    412c:	4d0f      	ldr	r5, [pc, #60]	; (416c <__libc_init_array+0x44>)
    412e:	1b76      	subs	r6, r6, r5
    4130:	10b6      	asrs	r6, r6, #2
    4132:	bf18      	it	ne
    4134:	2400      	movne	r4, #0
    4136:	d005      	beq.n	4144 <__libc_init_array+0x1c>
    4138:	3401      	adds	r4, #1
    413a:	f855 3b04 	ldr.w	r3, [r5], #4
    413e:	4798      	blx	r3
    4140:	42a6      	cmp	r6, r4
    4142:	d1f9      	bne.n	4138 <__libc_init_array+0x10>
    4144:	4e0a      	ldr	r6, [pc, #40]	; (4170 <__libc_init_array+0x48>)
    4146:	4d0b      	ldr	r5, [pc, #44]	; (4174 <__libc_init_array+0x4c>)
    4148:	f007 fd68 	bl	bc1c <_init>
    414c:	1b76      	subs	r6, r6, r5
    414e:	10b6      	asrs	r6, r6, #2
    4150:	bf18      	it	ne
    4152:	2400      	movne	r4, #0
    4154:	d006      	beq.n	4164 <__libc_init_array+0x3c>
    4156:	3401      	adds	r4, #1
    4158:	f855 3b04 	ldr.w	r3, [r5], #4
    415c:	4798      	blx	r3
    415e:	42a6      	cmp	r6, r4
    4160:	d1f9      	bne.n	4156 <__libc_init_array+0x2e>
    4162:	bd70      	pop	{r4, r5, r6, pc}
    4164:	bd70      	pop	{r4, r5, r6, pc}
    4166:	bf00      	nop
    4168:	0000bc28 	.word	0x0000bc28
    416c:	0000bc28 	.word	0x0000bc28
    4170:	0000bc30 	.word	0x0000bc30
    4174:	0000bc28 	.word	0x0000bc28

00004178 <memset>:
    4178:	b470      	push	{r4, r5, r6}
    417a:	0784      	lsls	r4, r0, #30
    417c:	d046      	beq.n	420c <memset+0x94>
    417e:	1e54      	subs	r4, r2, #1
    4180:	2a00      	cmp	r2, #0
    4182:	d041      	beq.n	4208 <memset+0x90>
    4184:	b2cd      	uxtb	r5, r1
    4186:	4603      	mov	r3, r0
    4188:	e002      	b.n	4190 <memset+0x18>
    418a:	1e62      	subs	r2, r4, #1
    418c:	b3e4      	cbz	r4, 4208 <memset+0x90>
    418e:	4614      	mov	r4, r2
    4190:	f803 5b01 	strb.w	r5, [r3], #1
    4194:	079a      	lsls	r2, r3, #30
    4196:	d1f8      	bne.n	418a <memset+0x12>
    4198:	2c03      	cmp	r4, #3
    419a:	d92e      	bls.n	41fa <memset+0x82>
    419c:	b2cd      	uxtb	r5, r1
    419e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    41a2:	2c0f      	cmp	r4, #15
    41a4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    41a8:	d919      	bls.n	41de <memset+0x66>
    41aa:	4626      	mov	r6, r4
    41ac:	f103 0210 	add.w	r2, r3, #16
    41b0:	3e10      	subs	r6, #16
    41b2:	2e0f      	cmp	r6, #15
    41b4:	f842 5c10 	str.w	r5, [r2, #-16]
    41b8:	f842 5c0c 	str.w	r5, [r2, #-12]
    41bc:	f842 5c08 	str.w	r5, [r2, #-8]
    41c0:	f842 5c04 	str.w	r5, [r2, #-4]
    41c4:	f102 0210 	add.w	r2, r2, #16
    41c8:	d8f2      	bhi.n	41b0 <memset+0x38>
    41ca:	f1a4 0210 	sub.w	r2, r4, #16
    41ce:	f022 020f 	bic.w	r2, r2, #15
    41d2:	f004 040f 	and.w	r4, r4, #15
    41d6:	3210      	adds	r2, #16
    41d8:	2c03      	cmp	r4, #3
    41da:	4413      	add	r3, r2
    41dc:	d90d      	bls.n	41fa <memset+0x82>
    41de:	461e      	mov	r6, r3
    41e0:	4622      	mov	r2, r4
    41e2:	3a04      	subs	r2, #4
    41e4:	2a03      	cmp	r2, #3
    41e6:	f846 5b04 	str.w	r5, [r6], #4
    41ea:	d8fa      	bhi.n	41e2 <memset+0x6a>
    41ec:	1f22      	subs	r2, r4, #4
    41ee:	f022 0203 	bic.w	r2, r2, #3
    41f2:	3204      	adds	r2, #4
    41f4:	4413      	add	r3, r2
    41f6:	f004 0403 	and.w	r4, r4, #3
    41fa:	b12c      	cbz	r4, 4208 <memset+0x90>
    41fc:	b2c9      	uxtb	r1, r1
    41fe:	441c      	add	r4, r3
    4200:	f803 1b01 	strb.w	r1, [r3], #1
    4204:	42a3      	cmp	r3, r4
    4206:	d1fb      	bne.n	4200 <memset+0x88>
    4208:	bc70      	pop	{r4, r5, r6}
    420a:	4770      	bx	lr
    420c:	4614      	mov	r4, r2
    420e:	4603      	mov	r3, r0
    4210:	e7c2      	b.n	4198 <memset+0x20>
    4212:	bf00      	nop

00004214 <register_fini>:
    4214:	4b02      	ldr	r3, [pc, #8]	; (4220 <register_fini+0xc>)
    4216:	b113      	cbz	r3, 421e <register_fini+0xa>
    4218:	4802      	ldr	r0, [pc, #8]	; (4224 <register_fini+0x10>)
    421a:	f000 b805 	b.w	4228 <atexit>
    421e:	4770      	bx	lr
    4220:	00000000 	.word	0x00000000
    4224:	00004235 	.word	0x00004235

00004228 <atexit>:
    4228:	4601      	mov	r1, r0
    422a:	2000      	movs	r0, #0
    422c:	4602      	mov	r2, r0
    422e:	4603      	mov	r3, r0
    4230:	f000 b816 	b.w	4260 <__register_exitproc>

00004234 <__libc_fini_array>:
    4234:	b538      	push	{r3, r4, r5, lr}
    4236:	4b08      	ldr	r3, [pc, #32]	; (4258 <__libc_fini_array+0x24>)
    4238:	4d08      	ldr	r5, [pc, #32]	; (425c <__libc_fini_array+0x28>)
    423a:	1aed      	subs	r5, r5, r3
    423c:	10ac      	asrs	r4, r5, #2
    423e:	bf18      	it	ne
    4240:	18ed      	addne	r5, r5, r3
    4242:	d005      	beq.n	4250 <__libc_fini_array+0x1c>
    4244:	3c01      	subs	r4, #1
    4246:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    424a:	4798      	blx	r3
    424c:	2c00      	cmp	r4, #0
    424e:	d1f9      	bne.n	4244 <__libc_fini_array+0x10>
    4250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    4254:	f007 bcec 	b.w	bc30 <_fini>
    4258:	0000bc3c 	.word	0x0000bc3c
    425c:	0000bc40 	.word	0x0000bc40

00004260 <__register_exitproc>:
    4260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4264:	4c25      	ldr	r4, [pc, #148]	; (42fc <__register_exitproc+0x9c>)
    4266:	4606      	mov	r6, r0
    4268:	6825      	ldr	r5, [r4, #0]
    426a:	4688      	mov	r8, r1
    426c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    4270:	4692      	mov	sl, r2
    4272:	4699      	mov	r9, r3
    4274:	b3c4      	cbz	r4, 42e8 <__register_exitproc+0x88>
    4276:	6860      	ldr	r0, [r4, #4]
    4278:	281f      	cmp	r0, #31
    427a:	dc17      	bgt.n	42ac <__register_exitproc+0x4c>
    427c:	1c41      	adds	r1, r0, #1
    427e:	b176      	cbz	r6, 429e <__register_exitproc+0x3e>
    4280:	eb04 0380 	add.w	r3, r4, r0, lsl #2
    4284:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
    4288:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
    428c:	2201      	movs	r2, #1
    428e:	4082      	lsls	r2, r0
    4290:	4315      	orrs	r5, r2
    4292:	2e02      	cmp	r6, #2
    4294:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
    4298:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
    429c:	d01e      	beq.n	42dc <__register_exitproc+0x7c>
    429e:	1c83      	adds	r3, r0, #2
    42a0:	6061      	str	r1, [r4, #4]
    42a2:	2000      	movs	r0, #0
    42a4:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
    42a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    42ac:	4b14      	ldr	r3, [pc, #80]	; (4300 <__register_exitproc+0xa0>)
    42ae:	b303      	cbz	r3, 42f2 <__register_exitproc+0x92>
    42b0:	f44f 70c8 	mov.w	r0, #400	; 0x190
    42b4:	f3af 8000 	nop.w
    42b8:	4604      	mov	r4, r0
    42ba:	b1d0      	cbz	r0, 42f2 <__register_exitproc+0x92>
    42bc:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    42c0:	2700      	movs	r7, #0
    42c2:	e884 0088 	stmia.w	r4, {r3, r7}
    42c6:	4638      	mov	r0, r7
    42c8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    42cc:	2101      	movs	r1, #1
    42ce:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    42d2:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    42d6:	2e00      	cmp	r6, #0
    42d8:	d0e1      	beq.n	429e <__register_exitproc+0x3e>
    42da:	e7d1      	b.n	4280 <__register_exitproc+0x20>
    42dc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
    42e0:	431a      	orrs	r2, r3
    42e2:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    42e6:	e7da      	b.n	429e <__register_exitproc+0x3e>
    42e8:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    42ec:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    42f0:	e7c1      	b.n	4276 <__register_exitproc+0x16>
    42f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    42f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    42fa:	bf00      	nop
    42fc:	0000b198 	.word	0x0000b198
    4300:	00000000 	.word	0x00000000

00004304 <rssi_reset>:
int8_t rssi_min;
uint8_t rssi_count = 0;
int32_t rssi_sum = 0;

static void rssi_reset(void)
{
    4304:	b480      	push	{r7}
    4306:	af00      	add	r7, sp, #0
	rssi_count = 0;
    4308:	4b07      	ldr	r3, [pc, #28]	; (4328 <rssi_reset+0x24>)
    430a:	2200      	movs	r2, #0
    430c:	701a      	strb	r2, [r3, #0]
	rssi_sum = 0;
    430e:	4b07      	ldr	r3, [pc, #28]	; (432c <rssi_reset+0x28>)
    4310:	2200      	movs	r2, #0
    4312:	601a      	str	r2, [r3, #0]
	rssi_max = INT8_MIN;
    4314:	4b06      	ldr	r3, [pc, #24]	; (4330 <rssi_reset+0x2c>)
    4316:	2280      	movs	r2, #128	; 0x80
    4318:	701a      	strb	r2, [r3, #0]
	rssi_min = INT8_MAX;
    431a:	4b06      	ldr	r3, [pc, #24]	; (4334 <rssi_reset+0x30>)
    431c:	227f      	movs	r2, #127	; 0x7f
    431e:	701a      	strb	r2, [r3, #0]
}
    4320:	46bd      	mov	sp, r7
    4322:	f85d 7b04 	ldr.w	r7, [sp], #4
    4326:	4770      	bx	lr
    4328:	10000a49 	.word	0x10000a49
    432c:	10000a4c 	.word	0x10000a4c
    4330:	10000b04 	.word	0x10000b04
    4334:	10000bb8 	.word	0x10000bb8

00004338 <rssi_add>:

static void rssi_add(int8_t v)
{
    4338:	b480      	push	{r7}
    433a:	b083      	sub	sp, #12
    433c:	af00      	add	r7, sp, #0
    433e:	4603      	mov	r3, r0
    4340:	71fb      	strb	r3, [r7, #7]
	rssi_max = (v > rssi_max) ? v : rssi_max;
    4342:	4b14      	ldr	r3, [pc, #80]	; (4394 <rssi_add+0x5c>)
    4344:	781b      	ldrb	r3, [r3, #0]
    4346:	b25a      	sxtb	r2, r3
    4348:	f997 3007 	ldrsb.w	r3, [r7, #7]
    434c:	4293      	cmp	r3, r2
    434e:	bfb8      	it	lt
    4350:	4613      	movlt	r3, r2
    4352:	b2da      	uxtb	r2, r3
    4354:	4b0f      	ldr	r3, [pc, #60]	; (4394 <rssi_add+0x5c>)
    4356:	701a      	strb	r2, [r3, #0]
	rssi_min = (v < rssi_min) ? v : rssi_min;
    4358:	4b0f      	ldr	r3, [pc, #60]	; (4398 <rssi_add+0x60>)
    435a:	781b      	ldrb	r3, [r3, #0]
    435c:	b25a      	sxtb	r2, r3
    435e:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4362:	4293      	cmp	r3, r2
    4364:	bfa8      	it	ge
    4366:	4613      	movge	r3, r2
    4368:	b2da      	uxtb	r2, r3
    436a:	4b0b      	ldr	r3, [pc, #44]	; (4398 <rssi_add+0x60>)
    436c:	701a      	strb	r2, [r3, #0]
	rssi_sum += ((int32_t)v * 256);  // scaled int math (x256)
    436e:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4372:	021a      	lsls	r2, r3, #8
    4374:	4b09      	ldr	r3, [pc, #36]	; (439c <rssi_add+0x64>)
    4376:	681b      	ldr	r3, [r3, #0]
    4378:	4413      	add	r3, r2
    437a:	4a08      	ldr	r2, [pc, #32]	; (439c <rssi_add+0x64>)
    437c:	6013      	str	r3, [r2, #0]
	rssi_count += 1;
    437e:	4b08      	ldr	r3, [pc, #32]	; (43a0 <rssi_add+0x68>)
    4380:	781b      	ldrb	r3, [r3, #0]
    4382:	3301      	adds	r3, #1
    4384:	b2da      	uxtb	r2, r3
    4386:	4b06      	ldr	r3, [pc, #24]	; (43a0 <rssi_add+0x68>)
    4388:	701a      	strb	r2, [r3, #0]
}
    438a:	370c      	adds	r7, #12
    438c:	46bd      	mov	sp, r7
    438e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4392:	4770      	bx	lr
    4394:	10000b04 	.word	0x10000b04
    4398:	10000bb8 	.word	0x10000bb8
    439c:	10000a4c 	.word	0x10000a4c
    43a0:	10000a49 	.word	0x10000a49

000043a4 <rssi_iir_update>:

/* For sweep mode, update IIR per channel. Otherwise, use single value. */
static void rssi_iir_update(void)
{
    43a4:	b480      	push	{r7}
    43a6:	b085      	sub	sp, #20
    43a8:	af00      	add	r7, sp, #0
	int32_t avg;
	int32_t rssi_iir_acc;

	/* Use array to track 79 Bluetooth channels, or just first
	 * slot of array if not sweeping. */
	if (hop_mode > 0)
    43aa:	4b1f      	ldr	r3, [pc, #124]	; (4428 <rssi_iir_update+0x84>)
    43ac:	781b      	ldrb	r3, [r3, #0]
    43ae:	2b00      	cmp	r3, #0
    43b0:	d006      	beq.n	43c0 <rssi_iir_update+0x1c>
		i = channel - 2402;
    43b2:	4b1e      	ldr	r3, [pc, #120]	; (442c <rssi_iir_update+0x88>)
    43b4:	881b      	ldrh	r3, [r3, #0]
    43b6:	b29b      	uxth	r3, r3
    43b8:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    43bc:	60fb      	str	r3, [r7, #12]
    43be:	e001      	b.n	43c4 <rssi_iir_update+0x20>
	else
		i = 0;
    43c0:	2300      	movs	r3, #0
    43c2:	60fb      	str	r3, [r7, #12]

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    43c4:	4b1a      	ldr	r3, [pc, #104]	; (4430 <rssi_iir_update+0x8c>)
    43c6:	781b      	ldrb	r3, [r3, #0]
    43c8:	2b00      	cmp	r3, #0
    43ca:	d008      	beq.n	43de <rssi_iir_update+0x3a>
		avg = (rssi_sum  + 128) / rssi_count;
    43cc:	4b19      	ldr	r3, [pc, #100]	; (4434 <rssi_iir_update+0x90>)
    43ce:	681b      	ldr	r3, [r3, #0]
    43d0:	3380      	adds	r3, #128	; 0x80
    43d2:	4a17      	ldr	r2, [pc, #92]	; (4430 <rssi_iir_update+0x8c>)
    43d4:	7812      	ldrb	r2, [r2, #0]
    43d6:	fb93 f3f2 	sdiv	r3, r3, r2
    43da:	60bb      	str	r3, [r7, #8]
    43dc:	e001      	b.n	43e2 <rssi_iir_update+0x3e>
	else
		avg = 0; // really an error
    43de:	2300      	movs	r3, #0
    43e0:	60bb      	str	r3, [r7, #8]
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    43e2:	4a15      	ldr	r2, [pc, #84]	; (4438 <rssi_iir_update+0x94>)
    43e4:	68fb      	ldr	r3, [r7, #12]
    43e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    43ea:	b21a      	sxth	r2, r3
    43ec:	4613      	mov	r3, r2
    43ee:	019b      	lsls	r3, r3, #6
    43f0:	1a9b      	subs	r3, r3, r2
    43f2:	009b      	lsls	r3, r3, #2
    43f4:	4413      	add	r3, r2
    43f6:	607b      	str	r3, [r7, #4]
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    43f8:	68ba      	ldr	r2, [r7, #8]
    43fa:	4613      	mov	r3, r2
    43fc:	005b      	lsls	r3, r3, #1
    43fe:	4413      	add	r3, r2
    4400:	687a      	ldr	r2, [r7, #4]
    4402:	4413      	add	r3, r2
    4404:	607b      	str	r3, [r7, #4]
	rssi_iir[i] = (int16_t)((rssi_iir_acc + 128) / 256);
    4406:	687b      	ldr	r3, [r7, #4]
    4408:	3380      	adds	r3, #128	; 0x80
    440a:	2b00      	cmp	r3, #0
    440c:	da00      	bge.n	4410 <rssi_iir_update+0x6c>
    440e:	33ff      	adds	r3, #255	; 0xff
    4410:	121b      	asrs	r3, r3, #8
    4412:	b299      	uxth	r1, r3
    4414:	4a08      	ldr	r2, [pc, #32]	; (4438 <rssi_iir_update+0x94>)
    4416:	68fb      	ldr	r3, [r7, #12]
    4418:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
    441c:	3714      	adds	r7, #20
    441e:	46bd      	mov	sp, r7
    4420:	f85d 7b04 	ldr.w	r7, [sp], #4
    4424:	4770      	bx	lr
    4426:	bf00      	nop
    4428:	1000097c 	.word	0x1000097c
    442c:	1000049c 	.word	0x1000049c
    4430:	10000a49 	.word	0x10000a49
    4434:	10000a4c 	.word	0x10000a4c
    4438:	100009a0 	.word	0x100009a0

0000443c <cs_threshold_set>:
/* Set CC2400 carrier sense threshold and store value to
 * global. CC2400 RSSI is determined by 54dBm + level. CS threshold is
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, u8 samples)
{
    443c:	b580      	push	{r7, lr}
    443e:	b082      	sub	sp, #8
    4440:	af00      	add	r7, sp, #0
    4442:	4603      	mov	r3, r0
    4444:	460a      	mov	r2, r1
    4446:	71fb      	strb	r3, [r7, #7]
    4448:	4613      	mov	r3, r2
    444a:	71bb      	strb	r3, [r7, #6]
	level = MIN(MAX(level,-120),(-20));
    444c:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4450:	f113 0f14 	cmn.w	r3, #20
    4454:	d00d      	beq.n	4472 <cs_threshold_set+0x36>
    4456:	f997 3007 	ldrsb.w	r3, [r7, #7]
    445a:	f113 0f13 	cmn.w	r3, #19
    445e:	da08      	bge.n	4472 <cs_threshold_set+0x36>
    4460:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4464:	f06f 0277 	mvn.w	r2, #119	; 0x77
    4468:	4293      	cmp	r3, r2
    446a:	bfb8      	it	lt
    446c:	4613      	movlt	r3, r2
    446e:	b2db      	uxtb	r3, r3
    4470:	e000      	b.n	4474 <cs_threshold_set+0x38>
    4472:	23ec      	movs	r3, #236	; 0xec
    4474:	71fb      	strb	r3, [r7, #7]
	cc2400_set(RSSI, (uint8_t)((level + 56) & (0x3f << 2)) | (samples&3));
    4476:	79fb      	ldrb	r3, [r7, #7]
    4478:	3338      	adds	r3, #56	; 0x38
    447a:	b2db      	uxtb	r3, r3
    447c:	b29b      	uxth	r3, r3
    447e:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    4482:	b29a      	uxth	r2, r3
    4484:	79bb      	ldrb	r3, [r7, #6]
    4486:	b29b      	uxth	r3, r3
    4488:	f003 0303 	and.w	r3, r3, #3
    448c:	b29b      	uxth	r3, r3
    448e:	4313      	orrs	r3, r2
    4490:	b29b      	uxth	r3, r3
    4492:	b29b      	uxth	r3, r3
    4494:	2006      	movs	r0, #6
    4496:	4619      	mov	r1, r3
    4498:	f005 fbee 	bl	9c78 <cc2400_set>
	cs_threshold_cur = level;
    449c:	4a08      	ldr	r2, [pc, #32]	; (44c0 <cs_threshold_set+0x84>)
    449e:	79fb      	ldrb	r3, [r7, #7]
    44a0:	7013      	strb	r3, [r2, #0]
	cs_no_squelch = (level <= -120);
    44a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
    44a6:	f113 0f77 	cmn.w	r3, #119	; 0x77
    44aa:	bfb4      	ite	lt
    44ac:	2301      	movlt	r3, #1
    44ae:	2300      	movge	r3, #0
    44b0:	b2db      	uxtb	r3, r3
    44b2:	461a      	mov	r2, r3
    44b4:	4b03      	ldr	r3, [pc, #12]	; (44c4 <cs_threshold_set+0x88>)
    44b6:	701a      	strb	r2, [r3, #0]
}
    44b8:	3708      	adds	r7, #8
    44ba:	46bd      	mov	sp, r7
    44bc:	bd80      	pop	{r7, pc}
    44be:	bf00      	nop
    44c0:	1000044d 	.word	0x1000044d
    44c4:	1000097e 	.word	0x1000097e

000044c8 <enqueue>:

static int enqueue(u8 type, u8 *buf)
{
    44c8:	b580      	push	{r7, lr}
    44ca:	b088      	sub	sp, #32
    44cc:	af00      	add	r7, sp, #0
    44ce:	4603      	mov	r3, r0
    44d0:	6039      	str	r1, [r7, #0]
    44d2:	71fb      	strb	r3, [r7, #7]
	usb_pkt_rx *f = usb_enqueue();
    44d4:	f004 f9b8 	bl	8848 <usb_enqueue>
    44d8:	61f8      	str	r0, [r7, #28]

	/* fail if queue is full */
	if (f == NULL) {
    44da:	69fb      	ldr	r3, [r7, #28]
    44dc:	2b00      	cmp	r3, #0
    44de:	d109      	bne.n	44f4 <enqueue+0x2c>
		status |= FIFO_OVERFLOW;
    44e0:	4b5e      	ldr	r3, [pc, #376]	; (465c <enqueue+0x194>)
    44e2:	781b      	ldrb	r3, [r3, #0]
    44e4:	b2db      	uxtb	r3, r3
    44e6:	f043 0304 	orr.w	r3, r3, #4
    44ea:	b2da      	uxtb	r2, r3
    44ec:	4b5b      	ldr	r3, [pc, #364]	; (465c <enqueue+0x194>)
    44ee:	701a      	strb	r2, [r3, #0]
		return 0;
    44f0:	2300      	movs	r3, #0
    44f2:	e0af      	b.n	4654 <enqueue+0x18c>
	}

	f->pkt_type = type;
    44f4:	69fb      	ldr	r3, [r7, #28]
    44f6:	79fa      	ldrb	r2, [r7, #7]
    44f8:	701a      	strb	r2, [r3, #0]
	if(type == SPECAN) {
    44fa:	79fb      	ldrb	r3, [r7, #7]
    44fc:	2b04      	cmp	r3, #4
    44fe:	d113      	bne.n	4528 <enqueue+0x60>
		f->clkn_high = (clkn >> 20) & 0xff;
    4500:	4b57      	ldr	r3, [pc, #348]	; (4660 <enqueue+0x198>)
    4502:	681b      	ldr	r3, [r3, #0]
    4504:	0d1b      	lsrs	r3, r3, #20
    4506:	b2da      	uxtb	r2, r3
    4508:	69fb      	ldr	r3, [r7, #28]
    450a:	70da      	strb	r2, [r3, #3]
		f->clk100ns = CLK100NS;
    450c:	4b54      	ldr	r3, [pc, #336]	; (4660 <enqueue+0x198>)
    450e:	681b      	ldr	r3, [r3, #0]
    4510:	f3c3 0313 	ubfx	r3, r3, #0, #20
    4514:	f640 4235 	movw	r2, #3125	; 0xc35
    4518:	fb02 f203 	mul.w	r2, r2, r3
    451c:	4b51      	ldr	r3, [pc, #324]	; (4664 <enqueue+0x19c>)
    451e:	681b      	ldr	r3, [r3, #0]
    4520:	441a      	add	r2, r3
    4522:	69fb      	ldr	r3, [r7, #28]
    4524:	605a      	str	r2, [r3, #4]
    4526:	e008      	b.n	453a <enqueue+0x72>
	} else {
		f->clkn_high = idle_buf_clkn_high;
    4528:	4b4f      	ldr	r3, [pc, #316]	; (4668 <enqueue+0x1a0>)
    452a:	681b      	ldr	r3, [r3, #0]
    452c:	b2da      	uxtb	r2, r3
    452e:	69fb      	ldr	r3, [r7, #28]
    4530:	70da      	strb	r2, [r3, #3]
		f->clk100ns = idle_buf_clk100ns;
    4532:	4b4e      	ldr	r3, [pc, #312]	; (466c <enqueue+0x1a4>)
    4534:	681a      	ldr	r2, [r3, #0]
    4536:	69fb      	ldr	r3, [r7, #28]
    4538:	605a      	str	r2, [r3, #4]
	}
	f->channel = idle_buf_channel - 2402;
    453a:	4b4d      	ldr	r3, [pc, #308]	; (4670 <enqueue+0x1a8>)
    453c:	881b      	ldrh	r3, [r3, #0]
    453e:	b29b      	uxth	r3, r3
    4540:	b2db      	uxtb	r3, r3
    4542:	3b62      	subs	r3, #98	; 0x62
    4544:	b2da      	uxtb	r2, r3
    4546:	69fb      	ldr	r3, [r7, #28]
    4548:	709a      	strb	r2, [r3, #2]
	f->rssi_min = rssi_min;
    454a:	4b4a      	ldr	r3, [pc, #296]	; (4674 <enqueue+0x1ac>)
    454c:	781b      	ldrb	r3, [r3, #0]
    454e:	b2da      	uxtb	r2, r3
    4550:	69fb      	ldr	r3, [r7, #28]
    4552:	725a      	strb	r2, [r3, #9]
	f->rssi_max = rssi_max;
    4554:	4b48      	ldr	r3, [pc, #288]	; (4678 <enqueue+0x1b0>)
    4556:	781b      	ldrb	r3, [r3, #0]
    4558:	b2da      	uxtb	r2, r3
    455a:	69fb      	ldr	r3, [r7, #28]
    455c:	721a      	strb	r2, [r3, #8]
	if (hop_mode != HOP_NONE)
    455e:	4b47      	ldr	r3, [pc, #284]	; (467c <enqueue+0x1b4>)
    4560:	781b      	ldrb	r3, [r3, #0]
    4562:	2b00      	cmp	r3, #0
    4564:	d011      	beq.n	458a <enqueue+0xc2>
		f->rssi_avg = (int8_t)((rssi_iir[idle_buf_channel-2402] + 128)/256);
    4566:	4b42      	ldr	r3, [pc, #264]	; (4670 <enqueue+0x1a8>)
    4568:	881b      	ldrh	r3, [r3, #0]
    456a:	b29b      	uxth	r3, r3
    456c:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    4570:	4a43      	ldr	r2, [pc, #268]	; (4680 <enqueue+0x1b8>)
    4572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    4576:	b21b      	sxth	r3, r3
    4578:	3380      	adds	r3, #128	; 0x80
    457a:	2b00      	cmp	r3, #0
    457c:	da00      	bge.n	4580 <enqueue+0xb8>
    457e:	33ff      	adds	r3, #255	; 0xff
    4580:	121b      	asrs	r3, r3, #8
    4582:	b2da      	uxtb	r2, r3
    4584:	69fb      	ldr	r3, [r7, #28]
    4586:	729a      	strb	r2, [r3, #10]
    4588:	e00a      	b.n	45a0 <enqueue+0xd8>
	else
		f->rssi_avg = (int8_t)((rssi_iir[0] + 128)/256);
    458a:	4b3d      	ldr	r3, [pc, #244]	; (4680 <enqueue+0x1b8>)
    458c:	881b      	ldrh	r3, [r3, #0]
    458e:	b21b      	sxth	r3, r3
    4590:	3380      	adds	r3, #128	; 0x80
    4592:	2b00      	cmp	r3, #0
    4594:	da00      	bge.n	4598 <enqueue+0xd0>
    4596:	33ff      	adds	r3, #255	; 0xff
    4598:	121b      	asrs	r3, r3, #8
    459a:	b2da      	uxtb	r2, r3
    459c:	69fb      	ldr	r3, [r7, #28]
    459e:	729a      	strb	r2, [r3, #10]
	f->rssi_count = rssi_count;
    45a0:	4b38      	ldr	r3, [pc, #224]	; (4684 <enqueue+0x1bc>)
    45a2:	781a      	ldrb	r2, [r3, #0]
    45a4:	69fb      	ldr	r3, [r7, #28]
    45a6:	72da      	strb	r2, [r3, #11]

	USRLED_SET;
    45a8:	4b37      	ldr	r3, [pc, #220]	; (4688 <enqueue+0x1c0>)
    45aa:	2202      	movs	r2, #2
    45ac:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    45ae:	69fb      	ldr	r3, [r7, #28]
    45b0:	330e      	adds	r3, #14
    45b2:	61bb      	str	r3, [r7, #24]
	u32 *p2 = (u32 *)buf;
    45b4:	683b      	ldr	r3, [r7, #0]
    45b6:	617b      	str	r3, [r7, #20]
	p1[0] = p2[0];
    45b8:	697b      	ldr	r3, [r7, #20]
    45ba:	681a      	ldr	r2, [r3, #0]
    45bc:	69bb      	ldr	r3, [r7, #24]
    45be:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    45c0:	69bb      	ldr	r3, [r7, #24]
    45c2:	3304      	adds	r3, #4
    45c4:	697a      	ldr	r2, [r7, #20]
    45c6:	6852      	ldr	r2, [r2, #4]
    45c8:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    45ca:	69bb      	ldr	r3, [r7, #24]
    45cc:	3308      	adds	r3, #8
    45ce:	697a      	ldr	r2, [r7, #20]
    45d0:	6892      	ldr	r2, [r2, #8]
    45d2:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    45d4:	69bb      	ldr	r3, [r7, #24]
    45d6:	330c      	adds	r3, #12
    45d8:	697a      	ldr	r2, [r7, #20]
    45da:	68d2      	ldr	r2, [r2, #12]
    45dc:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    45de:	69bb      	ldr	r3, [r7, #24]
    45e0:	3310      	adds	r3, #16
    45e2:	697a      	ldr	r2, [r7, #20]
    45e4:	6912      	ldr	r2, [r2, #16]
    45e6:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    45e8:	69bb      	ldr	r3, [r7, #24]
    45ea:	3314      	adds	r3, #20
    45ec:	697a      	ldr	r2, [r7, #20]
    45ee:	6952      	ldr	r2, [r2, #20]
    45f0:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    45f2:	69bb      	ldr	r3, [r7, #24]
    45f4:	3318      	adds	r3, #24
    45f6:	697a      	ldr	r2, [r7, #20]
    45f8:	6992      	ldr	r2, [r2, #24]
    45fa:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    45fc:	69bb      	ldr	r3, [r7, #24]
    45fe:	331c      	adds	r3, #28
    4600:	697a      	ldr	r2, [r7, #20]
    4602:	69d2      	ldr	r2, [r2, #28]
    4604:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    4606:	69bb      	ldr	r3, [r7, #24]
    4608:	3320      	adds	r3, #32
    460a:	697a      	ldr	r2, [r7, #20]
    460c:	6a12      	ldr	r2, [r2, #32]
    460e:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    4610:	69bb      	ldr	r3, [r7, #24]
    4612:	3324      	adds	r3, #36	; 0x24
    4614:	697a      	ldr	r2, [r7, #20]
    4616:	6a52      	ldr	r2, [r2, #36]	; 0x24
    4618:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    461a:	69bb      	ldr	r3, [r7, #24]
    461c:	3328      	adds	r3, #40	; 0x28
    461e:	697a      	ldr	r2, [r7, #20]
    4620:	6a92      	ldr	r2, [r2, #40]	; 0x28
    4622:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    4624:	69bb      	ldr	r3, [r7, #24]
    4626:	332c      	adds	r3, #44	; 0x2c
    4628:	697a      	ldr	r2, [r7, #20]
    462a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    462c:	601a      	str	r2, [r3, #0]
	/* Avoid gcc warning about strict-aliasing */
	u16 *p3 = (u16 *)f->data;
    462e:	69fb      	ldr	r3, [r7, #28]
    4630:	330e      	adds	r3, #14
    4632:	613b      	str	r3, [r7, #16]
	u16 *p4 = (u16 *)buf;
    4634:	683b      	ldr	r3, [r7, #0]
    4636:	60fb      	str	r3, [r7, #12]
	p3[24] = p4[24];
    4638:	693b      	ldr	r3, [r7, #16]
    463a:	3330      	adds	r3, #48	; 0x30
    463c:	68fa      	ldr	r2, [r7, #12]
    463e:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    4640:	801a      	strh	r2, [r3, #0]

	f->status = status;
    4642:	4b06      	ldr	r3, [pc, #24]	; (465c <enqueue+0x194>)
    4644:	781b      	ldrb	r3, [r3, #0]
    4646:	b2da      	uxtb	r2, r3
    4648:	69fb      	ldr	r3, [r7, #28]
    464a:	705a      	strb	r2, [r3, #1]
	status = 0;
    464c:	4b03      	ldr	r3, [pc, #12]	; (465c <enqueue+0x194>)
    464e:	2200      	movs	r2, #0
    4650:	701a      	strb	r2, [r3, #0]

	return 1;
    4652:	2301      	movs	r3, #1
}
    4654:	4618      	mov	r0, r3
    4656:	3720      	adds	r7, #32
    4658:	46bd      	mov	sp, r7
    465a:	bd80      	pop	{r7, pc}
    465c:	10000a48 	.word	0x10000a48
    4660:	10000be4 	.word	0x10000be4
    4664:	40004008 	.word	0x40004008
    4668:	10001028 	.word	0x10001028
    466c:	10000bc8 	.word	0x10000bc8
    4670:	10000988 	.word	0x10000988
    4674:	10000bb8 	.word	0x10000bb8
    4678:	10000b04 	.word	0x10000b04
    467c:	1000097c 	.word	0x1000097c
    4680:	100009a0 	.word	0x100009a0
    4684:	10000a49 	.word	0x10000a49
    4688:	2009c038 	.word	0x2009c038

0000468c <enqueue_with_ts>:

int enqueue_with_ts(u8 type, u8 *buf, u32 ts)
{
    468c:	b580      	push	{r7, lr}
    468e:	b08a      	sub	sp, #40	; 0x28
    4690:	af00      	add	r7, sp, #0
    4692:	4603      	mov	r3, r0
    4694:	60b9      	str	r1, [r7, #8]
    4696:	607a      	str	r2, [r7, #4]
    4698:	73fb      	strb	r3, [r7, #15]
	usb_pkt_rx *f = usb_enqueue();
    469a:	f004 f8d5 	bl	8848 <usb_enqueue>
    469e:	6278      	str	r0, [r7, #36]	; 0x24

	/* fail if queue is full */
	if (f == NULL) {
    46a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46a2:	2b00      	cmp	r3, #0
    46a4:	d109      	bne.n	46ba <enqueue_with_ts+0x2e>
		status |= FIFO_OVERFLOW;
    46a6:	4b3c      	ldr	r3, [pc, #240]	; (4798 <enqueue_with_ts+0x10c>)
    46a8:	781b      	ldrb	r3, [r3, #0]
    46aa:	b2db      	uxtb	r3, r3
    46ac:	f043 0304 	orr.w	r3, r3, #4
    46b0:	b2da      	uxtb	r2, r3
    46b2:	4b39      	ldr	r3, [pc, #228]	; (4798 <enqueue_with_ts+0x10c>)
    46b4:	701a      	strb	r2, [r3, #0]
		return 0;
    46b6:	2300      	movs	r3, #0
    46b8:	e069      	b.n	478e <enqueue_with_ts+0x102>
	}

	f->clkn_high = 0;
    46ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46bc:	2200      	movs	r2, #0
    46be:	70da      	strb	r2, [r3, #3]
	f->clk100ns = ts;
    46c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46c2:	687a      	ldr	r2, [r7, #4]
    46c4:	605a      	str	r2, [r3, #4]

	f->channel = channel - 2402;
    46c6:	4b35      	ldr	r3, [pc, #212]	; (479c <enqueue_with_ts+0x110>)
    46c8:	881b      	ldrh	r3, [r3, #0]
    46ca:	b29b      	uxth	r3, r3
    46cc:	b2db      	uxtb	r3, r3
    46ce:	3b62      	subs	r3, #98	; 0x62
    46d0:	b2da      	uxtb	r2, r3
    46d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46d4:	709a      	strb	r2, [r3, #2]
	f->rssi_avg = 0;
    46d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46d8:	2200      	movs	r2, #0
    46da:	729a      	strb	r2, [r3, #10]
	f->rssi_count = 0;
    46dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46de:	2200      	movs	r2, #0
    46e0:	72da      	strb	r2, [r3, #11]

	USRLED_SET;
    46e2:	4b2f      	ldr	r3, [pc, #188]	; (47a0 <enqueue_with_ts+0x114>)
    46e4:	2202      	movs	r2, #2
    46e6:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    46e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46ea:	330e      	adds	r3, #14
    46ec:	623b      	str	r3, [r7, #32]
	u32 *p2 = (u32 *)buf;
    46ee:	68bb      	ldr	r3, [r7, #8]
    46f0:	61fb      	str	r3, [r7, #28]
	p1[0] = p2[0];
    46f2:	69fb      	ldr	r3, [r7, #28]
    46f4:	681a      	ldr	r2, [r3, #0]
    46f6:	6a3b      	ldr	r3, [r7, #32]
    46f8:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    46fa:	6a3b      	ldr	r3, [r7, #32]
    46fc:	3304      	adds	r3, #4
    46fe:	69fa      	ldr	r2, [r7, #28]
    4700:	6852      	ldr	r2, [r2, #4]
    4702:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    4704:	6a3b      	ldr	r3, [r7, #32]
    4706:	3308      	adds	r3, #8
    4708:	69fa      	ldr	r2, [r7, #28]
    470a:	6892      	ldr	r2, [r2, #8]
    470c:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    470e:	6a3b      	ldr	r3, [r7, #32]
    4710:	330c      	adds	r3, #12
    4712:	69fa      	ldr	r2, [r7, #28]
    4714:	68d2      	ldr	r2, [r2, #12]
    4716:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    4718:	6a3b      	ldr	r3, [r7, #32]
    471a:	3310      	adds	r3, #16
    471c:	69fa      	ldr	r2, [r7, #28]
    471e:	6912      	ldr	r2, [r2, #16]
    4720:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    4722:	6a3b      	ldr	r3, [r7, #32]
    4724:	3314      	adds	r3, #20
    4726:	69fa      	ldr	r2, [r7, #28]
    4728:	6952      	ldr	r2, [r2, #20]
    472a:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    472c:	6a3b      	ldr	r3, [r7, #32]
    472e:	3318      	adds	r3, #24
    4730:	69fa      	ldr	r2, [r7, #28]
    4732:	6992      	ldr	r2, [r2, #24]
    4734:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    4736:	6a3b      	ldr	r3, [r7, #32]
    4738:	331c      	adds	r3, #28
    473a:	69fa      	ldr	r2, [r7, #28]
    473c:	69d2      	ldr	r2, [r2, #28]
    473e:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    4740:	6a3b      	ldr	r3, [r7, #32]
    4742:	3320      	adds	r3, #32
    4744:	69fa      	ldr	r2, [r7, #28]
    4746:	6a12      	ldr	r2, [r2, #32]
    4748:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    474a:	6a3b      	ldr	r3, [r7, #32]
    474c:	3324      	adds	r3, #36	; 0x24
    474e:	69fa      	ldr	r2, [r7, #28]
    4750:	6a52      	ldr	r2, [r2, #36]	; 0x24
    4752:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    4754:	6a3b      	ldr	r3, [r7, #32]
    4756:	3328      	adds	r3, #40	; 0x28
    4758:	69fa      	ldr	r2, [r7, #28]
    475a:	6a92      	ldr	r2, [r2, #40]	; 0x28
    475c:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    475e:	6a3b      	ldr	r3, [r7, #32]
    4760:	332c      	adds	r3, #44	; 0x2c
    4762:	69fa      	ldr	r2, [r7, #28]
    4764:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    4766:	601a      	str	r2, [r3, #0]
	/* Avoid gcc warning about strict-aliasing */
	u16 *p3 = (u16 *)f->data;
    4768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    476a:	330e      	adds	r3, #14
    476c:	61bb      	str	r3, [r7, #24]
	u16 *p4 = (u16 *)buf;
    476e:	68bb      	ldr	r3, [r7, #8]
    4770:	617b      	str	r3, [r7, #20]
	p3[24] = p4[24];
    4772:	69bb      	ldr	r3, [r7, #24]
    4774:	3330      	adds	r3, #48	; 0x30
    4776:	697a      	ldr	r2, [r7, #20]
    4778:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    477a:	801a      	strh	r2, [r3, #0]

	f->status = status;
    477c:	4b06      	ldr	r3, [pc, #24]	; (4798 <enqueue_with_ts+0x10c>)
    477e:	781b      	ldrb	r3, [r3, #0]
    4780:	b2da      	uxtb	r2, r3
    4782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4784:	705a      	strb	r2, [r3, #1]
	status = 0;
    4786:	4b04      	ldr	r3, [pc, #16]	; (4798 <enqueue_with_ts+0x10c>)
    4788:	2200      	movs	r2, #0
    478a:	701a      	strb	r2, [r3, #0]

	return 1;
    478c:	2301      	movs	r3, #1
}
    478e:	4618      	mov	r0, r3
    4790:	3728      	adds	r7, #40	; 0x28
    4792:	46bd      	mov	sp, r7
    4794:	bd80      	pop	{r7, pc}
    4796:	bf00      	nop
    4798:	10000a48 	.word	0x10000a48
    479c:	1000049c 	.word	0x1000049c
    47a0:	2009c038 	.word	0x2009c038

000047a4 <cs_threshold_calc_and_set>:

static void cs_threshold_calc_and_set(void)
{
    47a4:	b580      	push	{r7, lr}
    47a6:	b082      	sub	sp, #8
    47a8:	af00      	add	r7, sp, #0

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if ((hop_mode > 0) && (cs_threshold_req > 0)) {
    47aa:	4b17      	ldr	r3, [pc, #92]	; (4808 <cs_threshold_calc_and_set+0x64>)
    47ac:	781b      	ldrb	r3, [r3, #0]
    47ae:	2b00      	cmp	r3, #0
    47b0:	d01d      	beq.n	47ee <cs_threshold_calc_and_set+0x4a>
    47b2:	4b16      	ldr	r3, [pc, #88]	; (480c <cs_threshold_calc_and_set+0x68>)
    47b4:	781b      	ldrb	r3, [r3, #0]
    47b6:	b25b      	sxtb	r3, r3
    47b8:	2b00      	cmp	r3, #0
    47ba:	dd18      	ble.n	47ee <cs_threshold_calc_and_set+0x4a>
		int8_t rssi = (int8_t)((rssi_iir[channel-2402] + 128)/256);
    47bc:	4b14      	ldr	r3, [pc, #80]	; (4810 <cs_threshold_calc_and_set+0x6c>)
    47be:	881b      	ldrh	r3, [r3, #0]
    47c0:	b29b      	uxth	r3, r3
    47c2:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    47c6:	4a13      	ldr	r2, [pc, #76]	; (4814 <cs_threshold_calc_and_set+0x70>)
    47c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    47cc:	b21b      	sxth	r3, r3
    47ce:	3380      	adds	r3, #128	; 0x80
    47d0:	2b00      	cmp	r3, #0
    47d2:	da00      	bge.n	47d6 <cs_threshold_calc_and_set+0x32>
    47d4:	33ff      	adds	r3, #255	; 0xff
    47d6:	121b      	asrs	r3, r3, #8
    47d8:	71bb      	strb	r3, [r7, #6]
		level = rssi - 54 + cs_threshold_req;
    47da:	79ba      	ldrb	r2, [r7, #6]
    47dc:	4b0b      	ldr	r3, [pc, #44]	; (480c <cs_threshold_calc_and_set+0x68>)
    47de:	781b      	ldrb	r3, [r3, #0]
    47e0:	b2db      	uxtb	r3, r3
    47e2:	4413      	add	r3, r2
    47e4:	b2db      	uxtb	r3, r3
    47e6:	3b36      	subs	r3, #54	; 0x36
    47e8:	b2db      	uxtb	r3, r3
    47ea:	71fb      	strb	r3, [r7, #7]

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if ((hop_mode > 0) && (cs_threshold_req > 0)) {
    47ec:	e002      	b.n	47f4 <cs_threshold_calc_and_set+0x50>
		int8_t rssi = (int8_t)((rssi_iir[channel-2402] + 128)/256);
		level = rssi - 54 + cs_threshold_req;
	}
	else {
		level = cs_threshold_req;
    47ee:	4b07      	ldr	r3, [pc, #28]	; (480c <cs_threshold_calc_and_set+0x68>)
    47f0:	781b      	ldrb	r3, [r3, #0]
    47f2:	71fb      	strb	r3, [r7, #7]
	}
	cs_threshold_set(level, CS_SAMPLES_4);
    47f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    47f8:	4618      	mov	r0, r3
    47fa:	2103      	movs	r1, #3
    47fc:	f7ff fe1e 	bl	443c <cs_threshold_set>
}
    4800:	3708      	adds	r7, #8
    4802:	46bd      	mov	sp, r7
    4804:	bd80      	pop	{r7, pc}
    4806:	bf00      	nop
    4808:	1000097c 	.word	0x1000097c
    480c:	1000044c 	.word	0x1000044c
    4810:	1000049c 	.word	0x1000049c
    4814:	100009a0 	.word	0x100009a0

00004818 <cs_trigger_enable>:
/* CS comes from CC2400 GIO6, which is LPC P2.2, active low. GPIO
 * triggers EINT3, which could be used for other things (but is not
 * currently). TODO - EINT3 should be managed globally, not turned on
 * and off here. */
static void cs_trigger_enable(void)
{
    4818:	b480      	push	{r7}
    481a:	af00      	add	r7, sp, #0
	cs_trigger = 0;
    481c:	4b09      	ldr	r3, [pc, #36]	; (4844 <cs_trigger_enable+0x2c>)
    481e:	2200      	movs	r2, #0
    4820:	701a      	strb	r2, [r3, #0]
	ISER0 = ISER0_ISE_EINT3;
    4822:	4b09      	ldr	r3, [pc, #36]	; (4848 <cs_trigger_enable+0x30>)
    4824:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4828:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    482a:	4b08      	ldr	r3, [pc, #32]	; (484c <cs_trigger_enable+0x34>)
    482c:	2204      	movs	r2, #4
    482e:	601a      	str	r2, [r3, #0]
	IO2IntEnF |= PIN_GIO6;     // Enable port 2.2 falling (CS active low)
    4830:	4a07      	ldr	r2, [pc, #28]	; (4850 <cs_trigger_enable+0x38>)
    4832:	4b07      	ldr	r3, [pc, #28]	; (4850 <cs_trigger_enable+0x38>)
    4834:	681b      	ldr	r3, [r3, #0]
    4836:	f043 0304 	orr.w	r3, r3, #4
    483a:	6013      	str	r3, [r2, #0]
}
    483c:	46bd      	mov	sp, r7
    483e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4842:	4770      	bx	lr
    4844:	100010b0 	.word	0x100010b0
    4848:	e000e100 	.word	0xe000e100
    484c:	400280ac 	.word	0x400280ac
    4850:	400280b4 	.word	0x400280b4

00004854 <cs_trigger_disable>:

static void cs_trigger_disable(void)
{
    4854:	b480      	push	{r7}
    4856:	af00      	add	r7, sp, #0
	IO2IntEnF &= ~PIN_GIO6;    // Disable port 2.2 falling (CS active low)
    4858:	4a09      	ldr	r2, [pc, #36]	; (4880 <cs_trigger_disable+0x2c>)
    485a:	4b09      	ldr	r3, [pc, #36]	; (4880 <cs_trigger_disable+0x2c>)
    485c:	681b      	ldr	r3, [r3, #0]
    485e:	f023 0304 	bic.w	r3, r3, #4
    4862:	6013      	str	r3, [r2, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    4864:	4b07      	ldr	r3, [pc, #28]	; (4884 <cs_trigger_disable+0x30>)
    4866:	2204      	movs	r2, #4
    4868:	601a      	str	r2, [r3, #0]
	ICER0 = ICER0_ICE_EINT3;
    486a:	4b07      	ldr	r3, [pc, #28]	; (4888 <cs_trigger_disable+0x34>)
    486c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4870:	601a      	str	r2, [r3, #0]
	cs_trigger = 0;
    4872:	4b06      	ldr	r3, [pc, #24]	; (488c <cs_trigger_disable+0x38>)
    4874:	2200      	movs	r2, #0
    4876:	701a      	strb	r2, [r3, #0]
}
    4878:	46bd      	mov	sp, r7
    487a:	f85d 7b04 	ldr.w	r7, [sp], #4
    487e:	4770      	bx	lr
    4880:	400280b4 	.word	0x400280b4
    4884:	400280ac 	.word	0x400280ac
    4888:	e000e180 	.word	0xe000e180
    488c:	100010b0 	.word	0x100010b0

00004890 <vendor_request_handler>:

static int vendor_request_handler(u8 request, u16 *request_params, u8 *data, int *data_len)
{
    4890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4894:	b095      	sub	sp, #84	; 0x54
    4896:	af00      	add	r7, sp, #0
    4898:	60b9      	str	r1, [r7, #8]
    489a:	607a      	str	r2, [r7, #4]
    489c:	603b      	str	r3, [r7, #0]
    489e:	4603      	mov	r3, r0
    48a0:	73fb      	strb	r3, [r7, #15]
	u64 ac_copy;
	int i; // loop counter
	u32 clock;
	int clock_offset;
	u8 length; // string length
	usb_pkt_rx *p = NULL;
    48a2:	2300      	movs	r3, #0
    48a4:	647b      	str	r3, [r7, #68]	; 0x44
	u16 reg_val;

	switch (request) {
    48a6:	7bfb      	ldrb	r3, [r7, #15]
    48a8:	2b3c      	cmp	r3, #60	; 0x3c
    48aa:	f200 8551 	bhi.w	5350 <vendor_request_handler+0xac0>
    48ae:	a201      	add	r2, pc, #4	; (adr r2, 48b4 <vendor_request_handler+0x24>)
    48b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    48b4:	000049a9 	.word	0x000049a9
    48b8:	000049b3 	.word	0x000049b3
    48bc:	00005351 	.word	0x00005351
    48c0:	000049c3 	.word	0x000049c3
    48c4:	000049e5 	.word	0x000049e5
    48c8:	00004a01 	.word	0x00004a01
    48cc:	00004a23 	.word	0x00004a23
    48d0:	00004a3f 	.word	0x00004a3f
    48d4:	00004a61 	.word	0x00004a61
    48d8:	00004a81 	.word	0x00004a81
    48dc:	00004aa3 	.word	0x00004aa3
    48e0:	00004d47 	.word	0x00004d47
    48e4:	00004d6d 	.word	0x00004d6d
    48e8:	00004b19 	.word	0x00004b19
    48ec:	00004b23 	.word	0x00004b23
    48f0:	00004ac3 	.word	0x00004ac3
    48f4:	00004c01 	.word	0x00004c01
    48f8:	00004c21 	.word	0x00004c21
    48fc:	00004c59 	.word	0x00004c59
    4900:	00004c79 	.word	0x00004c79
    4904:	00004c95 	.word	0x00004c95
    4908:	00004d21 	.word	0x00004d21
    490c:	00004d29 	.word	0x00004d29
    4910:	00004d3b 	.word	0x00004d3b
    4914:	00004df7 	.word	0x00004df7
    4918:	00004e15 	.word	0x00004e15
    491c:	00005351 	.word	0x00005351
    4920:	00004e21 	.word	0x00004e21
    4924:	00004c9d 	.word	0x00004c9d
    4928:	00004cb9 	.word	0x00004cb9
    492c:	00004ce1 	.word	0x00004ce1
    4930:	00004cd9 	.word	0x00004cd9
    4934:	00004ce9 	.word	0x00004ce9
    4938:	00004ee5 	.word	0x00004ee5
    493c:	00004e7d 	.word	0x00004e7d
    4940:	00004f59 	.word	0x00004f59
    4944:	00004f67 	.word	0x00004f67
    4948:	00004f77 	.word	0x00004f77
    494c:	00004f89 	.word	0x00004f89
    4950:	00005055 	.word	0x00005055
    4954:	0000509b 	.word	0x0000509b
    4958:	00005129 	.word	0x00005129
    495c:	0000515d 	.word	0x0000515d
    4960:	0000517f 	.word	0x0000517f
    4964:	000051d7 	.word	0x000051d7
    4968:	00005355 	.word	0x00005355
    496c:	00005209 	.word	0x00005209
    4970:	0000521f 	.word	0x0000521f
    4974:	0000523b 	.word	0x0000523b
    4978:	00005251 	.word	0x00005251
    497c:	0000527d 	.word	0x0000527d
    4980:	000050cd 	.word	0x000050cd
    4984:	000050ff 	.word	0x000050ff
    4988:	00005299 	.word	0x00005299
    498c:	000052dd 	.word	0x000052dd
    4990:	00004f27 	.word	0x00004f27
    4994:	000052ef 	.word	0x000052ef
    4998:	00005351 	.word	0x00005351
    499c:	000052c7 	.word	0x000052c7
    49a0:	00005333 	.word	0x00005333
    49a4:	0000533f 	.word	0x0000533f

	case UBERTOOTH_PING:
		*data_len = 0;
    49a8:	683b      	ldr	r3, [r7, #0]
    49aa:	2200      	movs	r2, #0
    49ac:	601a      	str	r2, [r3, #0]
		break;
    49ae:	f000 bcd2 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_RX_SYMBOLS:
		requested_mode = MODE_RX_SYMBOLS;
    49b2:	4ba1      	ldr	r3, [pc, #644]	; (4c38 <vendor_request_handler+0x3a8>)
    49b4:	2201      	movs	r2, #1
    49b6:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    49b8:	683b      	ldr	r3, [r7, #0]
    49ba:	2200      	movs	r2, #0
    49bc:	601a      	str	r2, [r3, #0]
		break;
    49be:	f000 bcca 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_USRLED:
		data[0] = (USRLED) ? 1 : 0;
    49c2:	4b9e      	ldr	r3, [pc, #632]	; (4c3c <vendor_request_handler+0x3ac>)
    49c4:	681b      	ldr	r3, [r3, #0]
    49c6:	f003 0302 	and.w	r3, r3, #2
    49ca:	2b00      	cmp	r3, #0
    49cc:	bf14      	ite	ne
    49ce:	2301      	movne	r3, #1
    49d0:	2300      	moveq	r3, #0
    49d2:	b2db      	uxtb	r3, r3
    49d4:	461a      	mov	r2, r3
    49d6:	687b      	ldr	r3, [r7, #4]
    49d8:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    49da:	683b      	ldr	r3, [r7, #0]
    49dc:	2201      	movs	r2, #1
    49de:	601a      	str	r2, [r3, #0]
		break;
    49e0:	f000 bcb9 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
    49e4:	68bb      	ldr	r3, [r7, #8]
    49e6:	881b      	ldrh	r3, [r3, #0]
    49e8:	2b00      	cmp	r3, #0
    49ea:	d004      	beq.n	49f6 <vendor_request_handler+0x166>
			USRLED_SET;
    49ec:	4b94      	ldr	r3, [pc, #592]	; (4c40 <vendor_request_handler+0x3b0>)
    49ee:	2202      	movs	r2, #2
    49f0:	601a      	str	r2, [r3, #0]
		else
			USRLED_CLR;
		break;
    49f2:	f000 bcb0 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
			USRLED_SET;
		else
			USRLED_CLR;
    49f6:	4b93      	ldr	r3, [pc, #588]	; (4c44 <vendor_request_handler+0x3b4>)
    49f8:	2202      	movs	r2, #2
    49fa:	601a      	str	r2, [r3, #0]
		break;
    49fc:	f000 bcab 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_RXLED:
		data[0] = (RXLED) ? 1 : 0;
    4a00:	4b8e      	ldr	r3, [pc, #568]	; (4c3c <vendor_request_handler+0x3ac>)
    4a02:	681b      	ldr	r3, [r3, #0]
    4a04:	f003 0310 	and.w	r3, r3, #16
    4a08:	2b00      	cmp	r3, #0
    4a0a:	bf14      	ite	ne
    4a0c:	2301      	movne	r3, #1
    4a0e:	2300      	moveq	r3, #0
    4a10:	b2db      	uxtb	r3, r3
    4a12:	461a      	mov	r2, r3
    4a14:	687b      	ldr	r3, [r7, #4]
    4a16:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4a18:	683b      	ldr	r3, [r7, #0]
    4a1a:	2201      	movs	r2, #1
    4a1c:	601a      	str	r2, [r3, #0]
		break;
    4a1e:	f000 bc9a 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
    4a22:	68bb      	ldr	r3, [r7, #8]
    4a24:	881b      	ldrh	r3, [r3, #0]
    4a26:	2b00      	cmp	r3, #0
    4a28:	d004      	beq.n	4a34 <vendor_request_handler+0x1a4>
			RXLED_SET;
    4a2a:	4b85      	ldr	r3, [pc, #532]	; (4c40 <vendor_request_handler+0x3b0>)
    4a2c:	2210      	movs	r2, #16
    4a2e:	601a      	str	r2, [r3, #0]
		else
			RXLED_CLR;
		break;
    4a30:	f000 bc91 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
			RXLED_SET;
		else
			RXLED_CLR;
    4a34:	4b83      	ldr	r3, [pc, #524]	; (4c44 <vendor_request_handler+0x3b4>)
    4a36:	2210      	movs	r2, #16
    4a38:	601a      	str	r2, [r3, #0]
		break;
    4a3a:	f000 bc8c 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_TXLED:
		data[0] = (TXLED) ? 1 : 0;
    4a3e:	4b7f      	ldr	r3, [pc, #508]	; (4c3c <vendor_request_handler+0x3ac>)
    4a40:	681b      	ldr	r3, [r3, #0]
    4a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4a46:	2b00      	cmp	r3, #0
    4a48:	bf14      	ite	ne
    4a4a:	2301      	movne	r3, #1
    4a4c:	2300      	moveq	r3, #0
    4a4e:	b2db      	uxtb	r3, r3
    4a50:	461a      	mov	r2, r3
    4a52:	687b      	ldr	r3, [r7, #4]
    4a54:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4a56:	683b      	ldr	r3, [r7, #0]
    4a58:	2201      	movs	r2, #1
    4a5a:	601a      	str	r2, [r3, #0]
		break;
    4a5c:	f000 bc7b 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
    4a60:	68bb      	ldr	r3, [r7, #8]
    4a62:	881b      	ldrh	r3, [r3, #0]
    4a64:	2b00      	cmp	r3, #0
    4a66:	d005      	beq.n	4a74 <vendor_request_handler+0x1e4>
			TXLED_SET;
    4a68:	4b75      	ldr	r3, [pc, #468]	; (4c40 <vendor_request_handler+0x3b0>)
    4a6a:	f44f 7280 	mov.w	r2, #256	; 0x100
    4a6e:	601a      	str	r2, [r3, #0]
		else
			TXLED_CLR;
		break;
    4a70:	f000 bc71 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
			TXLED_SET;
		else
			TXLED_CLR;
    4a74:	4b73      	ldr	r3, [pc, #460]	; (4c44 <vendor_request_handler+0x3b4>)
    4a76:	f44f 7280 	mov.w	r2, #256	; 0x100
    4a7a:	601a      	str	r2, [r3, #0]
		break;
    4a7c:	f000 bc6b 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_1V8:
		data[0] = (CC1V8) ? 1 : 0;
    4a80:	4b6e      	ldr	r3, [pc, #440]	; (4c3c <vendor_request_handler+0x3ac>)
    4a82:	681b      	ldr	r3, [r3, #0]
    4a84:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4a88:	2b00      	cmp	r3, #0
    4a8a:	bf14      	ite	ne
    4a8c:	2301      	movne	r3, #1
    4a8e:	2300      	moveq	r3, #0
    4a90:	b2db      	uxtb	r3, r3
    4a92:	461a      	mov	r2, r3
    4a94:	687b      	ldr	r3, [r7, #4]
    4a96:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4a98:	683b      	ldr	r3, [r7, #0]
    4a9a:	2201      	movs	r2, #1
    4a9c:	601a      	str	r2, [r3, #0]
		break;
    4a9e:	f000 bc5a 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
    4aa2:	68bb      	ldr	r3, [r7, #8]
    4aa4:	881b      	ldrh	r3, [r3, #0]
    4aa6:	2b00      	cmp	r3, #0
    4aa8:	d005      	beq.n	4ab6 <vendor_request_handler+0x226>
			CC1V8_SET;
    4aaa:	4b65      	ldr	r3, [pc, #404]	; (4c40 <vendor_request_handler+0x3b0>)
    4aac:	f44f 7200 	mov.w	r2, #512	; 0x200
    4ab0:	601a      	str	r2, [r3, #0]
		else
			CC1V8_CLR;
		break;
    4ab2:	f000 bc50 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
			CC1V8_SET;
		else
			CC1V8_CLR;
    4ab6:	4b63      	ldr	r3, [pc, #396]	; (4c44 <vendor_request_handler+0x3b4>)
    4ab8:	f44f 7200 	mov.w	r2, #512	; 0x200
    4abc:	601a      	str	r2, [r3, #0]
		break;
    4abe:	f000 bc4a 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_PARTNUM:
		command[0] = 54; /* read part number */
    4ac2:	2336      	movs	r3, #54	; 0x36
    4ac4:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4ac6:	4b60      	ldr	r3, [pc, #384]	; (4c48 <vendor_request_handler+0x3b8>)
    4ac8:	681b      	ldr	r3, [r3, #0]
    4aca:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4ace:	f107 0210 	add.w	r2, r7, #16
    4ad2:	4608      	mov	r0, r1
    4ad4:	4611      	mov	r1, r2
    4ad6:	4798      	blx	r3
		data[0] = result[0] & 0xFF; /* status */
    4ad8:	693b      	ldr	r3, [r7, #16]
    4ada:	b2da      	uxtb	r2, r3
    4adc:	687b      	ldr	r3, [r7, #4]
    4ade:	701a      	strb	r2, [r3, #0]
		data[1] = result[1] & 0xFF;
    4ae0:	687b      	ldr	r3, [r7, #4]
    4ae2:	3301      	adds	r3, #1
    4ae4:	697a      	ldr	r2, [r7, #20]
    4ae6:	b2d2      	uxtb	r2, r2
    4ae8:	701a      	strb	r2, [r3, #0]
		data[2] = (result[1] >> 8) & 0xFF;
    4aea:	687b      	ldr	r3, [r7, #4]
    4aec:	3302      	adds	r3, #2
    4aee:	697a      	ldr	r2, [r7, #20]
    4af0:	0a12      	lsrs	r2, r2, #8
    4af2:	b2d2      	uxtb	r2, r2
    4af4:	701a      	strb	r2, [r3, #0]
		data[3] = (result[1] >> 16) & 0xFF;
    4af6:	687b      	ldr	r3, [r7, #4]
    4af8:	3303      	adds	r3, #3
    4afa:	697a      	ldr	r2, [r7, #20]
    4afc:	0c12      	lsrs	r2, r2, #16
    4afe:	b2d2      	uxtb	r2, r2
    4b00:	701a      	strb	r2, [r3, #0]
		data[4] = (result[1] >> 24) & 0xFF;
    4b02:	687b      	ldr	r3, [r7, #4]
    4b04:	3304      	adds	r3, #4
    4b06:	697a      	ldr	r2, [r7, #20]
    4b08:	0e12      	lsrs	r2, r2, #24
    4b0a:	b2d2      	uxtb	r2, r2
    4b0c:	701a      	strb	r2, [r3, #0]
		*data_len = 5;
    4b0e:	683b      	ldr	r3, [r7, #0]
    4b10:	2205      	movs	r2, #5
    4b12:	601a      	str	r2, [r3, #0]
		break;
    4b14:	f000 bc1f 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_RESET:
		requested_mode = MODE_RESET;
    4b18:	4b47      	ldr	r3, [pc, #284]	; (4c38 <vendor_request_handler+0x3a8>)
    4b1a:	220b      	movs	r2, #11
    4b1c:	701a      	strb	r2, [r3, #0]
		break;
    4b1e:	f000 bc1a 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_SERIAL:
		command[0] = 58; /* read device serial number */
    4b22:	233a      	movs	r3, #58	; 0x3a
    4b24:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4b26:	4b48      	ldr	r3, [pc, #288]	; (4c48 <vendor_request_handler+0x3b8>)
    4b28:	681b      	ldr	r3, [r3, #0]
    4b2a:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4b2e:	f107 0210 	add.w	r2, r7, #16
    4b32:	4608      	mov	r0, r1
    4b34:	4611      	mov	r1, r2
    4b36:	4798      	blx	r3
		data[0] = result[0] & 0xFF; /* status */
    4b38:	693b      	ldr	r3, [r7, #16]
    4b3a:	b2da      	uxtb	r2, r3
    4b3c:	687b      	ldr	r3, [r7, #4]
    4b3e:	701a      	strb	r2, [r3, #0]
		data[1] = result[1] & 0xFF;
    4b40:	687b      	ldr	r3, [r7, #4]
    4b42:	3301      	adds	r3, #1
    4b44:	697a      	ldr	r2, [r7, #20]
    4b46:	b2d2      	uxtb	r2, r2
    4b48:	701a      	strb	r2, [r3, #0]
		data[2] = (result[1] >> 8) & 0xFF;
    4b4a:	687b      	ldr	r3, [r7, #4]
    4b4c:	3302      	adds	r3, #2
    4b4e:	697a      	ldr	r2, [r7, #20]
    4b50:	0a12      	lsrs	r2, r2, #8
    4b52:	b2d2      	uxtb	r2, r2
    4b54:	701a      	strb	r2, [r3, #0]
		data[3] = (result[1] >> 16) & 0xFF;
    4b56:	687b      	ldr	r3, [r7, #4]
    4b58:	3303      	adds	r3, #3
    4b5a:	697a      	ldr	r2, [r7, #20]
    4b5c:	0c12      	lsrs	r2, r2, #16
    4b5e:	b2d2      	uxtb	r2, r2
    4b60:	701a      	strb	r2, [r3, #0]
		data[4] = (result[1] >> 24) & 0xFF;
    4b62:	687b      	ldr	r3, [r7, #4]
    4b64:	3304      	adds	r3, #4
    4b66:	697a      	ldr	r2, [r7, #20]
    4b68:	0e12      	lsrs	r2, r2, #24
    4b6a:	b2d2      	uxtb	r2, r2
    4b6c:	701a      	strb	r2, [r3, #0]
		data[5] = result[2] & 0xFF;
    4b6e:	687b      	ldr	r3, [r7, #4]
    4b70:	3305      	adds	r3, #5
    4b72:	69ba      	ldr	r2, [r7, #24]
    4b74:	b2d2      	uxtb	r2, r2
    4b76:	701a      	strb	r2, [r3, #0]
		data[6] = (result[2] >> 8) & 0xFF;
    4b78:	687b      	ldr	r3, [r7, #4]
    4b7a:	3306      	adds	r3, #6
    4b7c:	69ba      	ldr	r2, [r7, #24]
    4b7e:	0a12      	lsrs	r2, r2, #8
    4b80:	b2d2      	uxtb	r2, r2
    4b82:	701a      	strb	r2, [r3, #0]
		data[7] = (result[2] >> 16) & 0xFF;
    4b84:	687b      	ldr	r3, [r7, #4]
    4b86:	3307      	adds	r3, #7
    4b88:	69ba      	ldr	r2, [r7, #24]
    4b8a:	0c12      	lsrs	r2, r2, #16
    4b8c:	b2d2      	uxtb	r2, r2
    4b8e:	701a      	strb	r2, [r3, #0]
		data[8] = (result[2] >> 24) & 0xFF;
    4b90:	687b      	ldr	r3, [r7, #4]
    4b92:	3308      	adds	r3, #8
    4b94:	69ba      	ldr	r2, [r7, #24]
    4b96:	0e12      	lsrs	r2, r2, #24
    4b98:	b2d2      	uxtb	r2, r2
    4b9a:	701a      	strb	r2, [r3, #0]
		data[9] = result[3] & 0xFF;
    4b9c:	687b      	ldr	r3, [r7, #4]
    4b9e:	3309      	adds	r3, #9
    4ba0:	69fa      	ldr	r2, [r7, #28]
    4ba2:	b2d2      	uxtb	r2, r2
    4ba4:	701a      	strb	r2, [r3, #0]
		data[10] = (result[3] >> 8) & 0xFF;
    4ba6:	687b      	ldr	r3, [r7, #4]
    4ba8:	330a      	adds	r3, #10
    4baa:	69fa      	ldr	r2, [r7, #28]
    4bac:	0a12      	lsrs	r2, r2, #8
    4bae:	b2d2      	uxtb	r2, r2
    4bb0:	701a      	strb	r2, [r3, #0]
		data[11] = (result[3] >> 16) & 0xFF;
    4bb2:	687b      	ldr	r3, [r7, #4]
    4bb4:	330b      	adds	r3, #11
    4bb6:	69fa      	ldr	r2, [r7, #28]
    4bb8:	0c12      	lsrs	r2, r2, #16
    4bba:	b2d2      	uxtb	r2, r2
    4bbc:	701a      	strb	r2, [r3, #0]
		data[12] = (result[3] >> 24) & 0xFF;
    4bbe:	687b      	ldr	r3, [r7, #4]
    4bc0:	330c      	adds	r3, #12
    4bc2:	69fa      	ldr	r2, [r7, #28]
    4bc4:	0e12      	lsrs	r2, r2, #24
    4bc6:	b2d2      	uxtb	r2, r2
    4bc8:	701a      	strb	r2, [r3, #0]
		data[13] = result[4] & 0xFF;
    4bca:	687b      	ldr	r3, [r7, #4]
    4bcc:	330d      	adds	r3, #13
    4bce:	6a3a      	ldr	r2, [r7, #32]
    4bd0:	b2d2      	uxtb	r2, r2
    4bd2:	701a      	strb	r2, [r3, #0]
		data[14] = (result[4] >> 8) & 0xFF;
    4bd4:	687b      	ldr	r3, [r7, #4]
    4bd6:	330e      	adds	r3, #14
    4bd8:	6a3a      	ldr	r2, [r7, #32]
    4bda:	0a12      	lsrs	r2, r2, #8
    4bdc:	b2d2      	uxtb	r2, r2
    4bde:	701a      	strb	r2, [r3, #0]
		data[15] = (result[4] >> 16) & 0xFF;
    4be0:	687b      	ldr	r3, [r7, #4]
    4be2:	330f      	adds	r3, #15
    4be4:	6a3a      	ldr	r2, [r7, #32]
    4be6:	0c12      	lsrs	r2, r2, #16
    4be8:	b2d2      	uxtb	r2, r2
    4bea:	701a      	strb	r2, [r3, #0]
		data[16] = (result[4] >> 24) & 0xFF;
    4bec:	687b      	ldr	r3, [r7, #4]
    4bee:	3310      	adds	r3, #16
    4bf0:	6a3a      	ldr	r2, [r7, #32]
    4bf2:	0e12      	lsrs	r2, r2, #24
    4bf4:	b2d2      	uxtb	r2, r2
    4bf6:	701a      	strb	r2, [r3, #0]
		*data_len = 17;
    4bf8:	683b      	ldr	r3, [r7, #0]
    4bfa:	2211      	movs	r2, #17
    4bfc:	601a      	str	r2, [r3, #0]
		break;
    4bfe:	e3aa      	b.n	5356 <vendor_request_handler+0xac6>

#ifdef UBERTOOTH_ONE
	case UBERTOOTH_GET_PAEN:
		data[0] = (PAEN) ? 1 : 0;
    4c00:	4b12      	ldr	r3, [pc, #72]	; (4c4c <vendor_request_handler+0x3bc>)
    4c02:	681b      	ldr	r3, [r3, #0]
    4c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
    4c08:	2b00      	cmp	r3, #0
    4c0a:	bf14      	ite	ne
    4c0c:	2301      	movne	r3, #1
    4c0e:	2300      	moveq	r3, #0
    4c10:	b2db      	uxtb	r3, r3
    4c12:	461a      	mov	r2, r3
    4c14:	687b      	ldr	r3, [r7, #4]
    4c16:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4c18:	683b      	ldr	r3, [r7, #0]
    4c1a:	2201      	movs	r2, #1
    4c1c:	601a      	str	r2, [r3, #0]
		break;
    4c1e:	e39a      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
    4c20:	68bb      	ldr	r3, [r7, #8]
    4c22:	881b      	ldrh	r3, [r3, #0]
    4c24:	2b00      	cmp	r3, #0
    4c26:	d003      	beq.n	4c30 <vendor_request_handler+0x3a0>
			PAEN_SET;
    4c28:	4b09      	ldr	r3, [pc, #36]	; (4c50 <vendor_request_handler+0x3c0>)
    4c2a:	2280      	movs	r2, #128	; 0x80
    4c2c:	601a      	str	r2, [r3, #0]
		else
			PAEN_CLR;
		break;
    4c2e:	e392      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
			PAEN_SET;
		else
			PAEN_CLR;
    4c30:	4b08      	ldr	r3, [pc, #32]	; (4c54 <vendor_request_handler+0x3c4>)
    4c32:	2280      	movs	r2, #128	; 0x80
    4c34:	601a      	str	r2, [r3, #0]
		break;
    4c36:	e38e      	b.n	5356 <vendor_request_handler+0xac6>
    4c38:	10000a3f 	.word	0x10000a3f
    4c3c:	2009c034 	.word	0x2009c034
    4c40:	2009c038 	.word	0x2009c038
    4c44:	2009c03c 	.word	0x2009c03c
    4c48:	10000448 	.word	0x10000448
    4c4c:	2009c054 	.word	0x2009c054
    4c50:	2009c058 	.word	0x2009c058
    4c54:	2009c05c 	.word	0x2009c05c

	case UBERTOOTH_GET_HGM:
		data[0] = (HGM) ? 1 : 0;
    4c58:	4b92      	ldr	r3, [pc, #584]	; (4ea4 <vendor_request_handler+0x614>)
    4c5a:	681b      	ldr	r3, [r3, #0]
    4c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4c60:	2b00      	cmp	r3, #0
    4c62:	bf14      	ite	ne
    4c64:	2301      	movne	r3, #1
    4c66:	2300      	moveq	r3, #0
    4c68:	b2db      	uxtb	r3, r3
    4c6a:	461a      	mov	r2, r3
    4c6c:	687b      	ldr	r3, [r7, #4]
    4c6e:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4c70:	683b      	ldr	r3, [r7, #0]
    4c72:	2201      	movs	r2, #1
    4c74:	601a      	str	r2, [r3, #0]
		break;
    4c76:	e36e      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
    4c78:	68bb      	ldr	r3, [r7, #8]
    4c7a:	881b      	ldrh	r3, [r3, #0]
    4c7c:	2b00      	cmp	r3, #0
    4c7e:	d004      	beq.n	4c8a <vendor_request_handler+0x3fa>
			HGM_SET;
    4c80:	4b89      	ldr	r3, [pc, #548]	; (4ea8 <vendor_request_handler+0x618>)
    4c82:	f44f 7280 	mov.w	r2, #256	; 0x100
    4c86:	601a      	str	r2, [r3, #0]
		else
			HGM_CLR;
		break;
    4c88:	e365      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
			HGM_SET;
		else
			HGM_CLR;
    4c8a:	4b88      	ldr	r3, [pc, #544]	; (4eac <vendor_request_handler+0x61c>)
    4c8c:	f44f 7280 	mov.w	r2, #256	; 0x100
    4c90:	601a      	str	r2, [r3, #0]
		break;
    4c92:	e360      	b.n	5356 <vendor_request_handler+0xac6>
#endif

#ifdef TX_ENABLE
	case UBERTOOTH_TX_TEST:
		requested_mode = MODE_TX_TEST;
    4c94:	4b86      	ldr	r3, [pc, #536]	; (4eb0 <vendor_request_handler+0x620>)
    4c96:	2203      	movs	r2, #3
    4c98:	701a      	strb	r2, [r3, #0]
		break;
    4c9a:	e35c      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_PALEVEL:
		data[0] = cc2400_get(FREND) & 0x7;
    4c9c:	2005      	movs	r0, #5
    4c9e:	f004 ffd5 	bl	9c4c <cc2400_get>
    4ca2:	4603      	mov	r3, r0
    4ca4:	b2db      	uxtb	r3, r3
    4ca6:	f003 0307 	and.w	r3, r3, #7
    4caa:	b2da      	uxtb	r2, r3
    4cac:	687b      	ldr	r3, [r7, #4]
    4cae:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4cb0:	683b      	ldr	r3, [r7, #0]
    4cb2:	2201      	movs	r2, #1
    4cb4:	601a      	str	r2, [r3, #0]
		break;
    4cb6:	e34e      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
    4cb8:	68bb      	ldr	r3, [r7, #8]
    4cba:	881b      	ldrh	r3, [r3, #0]
    4cbc:	2b07      	cmp	r3, #7
    4cbe:	d809      	bhi.n	4cd4 <vendor_request_handler+0x444>
			cc2400_set(FREND, 8 | request_params[0]);
    4cc0:	68bb      	ldr	r3, [r7, #8]
    4cc2:	881b      	ldrh	r3, [r3, #0]
    4cc4:	f043 0308 	orr.w	r3, r3, #8
    4cc8:	b29b      	uxth	r3, r3
    4cca:	2005      	movs	r0, #5
    4ccc:	4619      	mov	r1, r3
    4cce:	f004 ffd3 	bl	9c78 <cc2400_set>
		} else {
			return 0;
		}
		break;
    4cd2:	e340      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
			cc2400_set(FREND, 8 | request_params[0]);
		} else {
			return 0;
    4cd4:	2300      	movs	r3, #0
    4cd6:	e33f      	b.n	5358 <vendor_request_handler+0xac8>
		}
		break;

	case UBERTOOTH_RANGE_TEST:
		requested_mode = MODE_RANGE_TEST;
    4cd8:	4b75      	ldr	r3, [pc, #468]	; (4eb0 <vendor_request_handler+0x620>)
    4cda:	2205      	movs	r2, #5
    4cdc:	701a      	strb	r2, [r3, #0]
		break;
    4cde:	e33a      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_REPEATER:
		requested_mode = MODE_REPEATER;
    4ce0:	4b73      	ldr	r3, [pc, #460]	; (4eb0 <vendor_request_handler+0x620>)
    4ce2:	2206      	movs	r2, #6
    4ce4:	701a      	strb	r2, [r3, #0]
		break;
    4ce6:	e336      	b.n	5356 <vendor_request_handler+0xac6>
#endif

	case UBERTOOTH_RANGE_CHECK:
		data[0] = rr.valid;
    4ce8:	4b72      	ldr	r3, [pc, #456]	; (4eb4 <vendor_request_handler+0x624>)
    4cea:	781a      	ldrb	r2, [r3, #0]
    4cec:	687b      	ldr	r3, [r7, #4]
    4cee:	701a      	strb	r2, [r3, #0]
		data[1] = rr.request_pa;
    4cf0:	687b      	ldr	r3, [r7, #4]
    4cf2:	3301      	adds	r3, #1
    4cf4:	4a6f      	ldr	r2, [pc, #444]	; (4eb4 <vendor_request_handler+0x624>)
    4cf6:	7852      	ldrb	r2, [r2, #1]
    4cf8:	701a      	strb	r2, [r3, #0]
		data[2] = rr.request_num;
    4cfa:	687b      	ldr	r3, [r7, #4]
    4cfc:	3302      	adds	r3, #2
    4cfe:	4a6d      	ldr	r2, [pc, #436]	; (4eb4 <vendor_request_handler+0x624>)
    4d00:	7892      	ldrb	r2, [r2, #2]
    4d02:	701a      	strb	r2, [r3, #0]
		data[3] = rr.reply_pa;
    4d04:	687b      	ldr	r3, [r7, #4]
    4d06:	3303      	adds	r3, #3
    4d08:	4a6a      	ldr	r2, [pc, #424]	; (4eb4 <vendor_request_handler+0x624>)
    4d0a:	78d2      	ldrb	r2, [r2, #3]
    4d0c:	701a      	strb	r2, [r3, #0]
		data[4] = rr.reply_num;
    4d0e:	687b      	ldr	r3, [r7, #4]
    4d10:	3304      	adds	r3, #4
    4d12:	4a68      	ldr	r2, [pc, #416]	; (4eb4 <vendor_request_handler+0x624>)
    4d14:	7912      	ldrb	r2, [r2, #4]
    4d16:	701a      	strb	r2, [r3, #0]
		*data_len = 5;
    4d18:	683b      	ldr	r3, [r7, #0]
    4d1a:	2205      	movs	r2, #5
    4d1c:	601a      	str	r2, [r3, #0]
		break;
    4d1e:	e31a      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_STOP:
		requested_mode = MODE_IDLE;
    4d20:	4b63      	ldr	r3, [pc, #396]	; (4eb0 <vendor_request_handler+0x620>)
    4d22:	2200      	movs	r2, #0
    4d24:	701a      	strb	r2, [r3, #0]
		break;
    4d26:	e316      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_MOD:
		data[0] = modulation;
    4d28:	4b63      	ldr	r3, [pc, #396]	; (4eb8 <vendor_request_handler+0x628>)
    4d2a:	781b      	ldrb	r3, [r3, #0]
    4d2c:	b2da      	uxtb	r2, r3
    4d2e:	687b      	ldr	r3, [r7, #4]
    4d30:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4d32:	683b      	ldr	r3, [r7, #0]
    4d34:	2201      	movs	r2, #1
    4d36:	601a      	str	r2, [r3, #0]
		break;
    4d38:	e30d      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_MOD:
		modulation = request_params[0];
    4d3a:	68bb      	ldr	r3, [r7, #8]
    4d3c:	881b      	ldrh	r3, [r3, #0]
    4d3e:	b2da      	uxtb	r2, r3
    4d40:	4b5d      	ldr	r3, [pc, #372]	; (4eb8 <vendor_request_handler+0x628>)
    4d42:	701a      	strb	r2, [r3, #0]
		break;
    4d44:	e307      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_CHANNEL:
		data[0] = channel & 0xFF;
    4d46:	4b5d      	ldr	r3, [pc, #372]	; (4ebc <vendor_request_handler+0x62c>)
    4d48:	881b      	ldrh	r3, [r3, #0]
    4d4a:	b29b      	uxth	r3, r3
    4d4c:	b2da      	uxtb	r2, r3
    4d4e:	687b      	ldr	r3, [r7, #4]
    4d50:	701a      	strb	r2, [r3, #0]
		data[1] = (channel >> 8) & 0xFF;
    4d52:	687b      	ldr	r3, [r7, #4]
    4d54:	3301      	adds	r3, #1
    4d56:	4a59      	ldr	r2, [pc, #356]	; (4ebc <vendor_request_handler+0x62c>)
    4d58:	8812      	ldrh	r2, [r2, #0]
    4d5a:	b292      	uxth	r2, r2
    4d5c:	0a12      	lsrs	r2, r2, #8
    4d5e:	b292      	uxth	r2, r2
    4d60:	b2d2      	uxtb	r2, r2
    4d62:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    4d64:	683b      	ldr	r3, [r7, #0]
    4d66:	2202      	movs	r2, #2
    4d68:	601a      	str	r2, [r3, #0]
		break;
    4d6a:	e2f4      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_CHANNEL:
		requested_channel = request_params[0];
    4d6c:	68bb      	ldr	r3, [r7, #8]
    4d6e:	881a      	ldrh	r2, [r3, #0]
    4d70:	4b53      	ldr	r3, [pc, #332]	; (4ec0 <vendor_request_handler+0x630>)
    4d72:	801a      	strh	r2, [r3, #0]
		/* bluetooth band sweep mode, start at channel 2402 */
		if (requested_channel > MAX_FREQ) {
    4d74:	4b52      	ldr	r3, [pc, #328]	; (4ec0 <vendor_request_handler+0x630>)
    4d76:	881b      	ldrh	r3, [r3, #0]
    4d78:	b29b      	uxth	r3, r3
    4d7a:	f640 22ea 	movw	r2, #2794	; 0xaea
    4d7e:	4293      	cmp	r3, r2
    4d80:	d907      	bls.n	4d92 <vendor_request_handler+0x502>
			hop_mode = HOP_SWEEP;
    4d82:	4b50      	ldr	r3, [pc, #320]	; (4ec4 <vendor_request_handler+0x634>)
    4d84:	2201      	movs	r2, #1
    4d86:	701a      	strb	r2, [r3, #0]
			requested_channel = 2402;
    4d88:	4b4d      	ldr	r3, [pc, #308]	; (4ec0 <vendor_request_handler+0x630>)
    4d8a:	f640 1262 	movw	r2, #2402	; 0x962
    4d8e:	801a      	strh	r2, [r3, #0]
    4d90:	e020      	b.n	4dd4 <vendor_request_handler+0x544>
		}
		/* fixed channel mode, can be outside bluetooth band */
		else {
			hop_mode = HOP_NONE;
    4d92:	4b4c      	ldr	r3, [pc, #304]	; (4ec4 <vendor_request_handler+0x634>)
    4d94:	2200      	movs	r2, #0
    4d96:	701a      	strb	r2, [r3, #0]
			requested_channel = MAX(requested_channel, MIN_FREQ);
    4d98:	4b49      	ldr	r3, [pc, #292]	; (4ec0 <vendor_request_handler+0x630>)
    4d9a:	881b      	ldrh	r3, [r3, #0]
    4d9c:	b29b      	uxth	r3, r3
    4d9e:	f640 02dc 	movw	r2, #2268	; 0x8dc
    4da2:	4293      	cmp	r3, r2
    4da4:	d903      	bls.n	4dae <vendor_request_handler+0x51e>
    4da6:	4b46      	ldr	r3, [pc, #280]	; (4ec0 <vendor_request_handler+0x630>)
    4da8:	881b      	ldrh	r3, [r3, #0]
    4daa:	b29b      	uxth	r3, r3
    4dac:	e001      	b.n	4db2 <vendor_request_handler+0x522>
    4dae:	f640 03dc 	movw	r3, #2268	; 0x8dc
    4db2:	4a43      	ldr	r2, [pc, #268]	; (4ec0 <vendor_request_handler+0x630>)
    4db4:	8013      	strh	r3, [r2, #0]
			requested_channel = MIN(requested_channel, MAX_FREQ);
    4db6:	4b42      	ldr	r3, [pc, #264]	; (4ec0 <vendor_request_handler+0x630>)
    4db8:	881b      	ldrh	r3, [r3, #0]
    4dba:	b29b      	uxth	r3, r3
    4dbc:	f640 22e9 	movw	r2, #2793	; 0xae9
    4dc0:	4293      	cmp	r3, r2
    4dc2:	d803      	bhi.n	4dcc <vendor_request_handler+0x53c>
    4dc4:	4b3e      	ldr	r3, [pc, #248]	; (4ec0 <vendor_request_handler+0x630>)
    4dc6:	881b      	ldrh	r3, [r3, #0]
    4dc8:	b29b      	uxth	r3, r3
    4dca:	e001      	b.n	4dd0 <vendor_request_handler+0x540>
    4dcc:	f640 23ea 	movw	r3, #2794	; 0xaea
    4dd0:	4a3b      	ldr	r2, [pc, #236]	; (4ec0 <vendor_request_handler+0x630>)
    4dd2:	8013      	strh	r3, [r2, #0]
		}

		if (mode != MODE_BT_FOLLOW_LE) {
    4dd4:	4b3c      	ldr	r3, [pc, #240]	; (4ec8 <vendor_request_handler+0x638>)
    4dd6:	781b      	ldrb	r3, [r3, #0]
    4dd8:	b2db      	uxtb	r3, r3
    4dda:	2b09      	cmp	r3, #9
    4ddc:	d00a      	beq.n	4df4 <vendor_request_handler+0x564>
			channel = requested_channel;
    4dde:	4b38      	ldr	r3, [pc, #224]	; (4ec0 <vendor_request_handler+0x630>)
    4de0:	881b      	ldrh	r3, [r3, #0]
    4de2:	b29a      	uxth	r2, r3
    4de4:	4b35      	ldr	r3, [pc, #212]	; (4ebc <vendor_request_handler+0x62c>)
    4de6:	801a      	strh	r2, [r3, #0]
			requested_channel = 0;
    4de8:	4b35      	ldr	r3, [pc, #212]	; (4ec0 <vendor_request_handler+0x630>)
    4dea:	2200      	movs	r2, #0
    4dec:	801a      	strh	r2, [r3, #0]

			/* CS threshold is mode-dependent. Update it after
			 * possible mode change. TODO - kludgy. */
			cs_threshold_calc_and_set();
    4dee:	f7ff fcd9 	bl	47a4 <cs_threshold_calc_and_set>
		}
		break;
    4df2:	e2b0      	b.n	5356 <vendor_request_handler+0xac6>
    4df4:	e2af      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_ISP:
		command[0] = 57;
    4df6:	2339      	movs	r3, #57	; 0x39
    4df8:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4dfa:	4b34      	ldr	r3, [pc, #208]	; (4ecc <vendor_request_handler+0x63c>)
    4dfc:	681b      	ldr	r3, [r3, #0]
    4dfe:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4e02:	f107 0210 	add.w	r2, r7, #16
    4e06:	4608      	mov	r0, r1
    4e08:	4611      	mov	r1, r2
    4e0a:	4798      	blx	r3
		*data_len = 0; /* should never return */
    4e0c:	683b      	ldr	r3, [r7, #0]
    4e0e:	2200      	movs	r2, #0
    4e10:	601a      	str	r2, [r3, #0]
		break;
    4e12:	e2a0      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_FLASH:
		bootloader_ctrl = DFU_MODE;
    4e14:	4b2e      	ldr	r3, [pc, #184]	; (4ed0 <vendor_request_handler+0x640>)
    4e16:	4a2f      	ldr	r2, [pc, #188]	; (4ed4 <vendor_request_handler+0x644>)
    4e18:	601a      	str	r2, [r3, #0]
		reset();
    4e1a:	f005 f8f9 	bl	a010 <reset>
		break;
    4e1e:	e29a      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
    4e20:	68bb      	ldr	r3, [r7, #8]
    4e22:	881b      	ldrh	r3, [r3, #0]
    4e24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    4e28:	d917      	bls.n	4e5a <vendor_request_handler+0x5ca>
    4e2a:	68bb      	ldr	r3, [r7, #8]
    4e2c:	881b      	ldrh	r3, [r3, #0]
    4e2e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
    4e32:	d812      	bhi.n	4e5a <vendor_request_handler+0x5ca>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4e34:	68bb      	ldr	r3, [r7, #8]
    4e36:	3302      	adds	r3, #2
    4e38:	881b      	ldrh	r3, [r3, #0]
		bootloader_ctrl = DFU_MODE;
		reset();
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
    4e3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    4e3e:	d90c      	bls.n	4e5a <vendor_request_handler+0x5ca>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4e40:	68bb      	ldr	r3, [r7, #8]
    4e42:	3302      	adds	r3, #2
    4e44:	881b      	ldrh	r3, [r3, #0]
    4e46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
    4e4a:	d806      	bhi.n	4e5a <vendor_request_handler+0x5ca>
				request_params[1] < request_params[0])
    4e4c:	68bb      	ldr	r3, [r7, #8]
    4e4e:	3302      	adds	r3, #2
    4e50:	881a      	ldrh	r2, [r3, #0]
    4e52:	68bb      	ldr	r3, [r7, #8]
    4e54:	881b      	ldrh	r3, [r3, #0]
		reset();
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4e56:	429a      	cmp	r2, r3
    4e58:	d201      	bcs.n	4e5e <vendor_request_handler+0x5ce>
				request_params[1] < request_params[0])
			return 0;
    4e5a:	2300      	movs	r3, #0
    4e5c:	e27c      	b.n	5358 <vendor_request_handler+0xac8>
		low_freq = request_params[0];
    4e5e:	68bb      	ldr	r3, [r7, #8]
    4e60:	881a      	ldrh	r2, [r3, #0]
    4e62:	4b1d      	ldr	r3, [pc, #116]	; (4ed8 <vendor_request_handler+0x648>)
    4e64:	801a      	strh	r2, [r3, #0]
		high_freq = request_params[1];
    4e66:	68bb      	ldr	r3, [r7, #8]
    4e68:	885a      	ldrh	r2, [r3, #2]
    4e6a:	4b1c      	ldr	r3, [pc, #112]	; (4edc <vendor_request_handler+0x64c>)
    4e6c:	801a      	strh	r2, [r3, #0]
		requested_mode = MODE_SPECAN;
    4e6e:	4b10      	ldr	r3, [pc, #64]	; (4eb0 <vendor_request_handler+0x620>)
    4e70:	2204      	movs	r2, #4
    4e72:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4e74:	683b      	ldr	r3, [r7, #0]
    4e76:	2200      	movs	r2, #0
    4e78:	601a      	str	r2, [r3, #0]
		break;
    4e7a:	e26c      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_LED_SPECAN:
		if (request_params[0] > 256)
    4e7c:	68bb      	ldr	r3, [r7, #8]
    4e7e:	881b      	ldrh	r3, [r3, #0]
    4e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4e84:	d901      	bls.n	4e8a <vendor_request_handler+0x5fa>
			return 0;
    4e86:	2300      	movs	r3, #0
    4e88:	e266      	b.n	5358 <vendor_request_handler+0xac8>
		rssi_threshold = (int8_t)request_params[0];
    4e8a:	68bb      	ldr	r3, [r7, #8]
    4e8c:	881b      	ldrh	r3, [r3, #0]
    4e8e:	b2da      	uxtb	r2, r3
    4e90:	4b13      	ldr	r3, [pc, #76]	; (4ee0 <vendor_request_handler+0x650>)
    4e92:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_LED_SPECAN;
    4e94:	4b06      	ldr	r3, [pc, #24]	; (4eb0 <vendor_request_handler+0x620>)
    4e96:	2207      	movs	r2, #7
    4e98:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4e9a:	683b      	ldr	r3, [r7, #0]
    4e9c:	2200      	movs	r2, #0
    4e9e:	601a      	str	r2, [r3, #0]
		break;
    4ea0:	e259      	b.n	5356 <vendor_request_handler+0xac6>
    4ea2:	bf00      	nop
    4ea4:	2009c054 	.word	0x2009c054
    4ea8:	2009c058 	.word	0x2009c058
    4eac:	2009c05c 	.word	0x2009c05c
    4eb0:	10000a3f 	.word	0x10000a3f
    4eb4:	10001070 	.word	0x10001070
    4eb8:	10000a42 	.word	0x10000a42
    4ebc:	1000049c 	.word	0x1000049c
    4ec0:	10000a44 	.word	0x10000a44
    4ec4:	1000097c 	.word	0x1000097c
    4ec8:	10000a3e 	.word	0x10000a3e
    4ecc:	10000448 	.word	0x10000448
    4ed0:	1000001c 	.word	0x1000001c
    4ed4:	4305bb21 	.word	0x4305bb21
    4ed8:	1000049e 	.word	0x1000049e
    4edc:	100004a0 	.word	0x100004a0
    4ee0:	100004a2 	.word	0x100004a2

	case UBERTOOTH_GET_REV_NUM:
		data[0] = 0x00;
    4ee4:	687b      	ldr	r3, [r7, #4]
    4ee6:	2200      	movs	r2, #0
    4ee8:	701a      	strb	r2, [r3, #0]
		data[1] = 0x00;
    4eea:	687b      	ldr	r3, [r7, #4]
    4eec:	3301      	adds	r3, #1
    4eee:	2200      	movs	r2, #0
    4ef0:	701a      	strb	r2, [r3, #0]

		length = (u8)strlen(GIT_REVISION);
    4ef2:	48a4      	ldr	r0, [pc, #656]	; (5184 <vendor_request_handler+0x8f4>)
    4ef4:	f006 f920 	bl	b138 <strlen>
    4ef8:	4603      	mov	r3, r0
    4efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		data[2] = length;
    4efe:	687b      	ldr	r3, [r7, #4]
    4f00:	3302      	adds	r3, #2
    4f02:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
    4f06:	701a      	strb	r2, [r3, #0]

		memcpy(&data[3], GIT_REVISION, length);
    4f08:	687b      	ldr	r3, [r7, #4]
    4f0a:	1cda      	adds	r2, r3, #3
    4f0c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4f10:	4610      	mov	r0, r2
    4f12:	499c      	ldr	r1, [pc, #624]	; (5184 <vendor_request_handler+0x8f4>)
    4f14:	461a      	mov	r2, r3
    4f16:	f006 f899 	bl	b04c <memcpy>

		*data_len = 2 + 1 + length;
    4f1a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4f1e:	1cda      	adds	r2, r3, #3
    4f20:	683b      	ldr	r3, [r7, #0]
    4f22:	601a      	str	r2, [r3, #0]
		break;
    4f24:	e217      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_COMPILE_INFO:
		length = (u8)strlen(compile_info);
    4f26:	4898      	ldr	r0, [pc, #608]	; (5188 <vendor_request_handler+0x8f8>)
    4f28:	f006 f906 	bl	b138 <strlen>
    4f2c:	4603      	mov	r3, r0
    4f2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		data[0] = length;
    4f32:	687b      	ldr	r3, [r7, #4]
    4f34:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
    4f38:	701a      	strb	r2, [r3, #0]
		memcpy(&data[1], compile_info, length);
    4f3a:	687b      	ldr	r3, [r7, #4]
    4f3c:	1c5a      	adds	r2, r3, #1
    4f3e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4f42:	4610      	mov	r0, r2
    4f44:	4990      	ldr	r1, [pc, #576]	; (5188 <vendor_request_handler+0x8f8>)
    4f46:	461a      	mov	r2, r3
    4f48:	f006 f880 	bl	b04c <memcpy>
		*data_len = 1 + length;
    4f4c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4f50:	1c5a      	adds	r2, r3, #1
    4f52:	683b      	ldr	r3, [r7, #0]
    4f54:	601a      	str	r2, [r3, #0]
		break;
    4f56:	e1fe      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_BOARD_ID:
		data[0] = BOARD_ID;
    4f58:	687b      	ldr	r3, [r7, #4]
    4f5a:	2201      	movs	r2, #1
    4f5c:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4f5e:	683b      	ldr	r3, [r7, #0]
    4f60:	2201      	movs	r2, #1
    4f62:	601a      	str	r2, [r3, #0]
		break;
    4f64:	e1f7      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_SQUELCH:
		cs_threshold_req = (int8_t)request_params[0];
    4f66:	68bb      	ldr	r3, [r7, #8]
    4f68:	881b      	ldrh	r3, [r3, #0]
    4f6a:	b2da      	uxtb	r2, r3
    4f6c:	4b87      	ldr	r3, [pc, #540]	; (518c <vendor_request_handler+0x8fc>)
    4f6e:	701a      	strb	r2, [r3, #0]
		cs_threshold_calc_and_set();
    4f70:	f7ff fc18 	bl	47a4 <cs_threshold_calc_and_set>
		break;
    4f74:	e1ef      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_SQUELCH:
		data[0] = cs_threshold_req;
    4f76:	4b85      	ldr	r3, [pc, #532]	; (518c <vendor_request_handler+0x8fc>)
    4f78:	781b      	ldrb	r3, [r3, #0]
    4f7a:	b2da      	uxtb	r2, r3
    4f7c:	687b      	ldr	r3, [r7, #4]
    4f7e:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4f80:	683b      	ldr	r3, [r7, #0]
    4f82:	2201      	movs	r2, #1
    4f84:	601a      	str	r2, [r3, #0]
		break;
    4f86:	e1e6      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
    4f88:	4981      	ldr	r1, [pc, #516]	; (5190 <vendor_request_handler+0x900>)
    4f8a:	f04f 0200 	mov.w	r2, #0
    4f8e:	f04f 0300 	mov.w	r3, #0
    4f92:	e9c1 2300 	strd	r2, r3, [r1]
		target.access_code = 0;
    4f96:	497e      	ldr	r1, [pc, #504]	; (5190 <vendor_request_handler+0x900>)
    4f98:	f04f 0200 	mov.w	r2, #0
    4f9c:	f04f 0300 	mov.w	r3, #0
    4fa0:	e9c1 2302 	strd	r2, r3, [r1, #8]
		for(i=0; i < 8; i++) {
    4fa4:	2300      	movs	r3, #0
    4fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
    4fa8:	e025      	b.n	4ff6 <vendor_request_handler+0x766>
			target.address |= (uint64_t)data[i] << 8*i;
    4faa:	4b79      	ldr	r3, [pc, #484]	; (5190 <vendor_request_handler+0x900>)
    4fac:	e9d3 ab00 	ldrd	sl, fp, [r3]
    4fb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4fb2:	687a      	ldr	r2, [r7, #4]
    4fb4:	4413      	add	r3, r2
    4fb6:	781b      	ldrb	r3, [r3, #0]
    4fb8:	b2da      	uxtb	r2, r3
    4fba:	f04f 0300 	mov.w	r3, #0
    4fbe:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    4fc0:	00c9      	lsls	r1, r1, #3
    4fc2:	f1a1 0620 	sub.w	r6, r1, #32
    4fc6:	f1c1 0020 	rsb	r0, r1, #32
    4fca:	fa03 f901 	lsl.w	r9, r3, r1
    4fce:	fa02 f606 	lsl.w	r6, r2, r6
    4fd2:	ea49 0906 	orr.w	r9, r9, r6
    4fd6:	fa22 f000 	lsr.w	r0, r2, r0
    4fda:	ea49 0900 	orr.w	r9, r9, r0
    4fde:	fa02 f801 	lsl.w	r8, r2, r1
    4fe2:	ea4a 0208 	orr.w	r2, sl, r8
    4fe6:	ea4b 0309 	orr.w	r3, fp, r9
    4fea:	4969      	ldr	r1, [pc, #420]	; (5190 <vendor_request_handler+0x900>)
    4fec:	e9c1 2300 	strd	r2, r3, [r1]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.access_code = 0;
		for(i=0; i < 8; i++) {
    4ff0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4ff2:	3301      	adds	r3, #1
    4ff4:	64fb      	str	r3, [r7, #76]	; 0x4c
    4ff6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4ff8:	2b07      	cmp	r3, #7
    4ffa:	ddd6      	ble.n	4faa <vendor_request_handler+0x71a>
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(i=0; i < 8; i++) {
    4ffc:	2300      	movs	r3, #0
    4ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
    5000:	e024      	b.n	504c <vendor_request_handler+0x7bc>
			target.access_code |= (uint64_t)data[i+8] << 8*i;
    5002:	4b63      	ldr	r3, [pc, #396]	; (5190 <vendor_request_handler+0x900>)
    5004:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
    5008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    500a:	3308      	adds	r3, #8
    500c:	687a      	ldr	r2, [r7, #4]
    500e:	4413      	add	r3, r2
    5010:	781b      	ldrb	r3, [r3, #0]
    5012:	b2da      	uxtb	r2, r3
    5014:	f04f 0300 	mov.w	r3, #0
    5018:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    501a:	00c9      	lsls	r1, r1, #3
    501c:	f1a1 0620 	sub.w	r6, r1, #32
    5020:	f1c1 0020 	rsb	r0, r1, #32
    5024:	fa03 f501 	lsl.w	r5, r3, r1
    5028:	fa02 f606 	lsl.w	r6, r2, r6
    502c:	4335      	orrs	r5, r6
    502e:	fa22 f000 	lsr.w	r0, r2, r0
    5032:	4305      	orrs	r5, r0
    5034:	fa02 f401 	lsl.w	r4, r2, r1
    5038:	ea48 0204 	orr.w	r2, r8, r4
    503c:	ea49 0305 	orr.w	r3, r9, r5
    5040:	4953      	ldr	r1, [pc, #332]	; (5190 <vendor_request_handler+0x900>)
    5042:	e9c1 2302 	strd	r2, r3, [r1, #8]
		target.address = 0;
		target.access_code = 0;
		for(i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(i=0; i < 8; i++) {
    5046:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5048:	3301      	adds	r3, #1
    504a:	64fb      	str	r3, [r7, #76]	; 0x4c
    504c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    504e:	2b07      	cmp	r3, #7
    5050:	ddd7      	ble.n	5002 <vendor_request_handler+0x772>
			target.access_code |= (uint64_t)data[i+8] << 8*i;
		}
		break;
    5052:	e180      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_START_HOPPING:
		clock_offset = 0;
    5054:	2300      	movs	r3, #0
    5056:	64bb      	str	r3, [r7, #72]	; 0x48
		for(i=0; i < 4; i++) {
    5058:	2300      	movs	r3, #0
    505a:	64fb      	str	r3, [r7, #76]	; 0x4c
    505c:	e00d      	b.n	507a <vendor_request_handler+0x7ea>
			clock_offset <<= 8;
    505e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5060:	021b      	lsls	r3, r3, #8
    5062:	64bb      	str	r3, [r7, #72]	; 0x48
			clock_offset |= data[i];
    5064:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5066:	687a      	ldr	r2, [r7, #4]
    5068:	4413      	add	r3, r2
    506a:	781b      	ldrb	r3, [r3, #0]
    506c:	461a      	mov	r2, r3
    506e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5070:	4313      	orrs	r3, r2
    5072:	64bb      	str	r3, [r7, #72]	; 0x48
		}
		break;

	case UBERTOOTH_START_HOPPING:
		clock_offset = 0;
		for(i=0; i < 4; i++) {
    5074:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5076:	3301      	adds	r3, #1
    5078:	64fb      	str	r3, [r7, #76]	; 0x4c
    507a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    507c:	2b03      	cmp	r3, #3
    507e:	ddee      	ble.n	505e <vendor_request_handler+0x7ce>
			clock_offset <<= 8;
			clock_offset |= data[i];
		}
		clkn += clock_offset;
    5080:	4b44      	ldr	r3, [pc, #272]	; (5194 <vendor_request_handler+0x904>)
    5082:	681a      	ldr	r2, [r3, #0]
    5084:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5086:	4413      	add	r3, r2
    5088:	4a42      	ldr	r2, [pc, #264]	; (5194 <vendor_request_handler+0x904>)
    508a:	6013      	str	r3, [r2, #0]
		hop_mode = HOP_BLUETOOTH;
    508c:	4b42      	ldr	r3, [pc, #264]	; (5198 <vendor_request_handler+0x908>)
    508e:	2202      	movs	r2, #2
    5090:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW;
    5092:	4b42      	ldr	r3, [pc, #264]	; (519c <vendor_request_handler+0x90c>)
    5094:	2208      	movs	r2, #8
    5096:	701a      	strb	r2, [r3, #0]
		break;
    5098:	e15d      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_CLOCK:
		clock = data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
    509a:	687b      	ldr	r3, [r7, #4]
    509c:	781b      	ldrb	r3, [r3, #0]
    509e:	461a      	mov	r2, r3
    50a0:	687b      	ldr	r3, [r7, #4]
    50a2:	3301      	adds	r3, #1
    50a4:	781b      	ldrb	r3, [r3, #0]
    50a6:	021b      	lsls	r3, r3, #8
    50a8:	431a      	orrs	r2, r3
    50aa:	687b      	ldr	r3, [r7, #4]
    50ac:	3302      	adds	r3, #2
    50ae:	781b      	ldrb	r3, [r3, #0]
    50b0:	041b      	lsls	r3, r3, #16
    50b2:	431a      	orrs	r2, r3
    50b4:	687b      	ldr	r3, [r7, #4]
    50b6:	3303      	adds	r3, #3
    50b8:	781b      	ldrb	r3, [r3, #0]
    50ba:	061b      	lsls	r3, r3, #24
    50bc:	4313      	orrs	r3, r2
    50be:	63fb      	str	r3, [r7, #60]	; 0x3c
		clkn = clock;
    50c0:	4a34      	ldr	r2, [pc, #208]	; (5194 <vendor_request_handler+0x904>)
    50c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    50c4:	6013      	str	r3, [r2, #0]
		cs_threshold_calc_and_set();
    50c6:	f7ff fb6d 	bl	47a4 <cs_threshold_calc_and_set>
		break;
    50ca:	e144      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_AFHMAP:
		for(i=0; i < 10; i++) {
    50cc:	2300      	movs	r3, #0
    50ce:	64fb      	str	r3, [r7, #76]	; 0x4c
    50d0:	e00b      	b.n	50ea <vendor_request_handler+0x85a>
			afh_map[i] = data[i];
    50d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50d4:	687a      	ldr	r2, [r7, #4]
    50d6:	4413      	add	r3, r2
    50d8:	7819      	ldrb	r1, [r3, #0]
    50da:	4a31      	ldr	r2, [pc, #196]	; (51a0 <vendor_request_handler+0x910>)
    50dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50de:	4413      	add	r3, r2
    50e0:	460a      	mov	r2, r1
    50e2:	701a      	strb	r2, [r3, #0]
		clkn = clock;
		cs_threshold_calc_and_set();
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(i=0; i < 10; i++) {
    50e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50e6:	3301      	adds	r3, #1
    50e8:	64fb      	str	r3, [r7, #76]	; 0x4c
    50ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50ec:	2b09      	cmp	r3, #9
    50ee:	ddf0      	ble.n	50d2 <vendor_request_handler+0x842>
			afh_map[i] = data[i];
		}
		afh_enabled = 1;
    50f0:	4b2c      	ldr	r3, [pc, #176]	; (51a4 <vendor_request_handler+0x914>)
    50f2:	2201      	movs	r2, #1
    50f4:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
    50f6:	683b      	ldr	r3, [r7, #0]
    50f8:	220a      	movs	r2, #10
    50fa:	601a      	str	r2, [r3, #0]
		break;
    50fc:	e12b      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_CLEAR_AFHMAP:
		for(i=0; i < 10; i++) {
    50fe:	2300      	movs	r3, #0
    5100:	64fb      	str	r3, [r7, #76]	; 0x4c
    5102:	e007      	b.n	5114 <vendor_request_handler+0x884>
			afh_map[i] = 0;
    5104:	4a26      	ldr	r2, [pc, #152]	; (51a0 <vendor_request_handler+0x910>)
    5106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5108:	4413      	add	r3, r2
    510a:	2200      	movs	r2, #0
    510c:	701a      	strb	r2, [r3, #0]
		afh_enabled = 1;
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(i=0; i < 10; i++) {
    510e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5110:	3301      	adds	r3, #1
    5112:	64fb      	str	r3, [r7, #76]	; 0x4c
    5114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5116:	2b09      	cmp	r3, #9
    5118:	ddf4      	ble.n	5104 <vendor_request_handler+0x874>
			afh_map[i] = 0;
		}
		afh_enabled = 0;
    511a:	4b22      	ldr	r3, [pc, #136]	; (51a4 <vendor_request_handler+0x914>)
    511c:	2200      	movs	r2, #0
    511e:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
    5120:	683b      	ldr	r3, [r7, #0]
    5122:	220a      	movs	r2, #10
    5124:	601a      	str	r2, [r3, #0]
		break;
    5126:	e116      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
    5128:	4b1a      	ldr	r3, [pc, #104]	; (5194 <vendor_request_handler+0x904>)
    512a:	681b      	ldr	r3, [r3, #0]
    512c:	63fb      	str	r3, [r7, #60]	; 0x3c
		for(i=0; i < 4; i++) {
    512e:	2300      	movs	r3, #0
    5130:	64fb      	str	r3, [r7, #76]	; 0x4c
    5132:	e00c      	b.n	514e <vendor_request_handler+0x8be>
			data[i] = (clock >> (8*i)) & 0xff;
    5134:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5136:	687a      	ldr	r2, [r7, #4]
    5138:	4413      	add	r3, r2
    513a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    513c:	00d2      	lsls	r2, r2, #3
    513e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    5140:	fa21 f202 	lsr.w	r2, r1, r2
    5144:	b2d2      	uxtb	r2, r2
    5146:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
		for(i=0; i < 4; i++) {
    5148:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    514a:	3301      	adds	r3, #1
    514c:	64fb      	str	r3, [r7, #76]	; 0x4c
    514e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5150:	2b03      	cmp	r3, #3
    5152:	ddef      	ble.n	5134 <vendor_request_handler+0x8a4>
			data[i] = (clock >> (8*i)) & 0xff;
		}
		*data_len = 4;
    5154:	683b      	ldr	r3, [r7, #0]
    5156:	2204      	movs	r2, #4
    5158:	601a      	str	r2, [r3, #0]
		break;
    515a:	e0fc      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_SNIFFING:
		*data_len = 0;
    515c:	683b      	ldr	r3, [r7, #0]
    515e:	2200      	movs	r2, #0
    5160:	601a      	str	r2, [r3, #0]

		do_hop = 0;
    5162:	4b11      	ldr	r3, [pc, #68]	; (51a8 <vendor_request_handler+0x918>)
    5164:	2200      	movs	r2, #0
    5166:	701a      	strb	r2, [r3, #0]
		hop_mode = HOP_BTLE;
    5168:	4b0b      	ldr	r3, [pc, #44]	; (5198 <vendor_request_handler+0x908>)
    516a:	2203      	movs	r2, #3
    516c:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW_LE;
    516e:	4b0b      	ldr	r3, [pc, #44]	; (519c <vendor_request_handler+0x90c>)
    5170:	2209      	movs	r2, #9
    5172:	701a      	strb	r2, [r3, #0]

		queue_init();
    5174:	f003 fb58 	bl	8828 <queue_init>
		cs_threshold_calc_and_set();
    5178:	f7ff fb14 	bl	47a4 <cs_threshold_calc_and_set>
		break;
    517c:	e0eb      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(i=0; i < 4; i++) {
    517e:	2300      	movs	r3, #0
    5180:	64fb      	str	r3, [r7, #76]	; 0x4c
    5182:	e021      	b.n	51c8 <vendor_request_handler+0x938>
    5184:	0000ba5c 	.word	0x0000ba5c
    5188:	0000ba18 	.word	0x0000ba18
    518c:	1000044c 	.word	0x1000044c
    5190:	100010b8 	.word	0x100010b8
    5194:	10000be4 	.word	0x10000be4
    5198:	1000097c 	.word	0x1000097c
    519c:	10000a3f 	.word	0x10000a3f
    51a0:	10000bbc 	.word	0x10000bbc
    51a4:	10001024 	.word	0x10001024
    51a8:	1000097d 	.word	0x1000097d
			data[i] = (le.access_address >> (8*i)) & 0xff;
    51ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    51ae:	687a      	ldr	r2, [r7, #4]
    51b0:	4413      	add	r3, r2
    51b2:	4a6c      	ldr	r2, [pc, #432]	; (5364 <vendor_request_handler+0xad4>)
    51b4:	6811      	ldr	r1, [r2, #0]
    51b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    51b8:	00d2      	lsls	r2, r2, #3
    51ba:	fa21 f202 	lsr.w	r2, r1, r2
    51be:	b2d2      	uxtb	r2, r2
    51c0:	701a      	strb	r2, [r3, #0]
		queue_init();
		cs_threshold_calc_and_set();
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(i=0; i < 4; i++) {
    51c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    51c4:	3301      	adds	r3, #1
    51c6:	64fb      	str	r3, [r7, #76]	; 0x4c
    51c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    51ca:	2b03      	cmp	r3, #3
    51cc:	ddee      	ble.n	51ac <vendor_request_handler+0x91c>
			data[i] = (le.access_address >> (8*i)) & 0xff;
		}
		*data_len = 4;
    51ce:	683b      	ldr	r3, [r7, #0]
    51d0:	2204      	movs	r2, #4
    51d2:	601a      	str	r2, [r3, #0]
		break;
    51d4:	e0bf      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_ACCESS_ADDRESS:
		le_set_access_address(data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24);
    51d6:	687b      	ldr	r3, [r7, #4]
    51d8:	781b      	ldrb	r3, [r3, #0]
    51da:	461a      	mov	r2, r3
    51dc:	687b      	ldr	r3, [r7, #4]
    51de:	3301      	adds	r3, #1
    51e0:	781b      	ldrb	r3, [r3, #0]
    51e2:	021b      	lsls	r3, r3, #8
    51e4:	431a      	orrs	r2, r3
    51e6:	687b      	ldr	r3, [r7, #4]
    51e8:	3302      	adds	r3, #2
    51ea:	781b      	ldrb	r3, [r3, #0]
    51ec:	041b      	lsls	r3, r3, #16
    51ee:	431a      	orrs	r2, r3
    51f0:	687b      	ldr	r3, [r7, #4]
    51f2:	3303      	adds	r3, #3
    51f4:	781b      	ldrb	r3, [r3, #0]
    51f6:	061b      	lsls	r3, r3, #24
    51f8:	4313      	orrs	r3, r2
    51fa:	4618      	mov	r0, r3
    51fc:	f001 f8f2 	bl	63e4 <le_set_access_address>
		le.target_set = 1;
    5200:	4b58      	ldr	r3, [pc, #352]	; (5364 <vendor_request_handler+0xad4>)
    5202:	2201      	movs	r2, #1
    5204:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
    5206:	e0a6      	b.n	5356 <vendor_request_handler+0xac6>
		break;

	case UBERTOOTH_DO_SOMETHING_REPLY:
		// after you do something, tell me what you did!
		// don't commit here please
		data[0] = 0x13;
    5208:	687b      	ldr	r3, [r7, #4]
    520a:	2213      	movs	r2, #19
    520c:	701a      	strb	r2, [r3, #0]
		data[1] = 0x37;
    520e:	687b      	ldr	r3, [r7, #4]
    5210:	3301      	adds	r3, #1
    5212:	2237      	movs	r2, #55	; 0x37
    5214:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    5216:	683b      	ldr	r3, [r7, #0]
    5218:	2202      	movs	r2, #2
    521a:	601a      	str	r2, [r3, #0]
		break;
    521c:	e09b      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_CRC_VERIFY:
		data[0] = le.crc_verify ? 1 : 0;
    521e:	4b51      	ldr	r3, [pc, #324]	; (5364 <vendor_request_handler+0xad4>)
    5220:	691b      	ldr	r3, [r3, #16]
    5222:	2b00      	cmp	r3, #0
    5224:	bf14      	ite	ne
    5226:	2301      	movne	r3, #1
    5228:	2300      	moveq	r3, #0
    522a:	b2db      	uxtb	r3, r3
    522c:	461a      	mov	r2, r3
    522e:	687b      	ldr	r3, [r7, #4]
    5230:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    5232:	683b      	ldr	r3, [r7, #0]
    5234:	2201      	movs	r2, #1
    5236:	601a      	str	r2, [r3, #0]
		break;
    5238:	e08d      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_CRC_VERIFY:
		le.crc_verify = request_params[0] ? 1 : 0;
    523a:	68bb      	ldr	r3, [r7, #8]
    523c:	881b      	ldrh	r3, [r3, #0]
    523e:	2b00      	cmp	r3, #0
    5240:	bf14      	ite	ne
    5242:	2301      	movne	r3, #1
    5244:	2300      	moveq	r3, #0
    5246:	b2db      	uxtb	r3, r3
    5248:	461a      	mov	r2, r3
    524a:	4b46      	ldr	r3, [pc, #280]	; (5364 <vendor_request_handler+0xad4>)
    524c:	611a      	str	r2, [r3, #16]
		break;
    524e:	e082      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_POLL:
		p = dequeue();
    5250:	f003 fb2a 	bl	88a8 <dequeue>
    5254:	6478      	str	r0, [r7, #68]	; 0x44
		if (p != NULL) {
    5256:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    5258:	2b00      	cmp	r3, #0
    525a:	d008      	beq.n	526e <vendor_request_handler+0x9de>
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
    525c:	6878      	ldr	r0, [r7, #4]
    525e:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5260:	2240      	movs	r2, #64	; 0x40
    5262:	f005 fef3 	bl	b04c <memcpy>
			*data_len = sizeof(usb_pkt_rx);
    5266:	683b      	ldr	r3, [r7, #0]
    5268:	2240      	movs	r2, #64	; 0x40
    526a:	601a      	str	r2, [r3, #0]
		} else {
			data[0] = 0;
			*data_len = 1;
		}
		break;
    526c:	e073      	b.n	5356 <vendor_request_handler+0xac6>
		p = dequeue();
		if (p != NULL) {
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
			*data_len = sizeof(usb_pkt_rx);
		} else {
			data[0] = 0;
    526e:	687b      	ldr	r3, [r7, #4]
    5270:	2200      	movs	r2, #0
    5272:	701a      	strb	r2, [r3, #0]
			*data_len = 1;
    5274:	683b      	ldr	r3, [r7, #0]
    5276:	2201      	movs	r2, #1
    5278:	601a      	str	r2, [r3, #0]
		}
		break;
    527a:	e06c      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_PROMISC:
		*data_len = 0;
    527c:	683b      	ldr	r3, [r7, #0]
    527e:	2200      	movs	r2, #0
    5280:	601a      	str	r2, [r3, #0]

		hop_mode = HOP_NONE;
    5282:	4b39      	ldr	r3, [pc, #228]	; (5368 <vendor_request_handler+0xad8>)
    5284:	2200      	movs	r2, #0
    5286:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_PROMISC_LE;
    5288:	4b38      	ldr	r3, [pc, #224]	; (536c <vendor_request_handler+0xadc>)
    528a:	220a      	movs	r2, #10
    528c:	701a      	strb	r2, [r3, #0]

		queue_init();
    528e:	f003 facb 	bl	8828 <queue_init>
		cs_threshold_calc_and_set();
    5292:	f7ff fa87 	bl	47a4 <cs_threshold_calc_and_set>
		break;
    5296:	e05e      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_READ_REGISTER:
		reg_val = cc2400_get(request_params[0]);
    5298:	68bb      	ldr	r3, [r7, #8]
    529a:	881b      	ldrh	r3, [r3, #0]
    529c:	b2db      	uxtb	r3, r3
    529e:	4618      	mov	r0, r3
    52a0:	f004 fcd4 	bl	9c4c <cc2400_get>
    52a4:	4603      	mov	r3, r0
    52a6:	877b      	strh	r3, [r7, #58]	; 0x3a
		data[0] = (reg_val >> 8) & 0xff;
    52a8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    52aa:	0a1b      	lsrs	r3, r3, #8
    52ac:	b29b      	uxth	r3, r3
    52ae:	b2da      	uxtb	r2, r3
    52b0:	687b      	ldr	r3, [r7, #4]
    52b2:	701a      	strb	r2, [r3, #0]
		data[1] = reg_val & 0xff;
    52b4:	687b      	ldr	r3, [r7, #4]
    52b6:	3301      	adds	r3, #1
    52b8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    52ba:	b2d2      	uxtb	r2, r2
    52bc:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    52be:	683b      	ldr	r3, [r7, #0]
    52c0:	2202      	movs	r2, #2
    52c2:	601a      	str	r2, [r3, #0]
		break;
    52c4:	e047      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
    52c6:	68bb      	ldr	r3, [r7, #8]
    52c8:	881b      	ldrh	r3, [r3, #0]
    52ca:	b2da      	uxtb	r2, r3
    52cc:	68bb      	ldr	r3, [r7, #8]
    52ce:	3302      	adds	r3, #2
    52d0:	881b      	ldrh	r3, [r3, #0]
    52d2:	4610      	mov	r0, r2
    52d4:	4619      	mov	r1, r3
    52d6:	f004 fccf 	bl	9c78 <cc2400_set>
		break;
    52da:	e03c      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_SLAVE:
		memcpy(slave_mac_address, data, 6);
    52dc:	4824      	ldr	r0, [pc, #144]	; (5370 <vendor_request_handler+0xae0>)
    52de:	6879      	ldr	r1, [r7, #4]
    52e0:	2206      	movs	r2, #6
    52e2:	f005 feb3 	bl	b04c <memcpy>
		requested_mode = MODE_BT_SLAVE_LE;
    52e6:	4b21      	ldr	r3, [pc, #132]	; (536c <vendor_request_handler+0xadc>)
    52e8:	220c      	movs	r2, #12
    52ea:	701a      	strb	r2, [r3, #0]
		break;
    52ec:	e033      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    52ee:	687b      	ldr	r3, [r7, #4]
    52f0:	795a      	ldrb	r2, [r3, #5]
    52f2:	4b1c      	ldr	r3, [pc, #112]	; (5364 <vendor_request_handler+0xad4>)
    52f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		le.target[1] = data[4];
    52f8:	687b      	ldr	r3, [r7, #4]
    52fa:	791a      	ldrb	r2, [r3, #4]
    52fc:	4b19      	ldr	r3, [pc, #100]	; (5364 <vendor_request_handler+0xad4>)
    52fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		le.target[2] = data[3];
    5302:	687b      	ldr	r3, [r7, #4]
    5304:	78da      	ldrb	r2, [r3, #3]
    5306:	4b17      	ldr	r3, [pc, #92]	; (5364 <vendor_request_handler+0xad4>)
    5308:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
		le.target[3] = data[2];
    530c:	687b      	ldr	r3, [r7, #4]
    530e:	789a      	ldrb	r2, [r3, #2]
    5310:	4b14      	ldr	r3, [pc, #80]	; (5364 <vendor_request_handler+0xad4>)
    5312:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		le.target[4] = data[1];
    5316:	687b      	ldr	r3, [r7, #4]
    5318:	785a      	ldrb	r2, [r3, #1]
    531a:	4b12      	ldr	r3, [pc, #72]	; (5364 <vendor_request_handler+0xad4>)
    531c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		le.target[5] = data[0];
    5320:	687b      	ldr	r3, [r7, #4]
    5322:	781a      	ldrb	r2, [r3, #0]
    5324:	4b0f      	ldr	r3, [pc, #60]	; (5364 <vendor_request_handler+0xad4>)
    5326:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		le.target_set = 1;
    532a:	4b0e      	ldr	r3, [pc, #56]	; (5364 <vendor_request_handler+0xad4>)
    532c:	2201      	movs	r2, #1
    532e:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
    5330:	e011      	b.n	5356 <vendor_request_handler+0xac6>

#ifdef TX_ENABLE
	case UBERTOOTH_JAM_MODE:
		jam_mode = request_params[0];
    5332:	68bb      	ldr	r3, [r7, #8]
    5334:	881b      	ldrh	r3, [r3, #0]
    5336:	b2da      	uxtb	r2, r3
    5338:	4b0e      	ldr	r3, [pc, #56]	; (5374 <vendor_request_handler+0xae4>)
    533a:	701a      	strb	r2, [r3, #0]
		break;
    533c:	e00b      	b.n	5356 <vendor_request_handler+0xac6>
	case UBERTOOTH_EGO:
#ifndef TX_ENABLE
		if (ego_mode == EGO_JAM)
			return 0;
#endif
		requested_mode = MODE_EGO;
    533e:	4b0b      	ldr	r3, [pc, #44]	; (536c <vendor_request_handler+0xadc>)
    5340:	220d      	movs	r2, #13
    5342:	701a      	strb	r2, [r3, #0]
		ego_mode = request_params[0];
    5344:	68bb      	ldr	r3, [r7, #8]
    5346:	881b      	ldrh	r3, [r3, #0]
    5348:	b2da      	uxtb	r2, r3
    534a:	4b0b      	ldr	r3, [pc, #44]	; (5378 <vendor_request_handler+0xae8>)
    534c:	701a      	strb	r2, [r3, #0]
		break;
    534e:	e002      	b.n	5356 <vendor_request_handler+0xac6>

	default:
		return 0;
    5350:	2300      	movs	r3, #0
    5352:	e001      	b.n	5358 <vendor_request_handler+0xac8>
		le.target_set = 1;
		break;

	case UBERTOOTH_DO_SOMETHING:
		// do something! just don't commit anything here
		break;
    5354:	bf00      	nop
		break;

	default:
		return 0;
	}
	return 1;
    5356:	2301      	movs	r3, #1
}
    5358:	4618      	mov	r0, r3
    535a:	3754      	adds	r7, #84	; 0x54
    535c:	46bd      	mov	sp, r7
    535e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5362:	bf00      	nop
    5364:	10000458 	.word	0x10000458
    5368:	1000097c 	.word	0x1000097c
    536c:	10000a3f 	.word	0x10000a3f
    5370:	1000098c 	.word	0x1000098c
    5374:	10000a40 	.word	0x10000a40
    5378:	10000a41 	.word	0x10000a41

0000537c <clkn_init>:

static void clkn_init()
{
    537c:	b480      	push	{r7}
    537e:	af00      	add	r7, sp, #0
	 * and in timer mode.  The TIMER0 peripheral clock should have been set by
	 * clock_start().
	 */

	/* stop and reset the timer to zero */
	T0TCR = TCR_Counter_Reset;
    5380:	4b0c      	ldr	r3, [pc, #48]	; (53b4 <clkn_init+0x38>)
    5382:	2202      	movs	r2, #2
    5384:	601a      	str	r2, [r3, #0]
	clkn = 0;
    5386:	4b0c      	ldr	r3, [pc, #48]	; (53b8 <clkn_init+0x3c>)
    5388:	2200      	movs	r2, #0
    538a:	601a      	str	r2, [r3, #0]
#else
	/*
	 * The peripheral clock has a period of 20ns.  5 pclk periods
	 * makes one CLK100NS period (100 ns).
	 */
	T0PR = 4;
    538c:	4b0b      	ldr	r3, [pc, #44]	; (53bc <clkn_init+0x40>)
    538e:	2204      	movs	r2, #4
    5390:	601a      	str	r2, [r3, #0]
#endif
	/* 3125 * 100 ns = 312.5 us, the Bluetooth clock (CLKN). */
	T0MR0 = 3124;
    5392:	4b0b      	ldr	r3, [pc, #44]	; (53c0 <clkn_init+0x44>)
    5394:	f640 4234 	movw	r2, #3124	; 0xc34
    5398:	601a      	str	r2, [r3, #0]
	T0MCR = TMCR_MR0R | TMCR_MR0I;
    539a:	4b0a      	ldr	r3, [pc, #40]	; (53c4 <clkn_init+0x48>)
    539c:	2203      	movs	r2, #3
    539e:	601a      	str	r2, [r3, #0]
	ISER0 = ISER0_ISE_TIMER0;
    53a0:	4b09      	ldr	r3, [pc, #36]	; (53c8 <clkn_init+0x4c>)
    53a2:	2202      	movs	r2, #2
    53a4:	601a      	str	r2, [r3, #0]

	/* start timer */
	T0TCR = TCR_Counter_Enable;
    53a6:	4b03      	ldr	r3, [pc, #12]	; (53b4 <clkn_init+0x38>)
    53a8:	2201      	movs	r2, #1
    53aa:	601a      	str	r2, [r3, #0]
}
    53ac:	46bd      	mov	sp, r7
    53ae:	f85d 7b04 	ldr.w	r7, [sp], #4
    53b2:	4770      	bx	lr
    53b4:	40004004 	.word	0x40004004
    53b8:	10000be4 	.word	0x10000be4
    53bc:	4000400c 	.word	0x4000400c
    53c0:	40004018 	.word	0x40004018
    53c4:	40004014 	.word	0x40004014
    53c8:	e000e100 	.word	0xe000e100

000053cc <TIMER0_IRQHandler>:

/* Update CLKN. */
void TIMER0_IRQHandler()
{
    53cc:	b480      	push	{r7}
    53ce:	b083      	sub	sp, #12
    53d0:	af00      	add	r7, sp, #0
	// Use non-volatile working register to shave off a couple instructions
	u32 next;
	u32 le_clk;

	if (T0IR & TIR_MR0_Interrupt) {
    53d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    53d6:	681b      	ldr	r3, [r3, #0]
    53d8:	f003 0301 	and.w	r3, r3, #1
    53dc:	2b00      	cmp	r3, #0
    53de:	d06d      	beq.n	54bc <TIMER0_IRQHandler+0xf0>

		clkn++;
    53e0:	4b39      	ldr	r3, [pc, #228]	; (54c8 <TIMER0_IRQHandler+0xfc>)
    53e2:	681b      	ldr	r3, [r3, #0]
    53e4:	3301      	adds	r3, #1
    53e6:	4a38      	ldr	r2, [pc, #224]	; (54c8 <TIMER0_IRQHandler+0xfc>)
    53e8:	6013      	str	r3, [r2, #0]
		next = clkn;
    53ea:	4b37      	ldr	r3, [pc, #220]	; (54c8 <TIMER0_IRQHandler+0xfc>)
    53ec:	681b      	ldr	r3, [r3, #0]
    53ee:	607b      	str	r3, [r7, #4]
		le_clk = (next - le.conn_epoch) & 0x03;
    53f0:	4b36      	ldr	r3, [pc, #216]	; (54cc <TIMER0_IRQHandler+0x100>)
    53f2:	699b      	ldr	r3, [r3, #24]
    53f4:	687a      	ldr	r2, [r7, #4]
    53f6:	1ad3      	subs	r3, r2, r3
    53f8:	f003 0303 	and.w	r3, r3, #3
    53fc:	603b      	str	r3, [r7, #0]

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    53fe:	4b34      	ldr	r3, [pc, #208]	; (54d0 <TIMER0_IRQHandler+0x104>)
    5400:	781b      	ldrb	r3, [r3, #0]
    5402:	2b00      	cmp	r3, #0
    5404:	d003      	beq.n	540e <TIMER0_IRQHandler+0x42>
    5406:	4b32      	ldr	r3, [pc, #200]	; (54d0 <TIMER0_IRQHandler+0x104>)
    5408:	781b      	ldrb	r3, [r3, #0]
    540a:	2b01      	cmp	r3, #1
    540c:	d109      	bne.n	5422 <TIMER0_IRQHandler+0x56>
			if ((next & 0x7f) == 0)
    540e:	687b      	ldr	r3, [r7, #4]
    5410:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5414:	2b00      	cmp	r3, #0
    5416:	d103      	bne.n	5420 <TIMER0_IRQHandler+0x54>
				do_hop = 1;
    5418:	4b2e      	ldr	r3, [pc, #184]	; (54d4 <TIMER0_IRQHandler+0x108>)
    541a:	2201      	movs	r2, #1
    541c:	701a      	strb	r2, [r3, #0]

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
			if ((next & 0x7f) == 0)
    541e:	e037      	b.n	5490 <TIMER0_IRQHandler+0xc4>
    5420:	e036      	b.n	5490 <TIMER0_IRQHandler+0xc4>
				do_hop = 1;
		}
		/* BLUETOOTH -> 1600 Hz */
		else if (hop_mode == HOP_BLUETOOTH) {
    5422:	4b2b      	ldr	r3, [pc, #172]	; (54d0 <TIMER0_IRQHandler+0x104>)
    5424:	781b      	ldrb	r3, [r3, #0]
    5426:	2b02      	cmp	r3, #2
    5428:	d108      	bne.n	543c <TIMER0_IRQHandler+0x70>
			if ((next & 0x1) == 0)
    542a:	687b      	ldr	r3, [r7, #4]
    542c:	f003 0301 	and.w	r3, r3, #1
    5430:	2b00      	cmp	r3, #0
    5432:	d12d      	bne.n	5490 <TIMER0_IRQHandler+0xc4>
				do_hop = 1;
    5434:	4b27      	ldr	r3, [pc, #156]	; (54d4 <TIMER0_IRQHandler+0x108>)
    5436:	2201      	movs	r2, #1
    5438:	701a      	strb	r2, [r3, #0]
    543a:	e029      	b.n	5490 <TIMER0_IRQHandler+0xc4>
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
    543c:	4b24      	ldr	r3, [pc, #144]	; (54d0 <TIMER0_IRQHandler+0x104>)
    543e:	781b      	ldrb	r3, [r3, #0]
    5440:	2b03      	cmp	r3, #3
    5442:	d125      	bne.n	5490 <TIMER0_IRQHandler+0xc4>
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    5444:	4b21      	ldr	r3, [pc, #132]	; (54cc <TIMER0_IRQHandler+0x100>)
    5446:	7d1b      	ldrb	r3, [r3, #20]
    5448:	2b03      	cmp	r3, #3
    544a:	d121      	bne.n	5490 <TIMER0_IRQHandler+0xc4>
    544c:	683b      	ldr	r3, [r7, #0]
    544e:	2b00      	cmp	r3, #0
    5450:	d11e      	bne.n	5490 <TIMER0_IRQHandler+0xc4>
				--le.interval_timer;
    5452:	4b1e      	ldr	r3, [pc, #120]	; (54cc <TIMER0_IRQHandler+0x100>)
    5454:	8b9b      	ldrh	r3, [r3, #28]
    5456:	b29b      	uxth	r3, r3
    5458:	3b01      	subs	r3, #1
    545a:	b29a      	uxth	r2, r3
    545c:	4b1b      	ldr	r3, [pc, #108]	; (54cc <TIMER0_IRQHandler+0x100>)
    545e:	839a      	strh	r2, [r3, #28]
				if (le.interval_timer == 0) {
    5460:	4b1a      	ldr	r3, [pc, #104]	; (54cc <TIMER0_IRQHandler+0x100>)
    5462:	8b9b      	ldrh	r3, [r3, #28]
    5464:	b29b      	uxth	r3, r3
    5466:	2b00      	cmp	r3, #0
    5468:	d10e      	bne.n	5488 <TIMER0_IRQHandler+0xbc>
					do_hop = 1;
    546a:	4b1a      	ldr	r3, [pc, #104]	; (54d4 <TIMER0_IRQHandler+0x108>)
    546c:	2201      	movs	r2, #1
    546e:	701a      	strb	r2, [r3, #0]
					++le.conn_count;
    5470:	4b16      	ldr	r3, [pc, #88]	; (54cc <TIMER0_IRQHandler+0x100>)
    5472:	8c1b      	ldrh	r3, [r3, #32]
    5474:	b29b      	uxth	r3, r3
    5476:	3301      	adds	r3, #1
    5478:	b29a      	uxth	r2, r3
    547a:	4b14      	ldr	r3, [pc, #80]	; (54cc <TIMER0_IRQHandler+0x100>)
    547c:	841a      	strh	r2, [r3, #32]
					le.interval_timer = le.conn_interval;
    547e:	4b13      	ldr	r3, [pc, #76]	; (54cc <TIMER0_IRQHandler+0x100>)
    5480:	8bda      	ldrh	r2, [r3, #30]
    5482:	4b12      	ldr	r3, [pc, #72]	; (54cc <TIMER0_IRQHandler+0x100>)
    5484:	839a      	strh	r2, [r3, #28]
    5486:	e003      	b.n	5490 <TIMER0_IRQHandler+0xc4>
				} else {
					TXLED_CLR; // hack!
    5488:	4b13      	ldr	r3, [pc, #76]	; (54d8 <TIMER0_IRQHandler+0x10c>)
    548a:	f44f 7280 	mov.w	r2, #256	; 0x100
    548e:	601a      	str	r2, [r3, #0]
				}
			}
		}

		/* Keepalive trigger fires at 3200/2^9 = 6.25 Hz */
		if ((next & 0x1ff) == 0)
    5490:	687b      	ldr	r3, [r7, #4]
    5492:	f3c3 0308 	ubfx	r3, r3, #0, #9
    5496:	2b00      	cmp	r3, #0
    5498:	d102      	bne.n	54a0 <TIMER0_IRQHandler+0xd4>
			keepalive_trigger = 1;
    549a:	4b10      	ldr	r3, [pc, #64]	; (54dc <TIMER0_IRQHandler+0x110>)
    549c:	2201      	movs	r2, #1
    549e:	701a      	strb	r2, [r3, #0]

		/* Ack interrupt */
		T0MR0 = 3124 - clock_trim;
    54a0:	4a0f      	ldr	r2, [pc, #60]	; (54e0 <TIMER0_IRQHandler+0x114>)
    54a2:	4b10      	ldr	r3, [pc, #64]	; (54e4 <TIMER0_IRQHandler+0x118>)
    54a4:	681b      	ldr	r3, [r3, #0]
    54a6:	f5c3 6343 	rsb	r3, r3, #3120	; 0xc30
    54aa:	3304      	adds	r3, #4
    54ac:	6013      	str	r3, [r2, #0]
		clock_trim = 0;
    54ae:	4b0d      	ldr	r3, [pc, #52]	; (54e4 <TIMER0_IRQHandler+0x118>)
    54b0:	2200      	movs	r2, #0
    54b2:	601a      	str	r2, [r3, #0]
		T0IR = TIR_MR0_Interrupt;
    54b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    54b8:	2201      	movs	r2, #1
    54ba:	601a      	str	r2, [r3, #0]
	}
}
    54bc:	370c      	adds	r7, #12
    54be:	46bd      	mov	sp, r7
    54c0:	f85d 7b04 	ldr.w	r7, [sp], #4
    54c4:	4770      	bx	lr
    54c6:	bf00      	nop
    54c8:	10000be4 	.word	0x10000be4
    54cc:	10000458 	.word	0x10000458
    54d0:	1000097c 	.word	0x1000097c
    54d4:	1000097d 	.word	0x1000097d
    54d8:	2009c03c 	.word	0x2009c03c
    54dc:	10000be0 	.word	0x10000be0
    54e0:	40004018 	.word	0x40004018
    54e4:	10000984 	.word	0x10000984

000054e8 <EINT3_IRQHandler>:

/* EINT3 handler is also defined in ubertooth.c for TC13BADGE. */
#ifndef TC13BADGE
//static volatile u8 txledstate = 1;
void EINT3_IRQHandler()
{
    54e8:	b480      	push	{r7}
    54ea:	af00      	add	r7, sp, #0
	/* TODO - check specific source of shared interrupt */
	IO2IntClr = PIN_GIO6;            // clear interrupt
    54ec:	4b0b      	ldr	r3, [pc, #44]	; (551c <EINT3_IRQHandler+0x34>)
    54ee:	2204      	movs	r2, #4
    54f0:	601a      	str	r2, [r3, #0]
	cs_trigger = 1;                  // signal trigger
    54f2:	4b0b      	ldr	r3, [pc, #44]	; (5520 <EINT3_IRQHandler+0x38>)
    54f4:	2201      	movs	r2, #1
    54f6:	701a      	strb	r2, [r3, #0]
	cs_timestamp = CLK100NS;         // time at trigger
    54f8:	4b0a      	ldr	r3, [pc, #40]	; (5524 <EINT3_IRQHandler+0x3c>)
    54fa:	681b      	ldr	r3, [r3, #0]
    54fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
    5500:	f640 4235 	movw	r2, #3125	; 0xc35
    5504:	fb02 f203 	mul.w	r2, r2, r3
    5508:	4b07      	ldr	r3, [pc, #28]	; (5528 <EINT3_IRQHandler+0x40>)
    550a:	681b      	ldr	r3, [r3, #0]
    550c:	4413      	add	r3, r2
    550e:	4a07      	ldr	r2, [pc, #28]	; (552c <EINT3_IRQHandler+0x44>)
    5510:	6013      	str	r3, [r2, #0]
}
    5512:	46bd      	mov	sp, r7
    5514:	f85d 7b04 	ldr.w	r7, [sp], #4
    5518:	4770      	bx	lr
    551a:	bf00      	nop
    551c:	400280ac 	.word	0x400280ac
    5520:	100010b0 	.word	0x100010b0
    5524:	10000be4 	.word	0x10000be4
    5528:	40004008 	.word	0x40004008
    552c:	10000bdc 	.word	0x10000bdc

00005530 <msleep>:

/* Sleep (busy wait) for 'millis' milliseconds. The 'wait' routines in
 * ubertooth.c are matched to the clock setup at boot time and can not
 * be used while the board is running at 100MHz. */
static void msleep(uint32_t millis)
{
    5530:	b480      	push	{r7}
    5532:	b085      	sub	sp, #20
    5534:	af00      	add	r7, sp, #0
    5536:	6078      	str	r0, [r7, #4]
	uint32_t stop_at = clkn + millis * 3125 / 1000;  // millis -> clkn ticks
    5538:	687b      	ldr	r3, [r7, #4]
    553a:	f640 4235 	movw	r2, #3125	; 0xc35
    553e:	fb02 f303 	mul.w	r3, r2, r3
    5542:	4a09      	ldr	r2, [pc, #36]	; (5568 <msleep+0x38>)
    5544:	fba2 2303 	umull	r2, r3, r2, r3
    5548:	099a      	lsrs	r2, r3, #6
    554a:	4b08      	ldr	r3, [pc, #32]	; (556c <msleep+0x3c>)
    554c:	681b      	ldr	r3, [r3, #0]
    554e:	4413      	add	r3, r2
    5550:	60fb      	str	r3, [r7, #12]
	do { } while (clkn < stop_at);                   // TODO: handle wrapping
    5552:	4b06      	ldr	r3, [pc, #24]	; (556c <msleep+0x3c>)
    5554:	681a      	ldr	r2, [r3, #0]
    5556:	68fb      	ldr	r3, [r7, #12]
    5558:	429a      	cmp	r2, r3
    555a:	d3fa      	bcc.n	5552 <msleep+0x22>
}
    555c:	3714      	adds	r7, #20
    555e:	46bd      	mov	sp, r7
    5560:	f85d 7b04 	ldr.w	r7, [sp], #4
    5564:	4770      	bx	lr
    5566:	bf00      	nop
    5568:	10624dd3 	.word	0x10624dd3
    556c:	10000be4 	.word	0x10000be4

00005570 <dma_init>:

static void dma_init()
{
    5570:	b480      	push	{r7}
    5572:	af00      	add	r7, sp, #0
	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    5574:	4a3f      	ldr	r2, [pc, #252]	; (5674 <dma_init+0x104>)
    5576:	4b3f      	ldr	r3, [pc, #252]	; (5674 <dma_init+0x104>)
    5578:	681b      	ldr	r3, [r3, #0]
    557a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    557e:	6013      	str	r3, [r2, #0]

	/* zero out channel configs and clear interrupts */
	DMACC0Config = 0;
    5580:	4b3d      	ldr	r3, [pc, #244]	; (5678 <dma_init+0x108>)
    5582:	2200      	movs	r2, #0
    5584:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5586:	4b3d      	ldr	r3, [pc, #244]	; (567c <dma_init+0x10c>)
    5588:	2200      	movs	r2, #0
    558a:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    558c:	4b3c      	ldr	r3, [pc, #240]	; (5680 <dma_init+0x110>)
    558e:	2200      	movs	r2, #0
    5590:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    5592:	4b3c      	ldr	r3, [pc, #240]	; (5684 <dma_init+0x114>)
    5594:	2200      	movs	r2, #0
    5596:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    5598:	4b3b      	ldr	r3, [pc, #236]	; (5688 <dma_init+0x118>)
    559a:	2200      	movs	r2, #0
    559c:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    559e:	4b3b      	ldr	r3, [pc, #236]	; (568c <dma_init+0x11c>)
    55a0:	2200      	movs	r2, #0
    55a2:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    55a4:	4b3a      	ldr	r3, [pc, #232]	; (5690 <dma_init+0x120>)
    55a6:	2200      	movs	r2, #0
    55a8:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    55aa:	4b3a      	ldr	r3, [pc, #232]	; (5694 <dma_init+0x124>)
    55ac:	2200      	movs	r2, #0
    55ae:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    55b0:	4b39      	ldr	r3, [pc, #228]	; (5698 <dma_init+0x128>)
    55b2:	22ff      	movs	r2, #255	; 0xff
    55b4:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    55b6:	4b39      	ldr	r3, [pc, #228]	; (569c <dma_init+0x12c>)
    55b8:	22ff      	movs	r2, #255	; 0xff
    55ba:	601a      	str	r2, [r3, #0]

	/* DMA linked lists */
	rx_dma_lli1.src = (u32)&(DIO_SSP_DR);
    55bc:	4b38      	ldr	r3, [pc, #224]	; (56a0 <dma_init+0x130>)
    55be:	4a39      	ldr	r2, [pc, #228]	; (56a4 <dma_init+0x134>)
    55c0:	601a      	str	r2, [r3, #0]
	rx_dma_lli1.dest = (u32)&rxbuf1[0];
    55c2:	4a39      	ldr	r2, [pc, #228]	; (56a8 <dma_init+0x138>)
    55c4:	4b36      	ldr	r3, [pc, #216]	; (56a0 <dma_init+0x130>)
    55c6:	605a      	str	r2, [r3, #4]
	rx_dma_lli1.next_lli = (u32)&rx_dma_lli2;
    55c8:	4a38      	ldr	r2, [pc, #224]	; (56ac <dma_init+0x13c>)
    55ca:	4b35      	ldr	r3, [pc, #212]	; (56a0 <dma_init+0x130>)
    55cc:	609a      	str	r2, [r3, #8]
	rx_dma_lli1.control = (DMA_SIZE) |
    55ce:	4b34      	ldr	r3, [pc, #208]	; (56a0 <dma_init+0x130>)
    55d0:	4a37      	ldr	r2, [pc, #220]	; (56b0 <dma_init+0x140>)
    55d2:	60da      	str	r2, [r3, #12]
			(0 << 18) |        /* source width 8 bits */
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (u32)&(DIO_SSP_DR);
    55d4:	4b35      	ldr	r3, [pc, #212]	; (56ac <dma_init+0x13c>)
    55d6:	4a33      	ldr	r2, [pc, #204]	; (56a4 <dma_init+0x134>)
    55d8:	601a      	str	r2, [r3, #0]
	rx_dma_lli2.dest = (u32)&rxbuf2[0];
    55da:	4a36      	ldr	r2, [pc, #216]	; (56b4 <dma_init+0x144>)
    55dc:	4b33      	ldr	r3, [pc, #204]	; (56ac <dma_init+0x13c>)
    55de:	605a      	str	r2, [r3, #4]
	rx_dma_lli2.next_lli = (u32)&rx_dma_lli1;
    55e0:	4a2f      	ldr	r2, [pc, #188]	; (56a0 <dma_init+0x130>)
    55e2:	4b32      	ldr	r3, [pc, #200]	; (56ac <dma_init+0x13c>)
    55e4:	609a      	str	r2, [r3, #8]
	rx_dma_lli2.control = (DMA_SIZE) |
    55e6:	4b31      	ldr	r3, [pc, #196]	; (56ac <dma_init+0x13c>)
    55e8:	4a31      	ldr	r2, [pc, #196]	; (56b0 <dma_init+0x140>)
    55ea:	60da      	str	r2, [r3, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* disable DMA interrupts */
	ICER0 = ICER0_ICE_DMA;
    55ec:	4b32      	ldr	r3, [pc, #200]	; (56b8 <dma_init+0x148>)
    55ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    55f2:	601a      	str	r2, [r3, #0]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    55f4:	4b31      	ldr	r3, [pc, #196]	; (56bc <dma_init+0x14c>)
    55f6:	2201      	movs	r2, #1
    55f8:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    55fa:	bf00      	nop
    55fc:	4b2f      	ldr	r3, [pc, #188]	; (56bc <dma_init+0x14c>)
    55fe:	681b      	ldr	r3, [r3, #0]
    5600:	f003 0301 	and.w	r3, r3, #1
    5604:	2b00      	cmp	r3, #0
    5606:	d0f9      	beq.n	55fc <dma_init+0x8c>

	/* configure DMA channel 1 */
	DMACC0SrcAddr = rx_dma_lli1.src;
    5608:	4a2d      	ldr	r2, [pc, #180]	; (56c0 <dma_init+0x150>)
    560a:	4b25      	ldr	r3, [pc, #148]	; (56a0 <dma_init+0x130>)
    560c:	681b      	ldr	r3, [r3, #0]
    560e:	6013      	str	r3, [r2, #0]
	DMACC0DestAddr = rx_dma_lli1.dest;
    5610:	4a2c      	ldr	r2, [pc, #176]	; (56c4 <dma_init+0x154>)
    5612:	4b23      	ldr	r3, [pc, #140]	; (56a0 <dma_init+0x130>)
    5614:	685b      	ldr	r3, [r3, #4]
    5616:	6013      	str	r3, [r2, #0]
	DMACC0LLI = rx_dma_lli1.next_lli;
    5618:	4a2b      	ldr	r2, [pc, #172]	; (56c8 <dma_init+0x158>)
    561a:	4b21      	ldr	r3, [pc, #132]	; (56a0 <dma_init+0x130>)
    561c:	689b      	ldr	r3, [r3, #8]
    561e:	6013      	str	r3, [r2, #0]
	DMACC0Control = rx_dma_lli1.control;
    5620:	4a2a      	ldr	r2, [pc, #168]	; (56cc <dma_init+0x15c>)
    5622:	4b1f      	ldr	r3, [pc, #124]	; (56a0 <dma_init+0x130>)
    5624:	68db      	ldr	r3, [r3, #12]
    5626:	6013      	str	r3, [r2, #0]
	DMACC0Config =
    5628:	4b13      	ldr	r3, [pc, #76]	; (5678 <dma_init+0x108>)
    562a:	f24d 0206 	movw	r2, #53254	; 0xd006
    562e:	601a      	str	r2, [r3, #0]
			DIO_SSP_SRC |
			(0x2 << 11) |           /* peripheral to memory */
			DMACCxConfig_IE |       /* allow error interrupts */
			DMACCxConfig_ITC;       /* allow terminal count interrupts */

	active_buf_clkn_high = (clkn >> 20) & 0xff;
    5630:	4b27      	ldr	r3, [pc, #156]	; (56d0 <dma_init+0x160>)
    5632:	681b      	ldr	r3, [r3, #0]
    5634:	0d1b      	lsrs	r3, r3, #20
    5636:	b2db      	uxtb	r3, r3
    5638:	4a26      	ldr	r2, [pc, #152]	; (56d4 <dma_init+0x164>)
    563a:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    563c:	4b24      	ldr	r3, [pc, #144]	; (56d0 <dma_init+0x160>)
    563e:	681b      	ldr	r3, [r3, #0]
    5640:	f3c3 0313 	ubfx	r3, r3, #0, #20
    5644:	f640 4235 	movw	r2, #3125	; 0xc35
    5648:	fb02 f203 	mul.w	r2, r2, r3
    564c:	4b22      	ldr	r3, [pc, #136]	; (56d8 <dma_init+0x168>)
    564e:	681b      	ldr	r3, [r3, #0]
    5650:	4413      	add	r3, r2
    5652:	4a22      	ldr	r2, [pc, #136]	; (56dc <dma_init+0x16c>)
    5654:	6013      	str	r3, [r2, #0]
	active_buf_channel = channel;
    5656:	4b22      	ldr	r3, [pc, #136]	; (56e0 <dma_init+0x170>)
    5658:	881b      	ldrh	r3, [r3, #0]
    565a:	b29a      	uxth	r2, r3
    565c:	4b21      	ldr	r3, [pc, #132]	; (56e4 <dma_init+0x174>)
    565e:	801a      	strh	r2, [r3, #0]

	/* reset interrupt counters */
	rx_tc = 0;
    5660:	4b21      	ldr	r3, [pc, #132]	; (56e8 <dma_init+0x178>)
    5662:	2200      	movs	r2, #0
    5664:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    5666:	4b21      	ldr	r3, [pc, #132]	; (56ec <dma_init+0x17c>)
    5668:	2200      	movs	r2, #0
    566a:	601a      	str	r2, [r3, #0]
}
    566c:	46bd      	mov	sp, r7
    566e:	f85d 7b04 	ldr.w	r7, [sp], #4
    5672:	4770      	bx	lr
    5674:	400fc0c4 	.word	0x400fc0c4
    5678:	50004110 	.word	0x50004110
    567c:	50004130 	.word	0x50004130
    5680:	50004150 	.word	0x50004150
    5684:	50004170 	.word	0x50004170
    5688:	50004190 	.word	0x50004190
    568c:	500041b0 	.word	0x500041b0
    5690:	500041d0 	.word	0x500041d0
    5694:	500041f0 	.word	0x500041f0
    5698:	50004008 	.word	0x50004008
    569c:	50004010 	.word	0x50004010
    56a0:	10001060 	.word	0x10001060
    56a4:	40030008 	.word	0x40030008
    56a8:	10001078 	.word	0x10001078
    56ac:	10000bcc 	.word	0x10000bcc
    56b0:	88009032 	.word	0x88009032
    56b4:	1000102c 	.word	0x1000102c
    56b8:	e000e180 	.word	0xe000e180
    56bc:	50004030 	.word	0x50004030
    56c0:	50004100 	.word	0x50004100
    56c4:	50004104 	.word	0x50004104
    56c8:	50004108 	.word	0x50004108
    56cc:	5000410c 	.word	0x5000410c
    56d0:	10000be4 	.word	0x10000be4
    56d4:	10000be8 	.word	0x10000be8
    56d8:	40004008 	.word	0x40004008
    56dc:	10001020 	.word	0x10001020
    56e0:	1000049c 	.word	0x1000049c
    56e4:	1000098a 	.word	0x1000098a
    56e8:	10000b00 	.word	0x10000b00
    56ec:	100010ac 	.word	0x100010ac

000056f0 <dma_init_le>:

static void dma_init_le()
{
    56f0:	b480      	push	{r7}
    56f2:	b083      	sub	sp, #12
    56f4:	af00      	add	r7, sp, #0
	int i;

	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    56f6:	4a4b      	ldr	r2, [pc, #300]	; (5824 <dma_init_le+0x134>)
    56f8:	4b4a      	ldr	r3, [pc, #296]	; (5824 <dma_init_le+0x134>)
    56fa:	681b      	ldr	r3, [r3, #0]
    56fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    5700:	6013      	str	r3, [r2, #0]

	/* zero out channel configs and clear interrupts */
	DMACC0Config = 0;
    5702:	4b49      	ldr	r3, [pc, #292]	; (5828 <dma_init_le+0x138>)
    5704:	2200      	movs	r2, #0
    5706:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5708:	4b48      	ldr	r3, [pc, #288]	; (582c <dma_init_le+0x13c>)
    570a:	2200      	movs	r2, #0
    570c:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    570e:	4b48      	ldr	r3, [pc, #288]	; (5830 <dma_init_le+0x140>)
    5710:	2200      	movs	r2, #0
    5712:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    5714:	4b47      	ldr	r3, [pc, #284]	; (5834 <dma_init_le+0x144>)
    5716:	2200      	movs	r2, #0
    5718:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    571a:	4b47      	ldr	r3, [pc, #284]	; (5838 <dma_init_le+0x148>)
    571c:	2200      	movs	r2, #0
    571e:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    5720:	4b46      	ldr	r3, [pc, #280]	; (583c <dma_init_le+0x14c>)
    5722:	2200      	movs	r2, #0
    5724:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    5726:	4b46      	ldr	r3, [pc, #280]	; (5840 <dma_init_le+0x150>)
    5728:	2200      	movs	r2, #0
    572a:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    572c:	4b45      	ldr	r3, [pc, #276]	; (5844 <dma_init_le+0x154>)
    572e:	2200      	movs	r2, #0
    5730:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    5732:	4b45      	ldr	r3, [pc, #276]	; (5848 <dma_init_le+0x158>)
    5734:	22ff      	movs	r2, #255	; 0xff
    5736:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    5738:	4b44      	ldr	r3, [pc, #272]	; (584c <dma_init_le+0x15c>)
    573a:	22ff      	movs	r2, #255	; 0xff
    573c:	601a      	str	r2, [r3, #0]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    573e:	4b44      	ldr	r3, [pc, #272]	; (5850 <dma_init_le+0x160>)
    5740:	2201      	movs	r2, #1
    5742:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    5744:	bf00      	nop
    5746:	4b42      	ldr	r3, [pc, #264]	; (5850 <dma_init_le+0x160>)
    5748:	681b      	ldr	r3, [r3, #0]
    574a:	f003 0301 	and.w	r3, r3, #1
    574e:	2b00      	cmp	r3, #0
    5750:	d0f9      	beq.n	5746 <dma_init_le+0x56>

	for (i = 0; i < 11; ++i) {
    5752:	2300      	movs	r3, #0
    5754:	607b      	str	r3, [r7, #4]
    5756:	e02a      	b.n	57ae <dma_init_le+0xbe>
		le_dma_lli[i].src = (u32)&(DIO_SSP_DR);
    5758:	4a3e      	ldr	r2, [pc, #248]	; (5854 <dma_init_le+0x164>)
    575a:	687b      	ldr	r3, [r7, #4]
    575c:	011b      	lsls	r3, r3, #4
    575e:	4413      	add	r3, r2
    5760:	4a3d      	ldr	r2, [pc, #244]	; (5858 <dma_init_le+0x168>)
    5762:	601a      	str	r2, [r3, #0]
		le_dma_lli[i].dest = (u32)&rxbuf1[4 * i];
    5764:	687b      	ldr	r3, [r7, #4]
    5766:	009b      	lsls	r3, r3, #2
    5768:	4a3c      	ldr	r2, [pc, #240]	; (585c <dma_init_le+0x16c>)
    576a:	4413      	add	r3, r2
    576c:	4619      	mov	r1, r3
    576e:	4a39      	ldr	r2, [pc, #228]	; (5854 <dma_init_le+0x164>)
    5770:	687b      	ldr	r3, [r7, #4]
    5772:	011b      	lsls	r3, r3, #4
    5774:	4413      	add	r3, r2
    5776:	6059      	str	r1, [r3, #4]
		le_dma_lli[i].next_lli = i < 10 ? (u32)&le_dma_lli[i+1] : 0;
    5778:	687b      	ldr	r3, [r7, #4]
    577a:	2b09      	cmp	r3, #9
    577c:	dc06      	bgt.n	578c <dma_init_le+0x9c>
    577e:	687b      	ldr	r3, [r7, #4]
    5780:	3301      	adds	r3, #1
    5782:	011b      	lsls	r3, r3, #4
    5784:	4a33      	ldr	r2, [pc, #204]	; (5854 <dma_init_le+0x164>)
    5786:	4413      	add	r3, r2
    5788:	461a      	mov	r2, r3
    578a:	e000      	b.n	578e <dma_init_le+0x9e>
    578c:	2200      	movs	r2, #0
    578e:	4931      	ldr	r1, [pc, #196]	; (5854 <dma_init_le+0x164>)
    5790:	687b      	ldr	r3, [r7, #4]
    5792:	011b      	lsls	r3, r3, #4
    5794:	440b      	add	r3, r1
    5796:	3308      	adds	r3, #8
    5798:	601a      	str	r2, [r3, #0]
		le_dma_lli[i].control = 4 |
    579a:	4a2e      	ldr	r2, [pc, #184]	; (5854 <dma_init_le+0x164>)
    579c:	687b      	ldr	r3, [r7, #4]
    579e:	011b      	lsls	r3, r3, #4
    57a0:	4413      	add	r3, r2
    57a2:	3308      	adds	r3, #8
    57a4:	4a2e      	ldr	r2, [pc, #184]	; (5860 <dma_init_le+0x170>)
    57a6:	605a      	str	r2, [r3, #4]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    57a8:	687b      	ldr	r3, [r7, #4]
    57aa:	3301      	adds	r3, #1
    57ac:	607b      	str	r3, [r7, #4]
    57ae:	687b      	ldr	r3, [r7, #4]
    57b0:	2b0a      	cmp	r3, #10
    57b2:	ddd1      	ble.n	5758 <dma_init_le+0x68>
				DMACCxControl_DI | /* destination increment */
				DMACCxControl_I;   /* terminal count interrupt enable */
	}

	/* configure DMA channel 0 */
	DMACC0SrcAddr = le_dma_lli[0].src;
    57b4:	4a2b      	ldr	r2, [pc, #172]	; (5864 <dma_init_le+0x174>)
    57b6:	4b27      	ldr	r3, [pc, #156]	; (5854 <dma_init_le+0x164>)
    57b8:	681b      	ldr	r3, [r3, #0]
    57ba:	6013      	str	r3, [r2, #0]
	DMACC0DestAddr = le_dma_lli[0].dest;
    57bc:	4a2a      	ldr	r2, [pc, #168]	; (5868 <dma_init_le+0x178>)
    57be:	4b25      	ldr	r3, [pc, #148]	; (5854 <dma_init_le+0x164>)
    57c0:	685b      	ldr	r3, [r3, #4]
    57c2:	6013      	str	r3, [r2, #0]
	DMACC0LLI = le_dma_lli[0].next_lli;
    57c4:	4a29      	ldr	r2, [pc, #164]	; (586c <dma_init_le+0x17c>)
    57c6:	4b23      	ldr	r3, [pc, #140]	; (5854 <dma_init_le+0x164>)
    57c8:	689b      	ldr	r3, [r3, #8]
    57ca:	6013      	str	r3, [r2, #0]
	DMACC0Control = le_dma_lli[0].control;
    57cc:	4a28      	ldr	r2, [pc, #160]	; (5870 <dma_init_le+0x180>)
    57ce:	4b21      	ldr	r3, [pc, #132]	; (5854 <dma_init_le+0x164>)
    57d0:	68db      	ldr	r3, [r3, #12]
    57d2:	6013      	str	r3, [r2, #0]
	DMACC0Config =
    57d4:	4b14      	ldr	r3, [pc, #80]	; (5828 <dma_init_le+0x138>)
    57d6:	f24d 0206 	movw	r2, #53254	; 0xd006
    57da:	601a      	str	r2, [r3, #0]
			DIO_SSP_SRC |
			(0x2 << 11) |           /* peripheral to memory */
			DMACCxConfig_IE |       /* allow error interrupts */
			DMACCxConfig_ITC;       /* allow terminal count interrupts */

	active_buf_clkn_high = (clkn >> 20) & 0xff;
    57dc:	4b25      	ldr	r3, [pc, #148]	; (5874 <dma_init_le+0x184>)
    57de:	681b      	ldr	r3, [r3, #0]
    57e0:	0d1b      	lsrs	r3, r3, #20
    57e2:	b2db      	uxtb	r3, r3
    57e4:	4a24      	ldr	r2, [pc, #144]	; (5878 <dma_init_le+0x188>)
    57e6:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    57e8:	4b22      	ldr	r3, [pc, #136]	; (5874 <dma_init_le+0x184>)
    57ea:	681b      	ldr	r3, [r3, #0]
    57ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
    57f0:	f640 4235 	movw	r2, #3125	; 0xc35
    57f4:	fb02 f203 	mul.w	r2, r2, r3
    57f8:	4b20      	ldr	r3, [pc, #128]	; (587c <dma_init_le+0x18c>)
    57fa:	681b      	ldr	r3, [r3, #0]
    57fc:	4413      	add	r3, r2
    57fe:	4a20      	ldr	r2, [pc, #128]	; (5880 <dma_init_le+0x190>)
    5800:	6013      	str	r3, [r2, #0]
	active_buf_channel = channel;
    5802:	4b20      	ldr	r3, [pc, #128]	; (5884 <dma_init_le+0x194>)
    5804:	881b      	ldrh	r3, [r3, #0]
    5806:	b29a      	uxth	r2, r3
    5808:	4b1f      	ldr	r3, [pc, #124]	; (5888 <dma_init_le+0x198>)
    580a:	801a      	strh	r2, [r3, #0]

	/* reset interrupt counters */
	rx_tc = 0;
    580c:	4b1f      	ldr	r3, [pc, #124]	; (588c <dma_init_le+0x19c>)
    580e:	2200      	movs	r2, #0
    5810:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    5812:	4b1f      	ldr	r3, [pc, #124]	; (5890 <dma_init_le+0x1a0>)
    5814:	2200      	movs	r2, #0
    5816:	601a      	str	r2, [r3, #0]
}
    5818:	370c      	adds	r7, #12
    581a:	46bd      	mov	sp, r7
    581c:	f85d 7b04 	ldr.w	r7, [sp], #4
    5820:	4770      	bx	lr
    5822:	bf00      	nop
    5824:	400fc0c4 	.word	0x400fc0c4
    5828:	50004110 	.word	0x50004110
    582c:	50004130 	.word	0x50004130
    5830:	50004150 	.word	0x50004150
    5834:	50004170 	.word	0x50004170
    5838:	50004190 	.word	0x50004190
    583c:	500041b0 	.word	0x500041b0
    5840:	500041d0 	.word	0x500041d0
    5844:	500041f0 	.word	0x500041f0
    5848:	50004008 	.word	0x50004008
    584c:	50004010 	.word	0x50004010
    5850:	50004030 	.word	0x50004030
    5854:	10000b08 	.word	0x10000b08
    5858:	40030008 	.word	0x40030008
    585c:	10001078 	.word	0x10001078
    5860:	88001004 	.word	0x88001004
    5864:	50004100 	.word	0x50004100
    5868:	50004104 	.word	0x50004104
    586c:	50004108 	.word	0x50004108
    5870:	5000410c 	.word	0x5000410c
    5874:	10000be4 	.word	0x10000be4
    5878:	10000be8 	.word	0x10000be8
    587c:	40004008 	.word	0x40004008
    5880:	10001020 	.word	0x10001020
    5884:	1000049c 	.word	0x1000049c
    5888:	1000098a 	.word	0x1000098a
    588c:	10000b00 	.word	0x10000b00
    5890:	100010ac 	.word	0x100010ac

00005894 <bt_stream_dma_handler>:

void bt_stream_dma_handler(void) {
    5894:	b480      	push	{r7}
    5896:	af00      	add	r7, sp, #0
	idle_buf_clkn_high = active_buf_clkn_high;
    5898:	4b25      	ldr	r3, [pc, #148]	; (5930 <bt_stream_dma_handler+0x9c>)
    589a:	681b      	ldr	r3, [r3, #0]
    589c:	4a25      	ldr	r2, [pc, #148]	; (5934 <bt_stream_dma_handler+0xa0>)
    589e:	6013      	str	r3, [r2, #0]
	active_buf_clkn_high = (clkn >> 20) & 0xff;
    58a0:	4b25      	ldr	r3, [pc, #148]	; (5938 <bt_stream_dma_handler+0xa4>)
    58a2:	681b      	ldr	r3, [r3, #0]
    58a4:	0d1b      	lsrs	r3, r3, #20
    58a6:	b2db      	uxtb	r3, r3
    58a8:	4a21      	ldr	r2, [pc, #132]	; (5930 <bt_stream_dma_handler+0x9c>)
    58aa:	6013      	str	r3, [r2, #0]

	idle_buf_clk100ns = active_buf_clk100ns;
    58ac:	4b23      	ldr	r3, [pc, #140]	; (593c <bt_stream_dma_handler+0xa8>)
    58ae:	681b      	ldr	r3, [r3, #0]
    58b0:	4a23      	ldr	r2, [pc, #140]	; (5940 <bt_stream_dma_handler+0xac>)
    58b2:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    58b4:	4b20      	ldr	r3, [pc, #128]	; (5938 <bt_stream_dma_handler+0xa4>)
    58b6:	681b      	ldr	r3, [r3, #0]
    58b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
    58bc:	f640 4235 	movw	r2, #3125	; 0xc35
    58c0:	fb02 f203 	mul.w	r2, r2, r3
    58c4:	4b1f      	ldr	r3, [pc, #124]	; (5944 <bt_stream_dma_handler+0xb0>)
    58c6:	681b      	ldr	r3, [r3, #0]
    58c8:	4413      	add	r3, r2
    58ca:	4a1c      	ldr	r2, [pc, #112]	; (593c <bt_stream_dma_handler+0xa8>)
    58cc:	6013      	str	r3, [r2, #0]

	idle_buf_channel = active_buf_channel;
    58ce:	4b1e      	ldr	r3, [pc, #120]	; (5948 <bt_stream_dma_handler+0xb4>)
    58d0:	881b      	ldrh	r3, [r3, #0]
    58d2:	b29a      	uxth	r2, r3
    58d4:	4b1d      	ldr	r3, [pc, #116]	; (594c <bt_stream_dma_handler+0xb8>)
    58d6:	801a      	strh	r2, [r3, #0]
	active_buf_channel = channel;
    58d8:	4b1d      	ldr	r3, [pc, #116]	; (5950 <bt_stream_dma_handler+0xbc>)
    58da:	881b      	ldrh	r3, [r3, #0]
    58dc:	b29a      	uxth	r2, r3
    58de:	4b1a      	ldr	r3, [pc, #104]	; (5948 <bt_stream_dma_handler+0xb4>)
    58e0:	801a      	strh	r2, [r3, #0]

	/* interrupt on channel 0 */
	if (DMACIntStat & (1 << 0)) {
    58e2:	4b1c      	ldr	r3, [pc, #112]	; (5954 <bt_stream_dma_handler+0xc0>)
    58e4:	681b      	ldr	r3, [r3, #0]
    58e6:	f003 0301 	and.w	r3, r3, #1
    58ea:	2b00      	cmp	r3, #0
    58ec:	d01b      	beq.n	5926 <bt_stream_dma_handler+0x92>
		if (DMACIntTCStat & (1 << 0)) {
    58ee:	4b1a      	ldr	r3, [pc, #104]	; (5958 <bt_stream_dma_handler+0xc4>)
    58f0:	681b      	ldr	r3, [r3, #0]
    58f2:	f003 0301 	and.w	r3, r3, #1
    58f6:	2b00      	cmp	r3, #0
    58f8:	d007      	beq.n	590a <bt_stream_dma_handler+0x76>
			DMACIntTCClear = (1 << 0);
    58fa:	4b18      	ldr	r3, [pc, #96]	; (595c <bt_stream_dma_handler+0xc8>)
    58fc:	2201      	movs	r2, #1
    58fe:	601a      	str	r2, [r3, #0]
			++rx_tc;
    5900:	4b17      	ldr	r3, [pc, #92]	; (5960 <bt_stream_dma_handler+0xcc>)
    5902:	681b      	ldr	r3, [r3, #0]
    5904:	3301      	adds	r3, #1
    5906:	4a16      	ldr	r2, [pc, #88]	; (5960 <bt_stream_dma_handler+0xcc>)
    5908:	6013      	str	r3, [r2, #0]
		}
		if (DMACIntErrStat & (1 << 0)) {
    590a:	4b16      	ldr	r3, [pc, #88]	; (5964 <bt_stream_dma_handler+0xd0>)
    590c:	681b      	ldr	r3, [r3, #0]
    590e:	f003 0301 	and.w	r3, r3, #1
    5912:	2b00      	cmp	r3, #0
    5914:	d007      	beq.n	5926 <bt_stream_dma_handler+0x92>
			DMACIntErrClr = (1 << 0);
    5916:	4b14      	ldr	r3, [pc, #80]	; (5968 <bt_stream_dma_handler+0xd4>)
    5918:	2201      	movs	r2, #1
    591a:	601a      	str	r2, [r3, #0]
			++rx_err;
    591c:	4b13      	ldr	r3, [pc, #76]	; (596c <bt_stream_dma_handler+0xd8>)
    591e:	681b      	ldr	r3, [r3, #0]
    5920:	3301      	adds	r3, #1
    5922:	4a12      	ldr	r2, [pc, #72]	; (596c <bt_stream_dma_handler+0xd8>)
    5924:	6013      	str	r3, [r2, #0]
		}
	}
}
    5926:	46bd      	mov	sp, r7
    5928:	f85d 7b04 	ldr.w	r7, [sp], #4
    592c:	4770      	bx	lr
    592e:	bf00      	nop
    5930:	10000be8 	.word	0x10000be8
    5934:	10001028 	.word	0x10001028
    5938:	10000be4 	.word	0x10000be4
    593c:	10001020 	.word	0x10001020
    5940:	10000bc8 	.word	0x10000bc8
    5944:	40004008 	.word	0x40004008
    5948:	1000098a 	.word	0x1000098a
    594c:	10000988 	.word	0x10000988
    5950:	1000049c 	.word	0x1000049c
    5954:	50004000 	.word	0x50004000
    5958:	50004004 	.word	0x50004004
    595c:	50004008 	.word	0x50004008
    5960:	10000b00 	.word	0x10000b00
    5964:	5000400c 	.word	0x5000400c
    5968:	50004010 	.word	0x50004010
    596c:	100010ac 	.word	0x100010ac

00005970 <DMA_IRQHandler>:

void DMA_IRQHandler()
{
    5970:	b580      	push	{r7, lr}
    5972:	af00      	add	r7, sp, #0
	switch (mode) {
    5974:	4b12      	ldr	r3, [pc, #72]	; (59c0 <DMA_IRQHandler+0x50>)
    5976:	781b      	ldrb	r3, [r3, #0]
    5978:	b2db      	uxtb	r3, r3
    597a:	3b01      	subs	r3, #1
    597c:	2b0b      	cmp	r3, #11
    597e:	d81e      	bhi.n	59be <DMA_IRQHandler+0x4e>
    5980:	a201      	add	r2, pc, #4	; (adr r2, 5988 <DMA_IRQHandler+0x18>)
    5982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5986:	bf00      	nop
    5988:	000059b9 	.word	0x000059b9
    598c:	000059bf 	.word	0x000059bf
    5990:	000059bf 	.word	0x000059bf
    5994:	000059b9 	.word	0x000059b9
    5998:	000059bf 	.word	0x000059bf
    599c:	000059bf 	.word	0x000059bf
    59a0:	000059bf 	.word	0x000059bf
    59a4:	000059b9 	.word	0x000059b9
    59a8:	000059b9 	.word	0x000059b9
    59ac:	000059b9 	.word	0x000059b9
    59b0:	000059bf 	.word	0x000059bf
    59b4:	000059b9 	.word	0x000059b9
		case MODE_SPECAN:
		case MODE_BT_FOLLOW:
		case MODE_BT_FOLLOW_LE:
		case MODE_BT_PROMISC_LE:
		case MODE_BT_SLAVE_LE:
			bt_stream_dma_handler();
    59b8:	f7ff ff6c 	bl	5894 <bt_stream_dma_handler>
			break;
    59bc:	bf00      	nop
	}
}
    59be:	bd80      	pop	{r7, pc}
    59c0:	10000a3e 	.word	0x10000a3e

000059c4 <dio_ssp_start>:

static void dio_ssp_start()
{
    59c4:	b480      	push	{r7}
    59c6:	af00      	add	r7, sp, #0
	/* make sure the (active low) slave select signal is not active */
	DIO_SSEL_SET;
    59c8:	4b10      	ldr	r3, [pc, #64]	; (5a0c <dio_ssp_start+0x48>)
    59ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    59ce:	601a      	str	r2, [r3, #0]

	/* enable rx DMA on DIO_SSP */
	DIO_SSP_DMACR |= SSPDMACR_RXDMAE;
    59d0:	4a0f      	ldr	r2, [pc, #60]	; (5a10 <dio_ssp_start+0x4c>)
    59d2:	4b0f      	ldr	r3, [pc, #60]	; (5a10 <dio_ssp_start+0x4c>)
    59d4:	681b      	ldr	r3, [r3, #0]
    59d6:	f043 0301 	orr.w	r3, r3, #1
    59da:	6013      	str	r3, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;
    59dc:	4a0d      	ldr	r2, [pc, #52]	; (5a14 <dio_ssp_start+0x50>)
    59de:	4b0d      	ldr	r3, [pc, #52]	; (5a14 <dio_ssp_start+0x50>)
    59e0:	681b      	ldr	r3, [r3, #0]
    59e2:	f043 0302 	orr.w	r3, r3, #2
    59e6:	6013      	str	r3, [r2, #0]
	
	/* enable DMA */
	DMACC0Config |= DMACCxConfig_E;
    59e8:	4a0b      	ldr	r2, [pc, #44]	; (5a18 <dio_ssp_start+0x54>)
    59ea:	4b0b      	ldr	r3, [pc, #44]	; (5a18 <dio_ssp_start+0x54>)
    59ec:	681b      	ldr	r3, [r3, #0]
    59ee:	f043 0301 	orr.w	r3, r3, #1
    59f2:	6013      	str	r3, [r2, #0]
	ISER0 = ISER0_ISE_DMA;
    59f4:	4b09      	ldr	r3, [pc, #36]	; (5a1c <dio_ssp_start+0x58>)
    59f6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    59fa:	601a      	str	r2, [r3, #0]

	/* activate slave select pin */
	DIO_SSEL_CLR;
    59fc:	4b08      	ldr	r3, [pc, #32]	; (5a20 <dio_ssp_start+0x5c>)
    59fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5a02:	601a      	str	r2, [r3, #0]
}
    5a04:	46bd      	mov	sp, r7
    5a06:	f85d 7b04 	ldr.w	r7, [sp], #4
    5a0a:	4770      	bx	lr
    5a0c:	2009c098 	.word	0x2009c098
    5a10:	40030024 	.word	0x40030024
    5a14:	40030004 	.word	0x40030004
    5a18:	50004110 	.word	0x50004110
    5a1c:	e000e100 	.word	0xe000e100
    5a20:	2009c09c 	.word	0x2009c09c

00005a24 <dio_ssp_stop>:

static void dio_ssp_stop()
{
    5a24:	b480      	push	{r7}
    5a26:	af00      	add	r7, sp, #0
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    5a28:	4b21      	ldr	r3, [pc, #132]	; (5ab0 <dio_ssp_stop+0x8c>)
    5a2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5a2e:	601a      	str	r2, [r3, #0]

	// disable DMA on SSP; disable SSP
	DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    5a30:	4a20      	ldr	r2, [pc, #128]	; (5ab4 <dio_ssp_stop+0x90>)
    5a32:	4b20      	ldr	r3, [pc, #128]	; (5ab4 <dio_ssp_stop+0x90>)
    5a34:	681b      	ldr	r3, [r3, #0]
    5a36:	f023 0301 	bic.w	r3, r3, #1
    5a3a:	6013      	str	r3, [r2, #0]
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    5a3c:	4a1e      	ldr	r2, [pc, #120]	; (5ab8 <dio_ssp_stop+0x94>)
    5a3e:	4b1e      	ldr	r3, [pc, #120]	; (5ab8 <dio_ssp_stop+0x94>)
    5a40:	681b      	ldr	r3, [r3, #0]
    5a42:	f023 0302 	bic.w	r3, r3, #2
    5a46:	6013      	str	r3, [r2, #0]

	// disable DMA engine:
	// refer to UM10360 LPC17xx User Manual Ch 31 Sec 31.6.1, PDF page 607

	// disable DMA interrupts
	ICER0 = ICER0_ICE_DMA;
    5a48:	4b1c      	ldr	r3, [pc, #112]	; (5abc <dio_ssp_stop+0x98>)
    5a4a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    5a4e:	601a      	str	r2, [r3, #0]

	// disable active channels
	DMACC0Config = 0;
    5a50:	4b1b      	ldr	r3, [pc, #108]	; (5ac0 <dio_ssp_stop+0x9c>)
    5a52:	2200      	movs	r2, #0
    5a54:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5a56:	4b1b      	ldr	r3, [pc, #108]	; (5ac4 <dio_ssp_stop+0xa0>)
    5a58:	2200      	movs	r2, #0
    5a5a:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    5a5c:	4b1a      	ldr	r3, [pc, #104]	; (5ac8 <dio_ssp_stop+0xa4>)
    5a5e:	2200      	movs	r2, #0
    5a60:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    5a62:	4b1a      	ldr	r3, [pc, #104]	; (5acc <dio_ssp_stop+0xa8>)
    5a64:	2200      	movs	r2, #0
    5a66:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    5a68:	4b19      	ldr	r3, [pc, #100]	; (5ad0 <dio_ssp_stop+0xac>)
    5a6a:	2200      	movs	r2, #0
    5a6c:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    5a6e:	4b19      	ldr	r3, [pc, #100]	; (5ad4 <dio_ssp_stop+0xb0>)
    5a70:	2200      	movs	r2, #0
    5a72:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    5a74:	4b18      	ldr	r3, [pc, #96]	; (5ad8 <dio_ssp_stop+0xb4>)
    5a76:	2200      	movs	r2, #0
    5a78:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    5a7a:	4b18      	ldr	r3, [pc, #96]	; (5adc <dio_ssp_stop+0xb8>)
    5a7c:	2200      	movs	r2, #0
    5a7e:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    5a80:	4b17      	ldr	r3, [pc, #92]	; (5ae0 <dio_ssp_stop+0xbc>)
    5a82:	22ff      	movs	r2, #255	; 0xff
    5a84:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    5a86:	4b17      	ldr	r3, [pc, #92]	; (5ae4 <dio_ssp_stop+0xc0>)
    5a88:	22ff      	movs	r2, #255	; 0xff
    5a8a:	601a      	str	r2, [r3, #0]

	// Disable the DMA controller by writing 0 to the DMA Enable bit in the DMACConfig
	// register.
	DMACConfig &= ~DMACConfig_E;
    5a8c:	4a16      	ldr	r2, [pc, #88]	; (5ae8 <dio_ssp_stop+0xc4>)
    5a8e:	4b16      	ldr	r3, [pc, #88]	; (5ae8 <dio_ssp_stop+0xc4>)
    5a90:	681b      	ldr	r3, [r3, #0]
    5a92:	f023 0301 	bic.w	r3, r3, #1
    5a96:	6013      	str	r3, [r2, #0]
	while (DMACConfig & DMACConfig_E);
    5a98:	bf00      	nop
    5a9a:	4b13      	ldr	r3, [pc, #76]	; (5ae8 <dio_ssp_stop+0xc4>)
    5a9c:	681b      	ldr	r3, [r3, #0]
    5a9e:	f003 0301 	and.w	r3, r3, #1
    5aa2:	2b00      	cmp	r3, #0
    5aa4:	d1f9      	bne.n	5a9a <dio_ssp_stop+0x76>
}
    5aa6:	46bd      	mov	sp, r7
    5aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
    5aac:	4770      	bx	lr
    5aae:	bf00      	nop
    5ab0:	2009c098 	.word	0x2009c098
    5ab4:	40030024 	.word	0x40030024
    5ab8:	40030004 	.word	0x40030004
    5abc:	e000e180 	.word	0xe000e180
    5ac0:	50004110 	.word	0x50004110
    5ac4:	50004130 	.word	0x50004130
    5ac8:	50004150 	.word	0x50004150
    5acc:	50004170 	.word	0x50004170
    5ad0:	50004190 	.word	0x50004190
    5ad4:	500041b0 	.word	0x500041b0
    5ad8:	500041d0 	.word	0x500041d0
    5adc:	500041f0 	.word	0x500041f0
    5ae0:	50004008 	.word	0x50004008
    5ae4:	50004010 	.word	0x50004010
    5ae8:	50004030 	.word	0x50004030

00005aec <cc2400_idle>:

static void cc2400_idle()
{
    5aec:	b580      	push	{r7, lr}
    5aee:	af00      	add	r7, sp, #0
	cc2400_strobe(SRFOFF);
    5af0:	2064      	movs	r0, #100	; 0x64
    5af2:	f004 f983 	bl	9dfc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5af6:	bf00      	nop
    5af8:	f004 f976 	bl	9de8 <cc2400_status>
    5afc:	4603      	mov	r3, r0
    5afe:	f003 0304 	and.w	r3, r3, #4
    5b02:	2b00      	cmp	r3, #0
    5b04:	d1f8      	bne.n	5af8 <cc2400_idle+0xc>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    5b06:	4b0a      	ldr	r3, [pc, #40]	; (5b30 <cc2400_idle+0x44>)
    5b08:	2280      	movs	r2, #128	; 0x80
    5b0a:	601a      	str	r2, [r3, #0]
	HGM_CLR;
    5b0c:	4b08      	ldr	r3, [pc, #32]	; (5b30 <cc2400_idle+0x44>)
    5b0e:	f44f 7280 	mov.w	r2, #256	; 0x100
    5b12:	601a      	str	r2, [r3, #0]
#endif

	RXLED_CLR;
    5b14:	4b07      	ldr	r3, [pc, #28]	; (5b34 <cc2400_idle+0x48>)
    5b16:	2210      	movs	r2, #16
    5b18:	601a      	str	r2, [r3, #0]
	TXLED_CLR;
    5b1a:	4b06      	ldr	r3, [pc, #24]	; (5b34 <cc2400_idle+0x48>)
    5b1c:	f44f 7280 	mov.w	r2, #256	; 0x100
    5b20:	601a      	str	r2, [r3, #0]
	USRLED_CLR;
    5b22:	4b04      	ldr	r3, [pc, #16]	; (5b34 <cc2400_idle+0x48>)
    5b24:	2202      	movs	r2, #2
    5b26:	601a      	str	r2, [r3, #0]
	mode = MODE_IDLE;
    5b28:	4b03      	ldr	r3, [pc, #12]	; (5b38 <cc2400_idle+0x4c>)
    5b2a:	2200      	movs	r2, #0
    5b2c:	701a      	strb	r2, [r3, #0]
}
    5b2e:	bd80      	pop	{r7, pc}
    5b30:	2009c05c 	.word	0x2009c05c
    5b34:	2009c03c 	.word	0x2009c03c
    5b38:	10000a3e 	.word	0x10000a3e

00005b3c <cc2400_rx>:

/* start un-buffered rx */
static void cc2400_rx()
{
    5b3c:	b580      	push	{r7, lr}
    5b3e:	b082      	sub	sp, #8
    5b40:	af00      	add	r7, sp, #0
	u16 mdmctrl;
	if (modulation == MOD_BT_BASIC_RATE) {
    5b42:	4b28      	ldr	r3, [pc, #160]	; (5be4 <cc2400_rx+0xa8>)
    5b44:	781b      	ldrb	r3, [r3, #0]
    5b46:	b2db      	uxtb	r3, r3
    5b48:	2b00      	cmp	r3, #0
    5b4a:	d102      	bne.n	5b52 <cc2400_rx+0x16>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    5b4c:	2329      	movs	r3, #41	; 0x29
    5b4e:	80fb      	strh	r3, [r7, #6]
    5b50:	e008      	b.n	5b64 <cc2400_rx+0x28>
	} else if (modulation == MOD_BT_LOW_ENERGY) {
    5b52:	4b24      	ldr	r3, [pc, #144]	; (5be4 <cc2400_rx+0xa8>)
    5b54:	781b      	ldrb	r3, [r3, #0]
    5b56:	b2db      	uxtb	r3, r3
    5b58:	2b01      	cmp	r3, #1
    5b5a:	d102      	bne.n	5b62 <cc2400_rx+0x26>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    5b5c:	2340      	movs	r3, #64	; 0x40
    5b5e:	80fb      	strh	r3, [r7, #6]
    5b60:	e000      	b.n	5b64 <cc2400_rx+0x28>
	} else {
		/* oops */
		return;
    5b62:	e03b      	b.n	5bdc <cc2400_rx+0xa0>
	}

	cc2400_set(MANAND,  0x7fff);
    5b64:	200d      	movs	r0, #13
    5b66:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5b6a:	f004 f885 	bl	9c78 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    5b6e:	2012      	movs	r0, #18
    5b70:	f642 3122 	movw	r1, #11042	; 0x2b22
    5b74:	f004 f880 	bl	9c78 <cc2400_set>
	cc2400_set(MDMTST0, 0x164b); // without PRNG
    5b78:	2014      	movs	r0, #20
    5b7a:	f241 614b 	movw	r1, #5707	; 0x164b
    5b7e:	f004 f87b 	bl	9c78 <cc2400_set>
//	cc2400_set(GRMDM,   0x01e1); // un-buffered mode, GFSK
	cc2400_set(GRMDM,   0x0301); // un-buffered mode, GFSK
    5b82:	2020      	movs	r0, #32
    5b84:	f240 3101 	movw	r1, #769	; 0x301
    5b88:	f004 f876 	bl	9c78 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 2 preamble bytes of 01010101
	//      |  +-----------------> not packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   2410 - 1); // 1 MHz IF
    5b8c:	2002      	movs	r0, #2
    5b8e:	f640 1169 	movw	r1, #2409	; 0x969
    5b92:	f004 f871 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);
    5b96:	2003      	movs	r0, #3
    5b98:	2140      	movs	r1, #64	; 0x40
    5b9a:	f004 f86d 	bl	9c78 <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set();
    5b9e:	f7fe fe01 	bl	47a4 <cs_threshold_calc_and_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5ba2:	bf00      	nop
    5ba4:	f004 f920 	bl	9de8 <cc2400_status>
    5ba8:	4603      	mov	r3, r0
    5baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5bae:	2b00      	cmp	r3, #0
    5bb0:	d0f8      	beq.n	5ba4 <cc2400_rx+0x68>
	cc2400_strobe(SFSON);
    5bb2:	2061      	movs	r0, #97	; 0x61
    5bb4:	f004 f922 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5bb8:	bf00      	nop
    5bba:	f004 f915 	bl	9de8 <cc2400_status>
    5bbe:	4603      	mov	r3, r0
    5bc0:	f003 0304 	and.w	r3, r3, #4
    5bc4:	2b00      	cmp	r3, #0
    5bc6:	d0f8      	beq.n	5bba <cc2400_rx+0x7e>
	cc2400_strobe(SRX);
    5bc8:	2062      	movs	r0, #98	; 0x62
    5bca:	f004 f917 	bl	9dfc <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5bce:	4b06      	ldr	r3, [pc, #24]	; (5be8 <cc2400_rx+0xac>)
    5bd0:	2280      	movs	r2, #128	; 0x80
    5bd2:	601a      	str	r2, [r3, #0]
	HGM_SET;
    5bd4:	4b04      	ldr	r3, [pc, #16]	; (5be8 <cc2400_rx+0xac>)
    5bd6:	f44f 7280 	mov.w	r2, #256	; 0x100
    5bda:	601a      	str	r2, [r3, #0]
#endif
}
    5bdc:	3708      	adds	r7, #8
    5bde:	46bd      	mov	sp, r7
    5be0:	bd80      	pop	{r7, pc}
    5be2:	bf00      	nop
    5be4:	10000a42 	.word	0x10000a42
    5be8:	2009c058 	.word	0x2009c058

00005bec <cc2400_rx_sync>:

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    5bec:	b580      	push	{r7, lr}
    5bee:	b084      	sub	sp, #16
    5bf0:	af00      	add	r7, sp, #0
    5bf2:	6078      	str	r0, [r7, #4]
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    5bf4:	4b33      	ldr	r3, [pc, #204]	; (5cc4 <cc2400_rx_sync+0xd8>)
    5bf6:	781b      	ldrb	r3, [r3, #0]
    5bf8:	b2db      	uxtb	r3, r3
    5bfa:	2b00      	cmp	r3, #0
    5bfc:	d105      	bne.n	5c0a <cc2400_rx_sync+0x1e>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    5bfe:	2329      	movs	r3, #41	; 0x29
    5c00:	81bb      	strh	r3, [r7, #12]
		grmdm = 0x0461; // un-buffered mode, packet w/ sync word detection
    5c02:	f240 4361 	movw	r3, #1121	; 0x461
    5c06:	81fb      	strh	r3, [r7, #14]
    5c08:	e00b      	b.n	5c22 <cc2400_rx_sync+0x36>
		//   |  |  | +---------------> 0 preamble bytes of 01010101
		//   |  |  +-----------------> packet mode
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else if (modulation == MOD_BT_LOW_ENERGY) {
    5c0a:	4b2e      	ldr	r3, [pc, #184]	; (5cc4 <cc2400_rx_sync+0xd8>)
    5c0c:	781b      	ldrb	r3, [r3, #0]
    5c0e:	b2db      	uxtb	r3, r3
    5c10:	2b01      	cmp	r3, #1
    5c12:	d105      	bne.n	5c20 <cc2400_rx_sync+0x34>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    5c14:	2340      	movs	r3, #64	; 0x40
    5c16:	81bb      	strh	r3, [r7, #12]
		grmdm = 0x0561; // un-buffered mode, packet w/ sync word detection
    5c18:	f240 5361 	movw	r3, #1377	; 0x561
    5c1c:	81fb      	strh	r3, [r7, #14]
    5c1e:	e000      	b.n	5c22 <cc2400_rx_sync+0x36>
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else {
		/* oops */
		return;
    5c20:	e04d      	b.n	5cbe <cc2400_rx_sync+0xd2>
	}

	cc2400_set(MANAND,  0x7fff);
    5c22:	200d      	movs	r0, #13
    5c24:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5c28:	f004 f826 	bl	9c78 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    5c2c:	2012      	movs	r0, #18
    5c2e:	f642 3122 	movw	r1, #11042	; 0x2b22
    5c32:	f004 f821 	bl	9c78 <cc2400_set>

	cc2400_set(MDMTST0, 0x124b);
    5c36:	2014      	movs	r0, #20
    5c38:	f241 214b 	movw	r1, #4683	; 0x124b
    5c3c:	f004 f81c 	bl	9c78 <cc2400_set>
	//    +--------------------> PRNG off
	//
	// ref: CC2400 datasheet page 67
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);
    5c40:	89fb      	ldrh	r3, [r7, #14]
    5c42:	2020      	movs	r0, #32
    5c44:	4619      	mov	r1, r3
    5c46:	f004 f817 	bl	9c78 <cc2400_set>

	cc2400_set(SYNCL,   sync & 0xffff);
    5c4a:	687b      	ldr	r3, [r7, #4]
    5c4c:	b29b      	uxth	r3, r3
    5c4e:	202c      	movs	r0, #44	; 0x2c
    5c50:	4619      	mov	r1, r3
    5c52:	f004 f811 	bl	9c78 <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    5c56:	687b      	ldr	r3, [r7, #4]
    5c58:	0c1b      	lsrs	r3, r3, #16
    5c5a:	b29b      	uxth	r3, r3
    5c5c:	202d      	movs	r0, #45	; 0x2d
    5c5e:	4619      	mov	r1, r3
    5c60:	f004 f80a 	bl	9c78 <cc2400_set>
	
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    5c64:	4b18      	ldr	r3, [pc, #96]	; (5cc8 <cc2400_rx_sync+0xdc>)
    5c66:	881b      	ldrh	r3, [r3, #0]
    5c68:	b29b      	uxth	r3, r3
    5c6a:	3b01      	subs	r3, #1
    5c6c:	b29b      	uxth	r3, r3
    5c6e:	2002      	movs	r0, #2
    5c70:	4619      	mov	r1, r3
    5c72:	f004 f801 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    5c76:	89bb      	ldrh	r3, [r7, #12]
    5c78:	2003      	movs	r0, #3
    5c7a:	4619      	mov	r1, r3
    5c7c:	f003 fffc 	bl	9c78 <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set();
    5c80:	f7fe fd90 	bl	47a4 <cs_threshold_calc_and_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5c84:	bf00      	nop
    5c86:	f004 f8af 	bl	9de8 <cc2400_status>
    5c8a:	4603      	mov	r3, r0
    5c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5c90:	2b00      	cmp	r3, #0
    5c92:	d0f8      	beq.n	5c86 <cc2400_rx_sync+0x9a>
	cc2400_strobe(SFSON);
    5c94:	2061      	movs	r0, #97	; 0x61
    5c96:	f004 f8b1 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5c9a:	bf00      	nop
    5c9c:	f004 f8a4 	bl	9de8 <cc2400_status>
    5ca0:	4603      	mov	r3, r0
    5ca2:	f003 0304 	and.w	r3, r3, #4
    5ca6:	2b00      	cmp	r3, #0
    5ca8:	d0f8      	beq.n	5c9c <cc2400_rx_sync+0xb0>
	cc2400_strobe(SRX);
    5caa:	2062      	movs	r0, #98	; 0x62
    5cac:	f004 f8a6 	bl	9dfc <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5cb0:	4b06      	ldr	r3, [pc, #24]	; (5ccc <cc2400_rx_sync+0xe0>)
    5cb2:	2280      	movs	r2, #128	; 0x80
    5cb4:	601a      	str	r2, [r3, #0]
	HGM_SET;
    5cb6:	4b05      	ldr	r3, [pc, #20]	; (5ccc <cc2400_rx_sync+0xe0>)
    5cb8:	f44f 7280 	mov.w	r2, #256	; 0x100
    5cbc:	601a      	str	r2, [r3, #0]
#endif
}
    5cbe:	3710      	adds	r7, #16
    5cc0:	46bd      	mov	sp, r7
    5cc2:	bd80      	pop	{r7, pc}
    5cc4:	10000a42 	.word	0x10000a42
    5cc8:	1000049c 	.word	0x1000049c
    5ccc:	2009c058 	.word	0x2009c058

00005cd0 <le_transmit>:
 * All modulation parameters are set within this function. The data
 * should not be pre-whitened, but the CRC should be calculated and
 * included in the data length.
 */
void le_transmit(u32 aa, u8 len, u8 *data)
{
    5cd0:	b580      	push	{r7, lr}
    5cd2:	b09a      	sub	sp, #104	; 0x68
    5cd4:	af00      	add	r7, sp, #0
    5cd6:	60f8      	str	r0, [r7, #12]
    5cd8:	460b      	mov	r3, r1
    5cda:	607a      	str	r2, [r7, #4]
    5cdc:	72fb      	strb	r3, [r7, #11]
	u8 tx_len;
	u8 byte;
	u16 gio_save;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    5cde:	2300      	movs	r3, #0
    5ce0:	667b      	str	r3, [r7, #100]	; 0x64
    5ce2:	e035      	b.n	5d50 <le_transmit+0x80>
		byte = aa & 0xff;
    5ce4:	68fb      	ldr	r3, [r7, #12]
    5ce6:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		aa >>= 8;
    5cea:	68fb      	ldr	r3, [r7, #12]
    5cec:	0a1b      	lsrs	r3, r3, #8
    5cee:	60fb      	str	r3, [r7, #12]
		txbuf[i] = 0;
    5cf0:	f107 0210 	add.w	r2, r7, #16
    5cf4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5cf6:	4413      	add	r3, r2
    5cf8:	2200      	movs	r2, #0
    5cfa:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 8; ++j) {
    5cfc:	2300      	movs	r3, #0
    5cfe:	663b      	str	r3, [r7, #96]	; 0x60
    5d00:	e020      	b.n	5d44 <le_transmit+0x74>
			txbuf[i] |= (byte & 1) << (7 - j);
    5d02:	f107 0210 	add.w	r2, r7, #16
    5d06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d08:	4413      	add	r3, r2
    5d0a:	781b      	ldrb	r3, [r3, #0]
    5d0c:	b2d9      	uxtb	r1, r3
    5d0e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5d12:	f003 0301 	and.w	r3, r3, #1
    5d16:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    5d18:	f1c2 0207 	rsb	r2, r2, #7
    5d1c:	4093      	lsls	r3, r2
    5d1e:	b2db      	uxtb	r3, r3
    5d20:	460a      	mov	r2, r1
    5d22:	4313      	orrs	r3, r2
    5d24:	b2db      	uxtb	r3, r3
    5d26:	b2d9      	uxtb	r1, r3
    5d28:	f107 0210 	add.w	r2, r7, #16
    5d2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d2e:	4413      	add	r3, r2
    5d30:	460a      	mov	r2, r1
    5d32:	701a      	strb	r2, [r3, #0]
			byte >>= 1;
    5d34:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5d38:	085b      	lsrs	r3, r3, #1
    5d3a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    5d3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5d40:	3301      	adds	r3, #1
    5d42:	663b      	str	r3, [r7, #96]	; 0x60
    5d44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5d46:	2b07      	cmp	r3, #7
    5d48:	d9db      	bls.n	5d02 <le_transmit+0x32>
	u8 tx_len;
	u8 byte;
	u16 gio_save;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    5d4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d4c:	3301      	adds	r3, #1
    5d4e:	667b      	str	r3, [r7, #100]	; 0x64
    5d50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d52:	2b03      	cmp	r3, #3
    5d54:	d9c6      	bls.n	5ce4 <le_transmit+0x14>
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
    5d56:	4b93      	ldr	r3, [pc, #588]	; (5fa4 <le_transmit+0x2d4>)
    5d58:	881b      	ldrh	r3, [r3, #0]
    5d5a:	b29b      	uxth	r3, r3
    5d5c:	b2db      	uxtb	r3, r3
    5d5e:	3b62      	subs	r3, #98	; 0x62
    5d60:	b2db      	uxtb	r3, r3
    5d62:	4618      	mov	r0, r3
    5d64:	f002 fbe0 	bl	8528 <btle_channel_index>
    5d68:	4603      	mov	r3, r0
    5d6a:	461a      	mov	r2, r3
    5d6c:	4b8e      	ldr	r3, [pc, #568]	; (5fa8 <le_transmit+0x2d8>)
    5d6e:	5c9b      	ldrb	r3, [r3, r2]
    5d70:	65bb      	str	r3, [r7, #88]	; 0x58
	for (i = 0; i < len; ++i) {
    5d72:	2300      	movs	r3, #0
    5d74:	667b      	str	r3, [r7, #100]	; 0x64
    5d76:	e050      	b.n	5e1a <le_transmit+0x14a>
		byte = data[i];
    5d78:	687a      	ldr	r2, [r7, #4]
    5d7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d7c:	4413      	add	r3, r2
    5d7e:	781b      	ldrb	r3, [r3, #0]
    5d80:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		txbuf[i+4] = 0;
    5d84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d86:	3304      	adds	r3, #4
    5d88:	f107 0268 	add.w	r2, r7, #104	; 0x68
    5d8c:	4413      	add	r3, r2
    5d8e:	2200      	movs	r2, #0
    5d90:	f803 2c58 	strb.w	r2, [r3, #-88]
		for (j = 0; j < 8; ++j) {
    5d94:	2300      	movs	r3, #0
    5d96:	663b      	str	r3, [r7, #96]	; 0x60
    5d98:	e039      	b.n	5e0e <le_transmit+0x13e>
			bit = (byte & 1) ^ whitening[idx];
    5d9a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5d9e:	f003 0301 	and.w	r3, r3, #1
    5da2:	4982      	ldr	r1, [pc, #520]	; (5fac <le_transmit+0x2dc>)
    5da4:	6dba      	ldr	r2, [r7, #88]	; 0x58
    5da6:	440a      	add	r2, r1
    5da8:	7812      	ldrb	r2, [r2, #0]
    5daa:	4053      	eors	r3, r2
    5dac:	657b      	str	r3, [r7, #84]	; 0x54
			idx = (idx + 1) % sizeof(whitening);
    5dae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    5db0:	3301      	adds	r3, #1
    5db2:	4619      	mov	r1, r3
    5db4:	4b7e      	ldr	r3, [pc, #504]	; (5fb0 <le_transmit+0x2e0>)
    5db6:	fba1 2303 	umull	r2, r3, r1, r3
    5dba:	1ac8      	subs	r0, r1, r3
    5dbc:	0840      	lsrs	r0, r0, #1
    5dbe:	4403      	add	r3, r0
    5dc0:	099a      	lsrs	r2, r3, #6
    5dc2:	4613      	mov	r3, r2
    5dc4:	01db      	lsls	r3, r3, #7
    5dc6:	1a9b      	subs	r3, r3, r2
    5dc8:	1aca      	subs	r2, r1, r3
    5dca:	65ba      	str	r2, [r7, #88]	; 0x58
			byte >>= 1;
    5dcc:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5dd0:	085b      	lsrs	r3, r3, #1
    5dd2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			txbuf[i+4] |= bit << (7 - j);
    5dd6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5dd8:	3304      	adds	r3, #4
    5dda:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    5ddc:	3204      	adds	r2, #4
    5dde:	f107 0168 	add.w	r1, r7, #104	; 0x68
    5de2:	440a      	add	r2, r1
    5de4:	f812 2c58 	ldrb.w	r2, [r2, #-88]
    5de8:	b2d1      	uxtb	r1, r2
    5dea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    5dec:	f1c2 0207 	rsb	r2, r2, #7
    5df0:	4610      	mov	r0, r2
    5df2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    5df4:	4082      	lsls	r2, r0
    5df6:	b2d2      	uxtb	r2, r2
    5df8:	430a      	orrs	r2, r1
    5dfa:	b2d2      	uxtb	r2, r2
    5dfc:	b2d2      	uxtb	r2, r2
    5dfe:	f107 0168 	add.w	r1, r7, #104	; 0x68
    5e02:	440b      	add	r3, r1
    5e04:	f803 2c58 	strb.w	r2, [r3, #-88]
	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    5e08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5e0a:	3301      	adds	r3, #1
    5e0c:	663b      	str	r3, [r7, #96]	; 0x60
    5e0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5e10:	2b07      	cmp	r3, #7
    5e12:	d9c2      	bls.n	5d9a <le_transmit+0xca>
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
	for (i = 0; i < len; ++i) {
    5e14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5e16:	3301      	adds	r3, #1
    5e18:	667b      	str	r3, [r7, #100]	; 0x64
    5e1a:	7afa      	ldrb	r2, [r7, #11]
    5e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5e1e:	429a      	cmp	r2, r3
    5e20:	d8aa      	bhi.n	5d78 <le_transmit+0xa8>
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    5e22:	7afb      	ldrb	r3, [r7, #11]
    5e24:	3304      	adds	r3, #4
    5e26:	72fb      	strb	r3, [r7, #11]

	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    5e28:	200d      	movs	r0, #13
    5e2a:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5e2e:	f003 ff23 	bl	9c78 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5e32:	2012      	movs	r0, #18
    5e34:	f642 3122 	movw	r1, #11042	; 0x2b22
    5e38:	f003 ff1e 	bl	9c78 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    5e3c:	2014      	movs	r0, #20
    5e3e:	f241 314b 	movw	r1, #4939	; 0x134b
    5e42:	f003 ff19 	bl	9c78 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5e46:	2020      	movs	r0, #32
    5e48:	f640 4101 	movw	r1, #3073	; 0xc01
    5e4c:	f003 ff14 	bl	9c78 <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(FSDIV,   channel);
    5e50:	4b54      	ldr	r3, [pc, #336]	; (5fa4 <le_transmit+0x2d4>)
    5e52:	881b      	ldrh	r3, [r3, #0]
    5e54:	b29b      	uxth	r3, r3
    5e56:	2002      	movs	r0, #2
    5e58:	4619      	mov	r1, r3
    5e5a:	f003 ff0d 	bl	9c78 <cc2400_set>
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    5e5e:	2005      	movs	r0, #5
    5e60:	210b      	movs	r1, #11
    5e62:	f003 ff09 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    5e66:	2003      	movs	r0, #3
    5e68:	2140      	movs	r1, #64	; 0x40
    5e6a:	f003 ff05 	bl	9c78 <cc2400_set>
	cc2400_set(INT,     0x0014);	// FIFO_THRESHOLD: 20 bytes
    5e6e:	2023      	movs	r0, #35	; 0x23
    5e70:	2114      	movs	r1, #20
    5e72:	f003 ff01 	bl	9c78 <cc2400_set>

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
    5e76:	68fb      	ldr	r3, [r7, #12]
    5e78:	f003 0301 	and.w	r3, r3, #1
    5e7c:	2b00      	cmp	r3, #0
    5e7e:	d005      	beq.n	5e8c <le_transmit+0x1bc>
		cc2400_set(SYNCH,   0xaaaa);
    5e80:	202d      	movs	r0, #45	; 0x2d
    5e82:	f64a 21aa 	movw	r1, #43690	; 0xaaaa
    5e86:	f003 fef7 	bl	9c78 <cc2400_set>
    5e8a:	e004      	b.n	5e96 <le_transmit+0x1c6>
	else
		cc2400_set(SYNCH,   0x5555);
    5e8c:	202d      	movs	r0, #45	; 0x2d
    5e8e:	f245 5155 	movw	r1, #21845	; 0x5555
    5e92:	f003 fef1 	bl	9c78 <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5e96:	2008      	movs	r0, #8
    5e98:	f003 fed8 	bl	9c4c <cc2400_get>
    5e9c:	4603      	mov	r3, r0
    5e9e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5ea2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
    5ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
    5eaa:	b29b      	uxth	r3, r3
    5eac:	f443 439c 	orr.w	r3, r3, #19968	; 0x4e00
    5eb0:	b29b      	uxth	r3, r3
    5eb2:	b29b      	uxth	r3, r3
    5eb4:	2008      	movs	r0, #8
    5eb6:	4619      	mov	r1, r3
    5eb8:	f003 fede 	bl	9c78 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5ebc:	bf00      	nop
    5ebe:	f003 ff93 	bl	9de8 <cc2400_status>
    5ec2:	4603      	mov	r3, r0
    5ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5ec8:	2b00      	cmp	r3, #0
    5eca:	d0f8      	beq.n	5ebe <le_transmit+0x1ee>
	cc2400_strobe(SFSON);
    5ecc:	2061      	movs	r0, #97	; 0x61
    5ece:	f003 ff95 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5ed2:	bf00      	nop
    5ed4:	f003 ff88 	bl	9de8 <cc2400_status>
    5ed8:	4603      	mov	r3, r0
    5eda:	f003 0304 	and.w	r3, r3, #4
    5ede:	2b00      	cmp	r3, #0
    5ee0:	d0f8      	beq.n	5ed4 <le_transmit+0x204>
	TXLED_SET;
    5ee2:	4b34      	ldr	r3, [pc, #208]	; (5fb4 <le_transmit+0x2e4>)
    5ee4:	f44f 7280 	mov.w	r2, #256	; 0x100
    5ee8:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5eea:	4b33      	ldr	r3, [pc, #204]	; (5fb8 <le_transmit+0x2e8>)
    5eec:	2280      	movs	r2, #128	; 0x80
    5eee:	601a      	str	r2, [r3, #0]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5ef0:	bf00      	nop
    5ef2:	200e      	movs	r0, #14
    5ef4:	f003 feaa 	bl	9c4c <cc2400_get>
    5ef8:	4603      	mov	r3, r0
    5efa:	f003 031f 	and.w	r3, r3, #31
    5efe:	2b0f      	cmp	r3, #15
    5f00:	d1f7      	bne.n	5ef2 <le_transmit+0x222>
	cc2400_strobe(STX);
    5f02:	2063      	movs	r0, #99	; 0x63
    5f04:	f003 ff7a 	bl	9dfc <cc2400_strobe>

	// put the packet into the FIFO
	for (i = 0; i < len; i += 16) {
    5f08:	2300      	movs	r3, #0
    5f0a:	667b      	str	r3, [r7, #100]	; 0x64
    5f0c:	e021      	b.n	5f52 <le_transmit+0x282>
		while (GIO6) ; // wait for the FIFO to drain (FIFO_FULL false)
    5f0e:	bf00      	nop
    5f10:	4b2a      	ldr	r3, [pc, #168]	; (5fbc <le_transmit+0x2ec>)
    5f12:	681b      	ldr	r3, [r3, #0]
    5f14:	f003 0304 	and.w	r3, r3, #4
    5f18:	2b00      	cmp	r3, #0
    5f1a:	d1f9      	bne.n	5f10 <le_transmit+0x240>
		tx_len = len - i;
    5f1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f1e:	b2db      	uxtb	r3, r3
    5f20:	7afa      	ldrb	r2, [r7, #11]
    5f22:	1ad3      	subs	r3, r2, r3
    5f24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (tx_len > 16)
    5f28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    5f2c:	2b10      	cmp	r3, #16
    5f2e:	d902      	bls.n	5f36 <le_transmit+0x266>
			tx_len = 16;
    5f30:	2310      	movs	r3, #16
    5f32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		cc2400_spi_buf(FIFOREG, tx_len, txbuf + i);
    5f36:	f107 0210 	add.w	r2, r7, #16
    5f3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f3c:	4413      	add	r3, r2
    5f3e:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
    5f42:	2070      	movs	r0, #112	; 0x70
    5f44:	4611      	mov	r1, r2
    5f46:	461a      	mov	r2, r3
    5f48:	f003 fed8 	bl	9cfc <cc2400_spi_buf>
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
	cc2400_strobe(STX);

	// put the packet into the FIFO
	for (i = 0; i < len; i += 16) {
    5f4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f4e:	3310      	adds	r3, #16
    5f50:	667b      	str	r3, [r7, #100]	; 0x64
    5f52:	7afa      	ldrb	r2, [r7, #11]
    5f54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f56:	429a      	cmp	r2, r3
    5f58:	d8d9      	bhi.n	5f0e <le_transmit+0x23e>
		if (tx_len > 16)
			tx_len = 16;
		cc2400_spi_buf(FIFOREG, tx_len, txbuf + i);
	}

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5f5a:	bf00      	nop
    5f5c:	200e      	movs	r0, #14
    5f5e:	f003 fe75 	bl	9c4c <cc2400_get>
    5f62:	4603      	mov	r3, r0
    5f64:	f003 031f 	and.w	r3, r3, #31
    5f68:	2b0f      	cmp	r3, #15
    5f6a:	d1f7      	bne.n	5f5c <le_transmit+0x28c>
	TXLED_CLR;
    5f6c:	4b14      	ldr	r3, [pc, #80]	; (5fc0 <le_transmit+0x2f0>)
    5f6e:	f44f 7280 	mov.w	r2, #256	; 0x100
    5f72:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    5f74:	2064      	movs	r0, #100	; 0x64
    5f76:	f003 ff41 	bl	9dfc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    5f7a:	bf00      	nop
    5f7c:	f003 ff34 	bl	9de8 <cc2400_status>
    5f80:	4603      	mov	r3, r0
    5f82:	f003 0304 	and.w	r3, r3, #4
    5f86:	2b00      	cmp	r3, #0
    5f88:	d1f8      	bne.n	5f7c <le_transmit+0x2ac>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    5f8a:	4b0e      	ldr	r3, [pc, #56]	; (5fc4 <le_transmit+0x2f4>)
    5f8c:	2280      	movs	r2, #128	; 0x80
    5f8e:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    5f90:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
    5f94:	2008      	movs	r0, #8
    5f96:	4619      	mov	r1, r3
    5f98:	f003 fe6e 	bl	9c78 <cc2400_set>
}
    5f9c:	3768      	adds	r7, #104	; 0x68
    5f9e:	46bd      	mov	sp, r7
    5fa0:	bd80      	pop	{r7, pc}
    5fa2:	bf00      	nop
    5fa4:	1000049c 	.word	0x1000049c
    5fa8:	0000b248 	.word	0x0000b248
    5fac:	0000b1c8 	.word	0x0000b1c8
    5fb0:	02040811 	.word	0x02040811
    5fb4:	2009c038 	.word	0x2009c038
    5fb8:	2009c058 	.word	0x2009c058
    5fbc:	2009c054 	.word	0x2009c054
    5fc0:	2009c03c 	.word	0x2009c03c
    5fc4:	2009c05c 	.word	0x2009c05c

00005fc8 <le_jam>:

void le_jam(void) {
    5fc8:	b580      	push	{r7, lr}
    5fca:	af00      	add	r7, sp, #0
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    5fcc:	200d      	movs	r0, #13
    5fce:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5fd2:	f003 fe51 	bl	9c78 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5fd6:	2012      	movs	r0, #18
    5fd8:	f642 3122 	movw	r1, #11042	; 0x2b22
    5fdc:	f003 fe4c 	bl	9c78 <cc2400_set>
	cc2400_set(MDMTST0, 0x234b);    // PRNG, 1 MHz offset
    5fe0:	2014      	movs	r0, #20
    5fe2:	f242 314b 	movw	r1, #9035	; 0x234b
    5fe6:	f003 fe47 	bl	9c78 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5fea:	2020      	movs	r0, #32
    5fec:	f640 4101 	movw	r1, #3073	; 0xc01
    5ff0:	f003 fe42 	bl	9c78 <cc2400_set>
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	// cc2400_set(FSDIV,   channel);
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    5ff4:	2005      	movs	r0, #5
    5ff6:	210b      	movs	r1, #11
    5ff8:	f003 fe3e 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    5ffc:	2003      	movs	r0, #3
    5ffe:	2140      	movs	r1, #64	; 0x40
    6000:	f003 fe3a 	bl	9c78 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    6004:	bf00      	nop
    6006:	f003 feef 	bl	9de8 <cc2400_status>
    600a:	4603      	mov	r3, r0
    600c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6010:	2b00      	cmp	r3, #0
    6012:	d0f8      	beq.n	6006 <le_jam+0x3e>
	cc2400_strobe(SFSON);
    6014:	2061      	movs	r0, #97	; 0x61
    6016:	f003 fef1 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    601a:	bf00      	nop
    601c:	f003 fee4 	bl	9de8 <cc2400_status>
    6020:	4603      	mov	r3, r0
    6022:	f003 0304 	and.w	r3, r3, #4
    6026:	2b00      	cmp	r3, #0
    6028:	d0f8      	beq.n	601c <le_jam+0x54>
	TXLED_SET;
    602a:	4b0a      	ldr	r3, [pc, #40]	; (6054 <le_jam+0x8c>)
    602c:	f44f 7280 	mov.w	r2, #256	; 0x100
    6030:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    6032:	4b09      	ldr	r3, [pc, #36]	; (6058 <le_jam+0x90>)
    6034:	2280      	movs	r2, #128	; 0x80
    6036:	601a      	str	r2, [r3, #0]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    6038:	bf00      	nop
    603a:	200e      	movs	r0, #14
    603c:	f003 fe06 	bl	9c4c <cc2400_get>
    6040:	4603      	mov	r3, r0
    6042:	f003 031f 	and.w	r3, r3, #31
    6046:	2b0f      	cmp	r3, #15
    6048:	d1f7      	bne.n	603a <le_jam+0x72>
	cc2400_strobe(STX);
    604a:	2063      	movs	r0, #99	; 0x63
    604c:	f003 fed6 	bl	9dfc <cc2400_strobe>
#endif
}
    6050:	bd80      	pop	{r7, pc}
    6052:	bf00      	nop
    6054:	2009c038 	.word	0x2009c038
    6058:	2009c058 	.word	0x2009c058

0000605c <hop>:

/* TODO - return whether hop happened, or should caller have to keep
 * track of this? */
void hop(void)
{
    605c:	b580      	push	{r7, lr}
    605e:	af00      	add	r7, sp, #0
	do_hop = 0;
    6060:	4b41      	ldr	r3, [pc, #260]	; (6168 <hop+0x10c>)
    6062:	2200      	movs	r2, #0
    6064:	701a      	strb	r2, [r3, #0]

	// No hopping, if channel is set correctly, do nothing
	if (hop_mode == HOP_NONE) {
    6066:	4b41      	ldr	r3, [pc, #260]	; (616c <hop+0x110>)
    6068:	781b      	ldrb	r3, [r3, #0]
    606a:	2b00      	cmp	r3, #0
    606c:	d10b      	bne.n	6086 <hop+0x2a>
		if (cc2400_get(FSDIV) == (channel - 1))
    606e:	2002      	movs	r0, #2
    6070:	f003 fdec 	bl	9c4c <cc2400_get>
    6074:	4603      	mov	r3, r0
    6076:	461a      	mov	r2, r3
    6078:	4b3d      	ldr	r3, [pc, #244]	; (6170 <hop+0x114>)
    607a:	881b      	ldrh	r3, [r3, #0]
    607c:	b29b      	uxth	r3, r3
    607e:	3b01      	subs	r3, #1
    6080:	429a      	cmp	r2, r3
    6082:	d147      	bne.n	6114 <hop+0xb8>
			return;
    6084:	e06e      	b.n	6164 <hop+0x108>
	}

	// Slow sweep (100 hops/sec)
	else if (hop_mode == HOP_SWEEP) {
    6086:	4b39      	ldr	r3, [pc, #228]	; (616c <hop+0x110>)
    6088:	781b      	ldrb	r3, [r3, #0]
    608a:	2b01      	cmp	r3, #1
    608c:	d114      	bne.n	60b8 <hop+0x5c>
		channel += 32;
    608e:	4b38      	ldr	r3, [pc, #224]	; (6170 <hop+0x114>)
    6090:	881b      	ldrh	r3, [r3, #0]
    6092:	b29b      	uxth	r3, r3
    6094:	3320      	adds	r3, #32
    6096:	b29a      	uxth	r2, r3
    6098:	4b35      	ldr	r3, [pc, #212]	; (6170 <hop+0x114>)
    609a:	801a      	strh	r2, [r3, #0]
		if (channel > 2480)
    609c:	4b34      	ldr	r3, [pc, #208]	; (6170 <hop+0x114>)
    609e:	881b      	ldrh	r3, [r3, #0]
    60a0:	b29b      	uxth	r3, r3
    60a2:	f5b3 6f1b 	cmp.w	r3, #2480	; 0x9b0
    60a6:	d935      	bls.n	6114 <hop+0xb8>
			channel -= 79;
    60a8:	4b31      	ldr	r3, [pc, #196]	; (6170 <hop+0x114>)
    60aa:	881b      	ldrh	r3, [r3, #0]
    60ac:	b29b      	uxth	r3, r3
    60ae:	3b4f      	subs	r3, #79	; 0x4f
    60b0:	b29a      	uxth	r2, r3
    60b2:	4b2f      	ldr	r3, [pc, #188]	; (6170 <hop+0x114>)
    60b4:	801a      	strh	r2, [r3, #0]
    60b6:	e02d      	b.n	6114 <hop+0xb8>
	}

	else if (hop_mode == HOP_BLUETOOTH) {
    60b8:	4b2c      	ldr	r3, [pc, #176]	; (616c <hop+0x110>)
    60ba:	781b      	ldrb	r3, [r3, #0]
    60bc:	2b02      	cmp	r3, #2
    60be:	d10d      	bne.n	60dc <hop+0x80>
		TXLED_SET;
    60c0:	4b2c      	ldr	r3, [pc, #176]	; (6174 <hop+0x118>)
    60c2:	f44f 7280 	mov.w	r2, #256	; 0x100
    60c6:	601a      	str	r2, [r3, #0]
		channel = next_hop(clkn);
    60c8:	4b2b      	ldr	r3, [pc, #172]	; (6178 <hop+0x11c>)
    60ca:	681b      	ldr	r3, [r3, #0]
    60cc:	4618      	mov	r0, r3
    60ce:	f002 f93d 	bl	834c <next_hop>
    60d2:	4603      	mov	r3, r0
    60d4:	461a      	mov	r2, r3
    60d6:	4b26      	ldr	r3, [pc, #152]	; (6170 <hop+0x114>)
    60d8:	801a      	strh	r2, [r3, #0]
    60da:	e01b      	b.n	6114 <hop+0xb8>
	}

	else if (hop_mode == HOP_BTLE) {
    60dc:	4b23      	ldr	r3, [pc, #140]	; (616c <hop+0x110>)
    60de:	781b      	ldrb	r3, [r3, #0]
    60e0:	2b03      	cmp	r3, #3
    60e2:	d10b      	bne.n	60fc <hop+0xa0>
		TXLED_SET;
    60e4:	4b23      	ldr	r3, [pc, #140]	; (6174 <hop+0x118>)
    60e6:	f44f 7280 	mov.w	r2, #256	; 0x100
    60ea:	601a      	str	r2, [r3, #0]
		channel = btle_next_hop(&le);
    60ec:	4823      	ldr	r0, [pc, #140]	; (617c <hop+0x120>)
    60ee:	f002 f9f3 	bl	84d8 <btle_next_hop>
    60f2:	4603      	mov	r3, r0
    60f4:	461a      	mov	r2, r3
    60f6:	4b1e      	ldr	r3, [pc, #120]	; (6170 <hop+0x114>)
    60f8:	801a      	strh	r2, [r3, #0]
    60fa:	e00b      	b.n	6114 <hop+0xb8>
	}

	else if (hop_mode == HOP_DIRECT) {
    60fc:	4b1b      	ldr	r3, [pc, #108]	; (616c <hop+0x110>)
    60fe:	781b      	ldrb	r3, [r3, #0]
    6100:	2b04      	cmp	r3, #4
    6102:	d107      	bne.n	6114 <hop+0xb8>
		TXLED_SET;
    6104:	4b1b      	ldr	r3, [pc, #108]	; (6174 <hop+0x118>)
    6106:	f44f 7280 	mov.w	r2, #256	; 0x100
    610a:	601a      	str	r2, [r3, #0]
		channel = hop_direct_channel;
    610c:	4b1c      	ldr	r3, [pc, #112]	; (6180 <hop+0x124>)
    610e:	881a      	ldrh	r2, [r3, #0]
    6110:	4b17      	ldr	r3, [pc, #92]	; (6170 <hop+0x114>)
    6112:	801a      	strh	r2, [r3, #0]
	}

        /* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
    6114:	2064      	movs	r0, #100	; 0x64
    6116:	f003 fe71 	bl	9dfc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    611a:	bf00      	nop
    611c:	f003 fe64 	bl	9de8 <cc2400_status>
    6120:	4603      	mov	r3, r0
    6122:	f003 0304 	and.w	r3, r3, #4
    6126:	2b00      	cmp	r3, #0
    6128:	d1f8      	bne.n	611c <hop+0xc0>

	/* Retune */
	cc2400_set(FSDIV, channel - 1);
    612a:	4b11      	ldr	r3, [pc, #68]	; (6170 <hop+0x114>)
    612c:	881b      	ldrh	r3, [r3, #0]
    612e:	b29b      	uxth	r3, r3
    6130:	3b01      	subs	r3, #1
    6132:	b29b      	uxth	r3, r3
    6134:	2002      	movs	r0, #2
    6136:	4619      	mov	r1, r3
    6138:	f003 fd9e 	bl	9c78 <cc2400_set>
	
	/* Update CS register if hopping.  */
	if (hop_mode > 0) {
    613c:	4b0b      	ldr	r3, [pc, #44]	; (616c <hop+0x110>)
    613e:	781b      	ldrb	r3, [r3, #0]
    6140:	2b00      	cmp	r3, #0
    6142:	d001      	beq.n	6148 <hop+0xec>
		cs_threshold_calc_and_set();
    6144:	f7fe fb2e 	bl	47a4 <cs_threshold_calc_and_set>
	}

	/* Wait for lock */
	cc2400_strobe(SFSON);
    6148:	2061      	movs	r0, #97	; 0x61
    614a:	f003 fe57 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    614e:	bf00      	nop
    6150:	f003 fe4a 	bl	9de8 <cc2400_status>
    6154:	4603      	mov	r3, r0
    6156:	f003 0304 	and.w	r3, r3, #4
    615a:	2b00      	cmp	r3, #0
    615c:	d0f8      	beq.n	6150 <hop+0xf4>
	
	/* RX mode */
	cc2400_strobe(SRX);
    615e:	2062      	movs	r0, #98	; 0x62
    6160:	f003 fe4c 	bl	9dfc <cc2400_strobe>

}
    6164:	bd80      	pop	{r7, pc}
    6166:	bf00      	nop
    6168:	1000097d 	.word	0x1000097d
    616c:	1000097c 	.word	0x1000097c
    6170:	1000049c 	.word	0x1000049c
    6174:	2009c038 	.word	0x2009c038
    6178:	10000be4 	.word	0x10000be4
    617c:	10000458 	.word	0x10000458
    6180:	10000980 	.word	0x10000980

00006184 <bt_stream_rx>:

/* Bluetooth packet monitoring */
void bt_stream_rx()
{
    6184:	b5b0      	push	{r4, r5, r7, lr}
    6186:	b082      	sub	sp, #8
    6188:	af00      	add	r7, sp, #0
	u8 *tmp = NULL;
    618a:	2300      	movs	r3, #0
    618c:	603b      	str	r3, [r7, #0]
	int8_t rssi;
	int i;
	int16_t packet_offset;
	int8_t rssi_at_trigger;
	
	RXLED_CLR;
    618e:	4b83      	ldr	r3, [pc, #524]	; (639c <bt_stream_rx+0x218>)
    6190:	2210      	movs	r2, #16
    6192:	601a      	str	r2, [r3, #0]

	queue_init();
    6194:	f002 fb48 	bl	8828 <queue_init>
	dio_ssp_init();
    6198:	f003 fc9c 	bl	9ad4 <dio_ssp_init>
	dma_init();
    619c:	f7ff f9e8 	bl	5570 <dma_init>
	dio_ssp_start();
    61a0:	f7ff fc10 	bl	59c4 <dio_ssp_start>
	
	if(mode == MODE_BT_FOLLOW) {
    61a4:	4b7e      	ldr	r3, [pc, #504]	; (63a0 <bt_stream_rx+0x21c>)
    61a6:	781b      	ldrb	r3, [r3, #0]
    61a8:	b2db      	uxtb	r3, r3
    61aa:	2b08      	cmp	r3, #8
    61ac:	d10b      	bne.n	61c6 <bt_stream_rx+0x42>
		precalc();
    61ae:	f001 feeb 	bl	7f88 <precalc>
		cc2400_rx_sync((syncword >> 32) & 0xffffffff);
    61b2:	4b7c      	ldr	r3, [pc, #496]	; (63a4 <bt_stream_rx+0x220>)
    61b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    61b8:	001c      	movs	r4, r3
    61ba:	2500      	movs	r5, #0
    61bc:	4623      	mov	r3, r4
    61be:	4618      	mov	r0, r3
    61c0:	f7ff fd14 	bl	5bec <cc2400_rx_sync>
    61c4:	e001      	b.n	61ca <bt_stream_rx+0x46>
	} else {
		cc2400_rx();
    61c6:	f7ff fcb9 	bl	5b3c <cc2400_rx>
	}
	cs_trigger_enable();
    61ca:	f7fe fb25 	bl	4818 <cs_trigger_enable>

	hold = 0;
    61ce:	2300      	movs	r3, #0
    61d0:	71fb      	strb	r3, [r7, #7]

	while ((requested_mode == MODE_RX_SYMBOLS) ||
    61d2:	e0d0      	b.n	6376 <bt_stream_rx+0x1f2>

		/* If timer says time to hop, do it. TODO - set
		 * per-channel carrier sense threshold. Set by
		 * firmware or host. TODO - if hop happened, clear
		 * hold. */
		if (do_hop)
    61d4:	4b74      	ldr	r3, [pc, #464]	; (63a8 <bt_stream_rx+0x224>)
    61d6:	781b      	ldrb	r3, [r3, #0]
    61d8:	b2db      	uxtb	r3, r3
    61da:	2b00      	cmp	r3, #0
    61dc:	d001      	beq.n	61e2 <bt_stream_rx+0x5e>
			hop();
    61de:	f7ff ff3d 	bl	605c <hop>

		RXLED_CLR;
    61e2:	4b6e      	ldr	r3, [pc, #440]	; (639c <bt_stream_rx+0x218>)
    61e4:	2210      	movs	r2, #16
    61e6:	601a      	str	r2, [r3, #0]
		 * cover all the symbols in a DMA transfer. Can not do
		 * RSSI sampling in CS interrupt, but could log time
		 * at multiple trigger points there. The MAX() below
		 * helps with statistics in the case that cs_trigger
		 * happened before the loop started. */
		rssi_reset();
    61e8:	f7fe f88c 	bl	4304 <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    61ec:	2380      	movs	r3, #128	; 0x80
    61ee:	717b      	strb	r3, [r7, #5]
		while ((rx_tc == 0) && (rx_err == 0)) {
    61f0:	e022      	b.n	6238 <bt_stream_rx+0xb4>
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    61f2:	2006      	movs	r0, #6
    61f4:	f003 fd2a 	bl	9c4c <cc2400_get>
    61f8:	4603      	mov	r3, r0
    61fa:	0a1b      	lsrs	r3, r3, #8
    61fc:	b29b      	uxth	r3, r3
    61fe:	71bb      	strb	r3, [r7, #6]
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    6200:	4b6a      	ldr	r3, [pc, #424]	; (63ac <bt_stream_rx+0x228>)
    6202:	781b      	ldrb	r3, [r3, #0]
    6204:	b2db      	uxtb	r3, r3
    6206:	2b00      	cmp	r3, #0
    6208:	d011      	beq.n	622e <bt_stream_rx+0xaa>
    620a:	f997 3005 	ldrsb.w	r3, [r7, #5]
    620e:	f113 0f80 	cmn.w	r3, #128	; 0x80
    6212:	d10c      	bne.n	622e <bt_stream_rx+0xaa>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    6214:	4b66      	ldr	r3, [pc, #408]	; (63b0 <bt_stream_rx+0x22c>)
    6216:	781b      	ldrb	r3, [r3, #0]
    6218:	b25b      	sxtb	r3, r3
    621a:	f103 0236 	add.w	r2, r3, #54	; 0x36
    621e:	f997 3006 	ldrsb.w	r3, [r7, #6]
    6222:	4293      	cmp	r3, r2
    6224:	bfb8      	it	lt
    6226:	4613      	movlt	r3, r2
    6228:	71bb      	strb	r3, [r7, #6]
				rssi_at_trigger = rssi;
    622a:	79bb      	ldrb	r3, [r7, #6]
    622c:	717b      	strb	r3, [r7, #5]
			}
			rssi_add(rssi);
    622e:	f997 3006 	ldrsb.w	r3, [r7, #6]
    6232:	4618      	mov	r0, r3
    6234:	f7fe f880 	bl	4338 <rssi_add>
		 * at multiple trigger points there. The MAX() below
		 * helps with statistics in the case that cs_trigger
		 * happened before the loop started. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while ((rx_tc == 0) && (rx_err == 0)) {
    6238:	4b5e      	ldr	r3, [pc, #376]	; (63b4 <bt_stream_rx+0x230>)
    623a:	681b      	ldr	r3, [r3, #0]
    623c:	2b00      	cmp	r3, #0
    623e:	d103      	bne.n	6248 <bt_stream_rx+0xc4>
    6240:	4b5d      	ldr	r3, [pc, #372]	; (63b8 <bt_stream_rx+0x234>)
    6242:	681b      	ldr	r3, [r3, #0]
    6244:	2b00      	cmp	r3, #0
    6246:	d0d4      	beq.n	61f2 <bt_stream_rx+0x6e>
			}
			rssi_add(rssi);
		}

		/* Keep buffer swapping in sync with DMA. */
		if (rx_tc % 2) {
    6248:	4b5a      	ldr	r3, [pc, #360]	; (63b4 <bt_stream_rx+0x230>)
    624a:	681b      	ldr	r3, [r3, #0]
    624c:	f003 0301 	and.w	r3, r3, #1
    6250:	2b00      	cmp	r3, #0
    6252:	d009      	beq.n	6268 <bt_stream_rx+0xe4>
			tmp = active_rxbuf;
    6254:	4b59      	ldr	r3, [pc, #356]	; (63bc <bt_stream_rx+0x238>)
    6256:	681b      	ldr	r3, [r3, #0]
    6258:	603b      	str	r3, [r7, #0]
			active_rxbuf = idle_rxbuf;
    625a:	4b59      	ldr	r3, [pc, #356]	; (63c0 <bt_stream_rx+0x23c>)
    625c:	681b      	ldr	r3, [r3, #0]
    625e:	4a57      	ldr	r2, [pc, #348]	; (63bc <bt_stream_rx+0x238>)
    6260:	6013      	str	r3, [r2, #0]
			idle_rxbuf = tmp;
    6262:	4a57      	ldr	r2, [pc, #348]	; (63c0 <bt_stream_rx+0x23c>)
    6264:	683b      	ldr	r3, [r7, #0]
    6266:	6013      	str	r3, [r2, #0]
		}

		if (rx_err) {
    6268:	4b53      	ldr	r3, [pc, #332]	; (63b8 <bt_stream_rx+0x234>)
    626a:	681b      	ldr	r3, [r3, #0]
    626c:	2b00      	cmp	r3, #0
    626e:	d007      	beq.n	6280 <bt_stream_rx+0xfc>
			status |= DMA_ERROR;
    6270:	4b54      	ldr	r3, [pc, #336]	; (63c4 <bt_stream_rx+0x240>)
    6272:	781b      	ldrb	r3, [r3, #0]
    6274:	b2db      	uxtb	r3, r3
    6276:	f043 0302 	orr.w	r3, r3, #2
    627a:	b2da      	uxtb	r2, r3
    627c:	4b51      	ldr	r3, [pc, #324]	; (63c4 <bt_stream_rx+0x240>)
    627e:	701a      	strb	r2, [r3, #0]
		}

		/* No DMA transfer? */
		if (!rx_tc)
    6280:	4b4c      	ldr	r3, [pc, #304]	; (63b4 <bt_stream_rx+0x230>)
    6282:	681b      	ldr	r3, [r3, #0]
    6284:	2b00      	cmp	r3, #0
    6286:	d100      	bne.n	628a <bt_stream_rx+0x106>
			goto rx_continue;
    6288:	e06a      	b.n	6360 <bt_stream_rx+0x1dc>

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    628a:	4b4a      	ldr	r3, [pc, #296]	; (63b4 <bt_stream_rx+0x230>)
    628c:	681b      	ldr	r3, [r3, #0]
    628e:	2b01      	cmp	r3, #1
    6290:	d907      	bls.n	62a2 <bt_stream_rx+0x11e>
			status |= DMA_OVERFLOW;
    6292:	4b4c      	ldr	r3, [pc, #304]	; (63c4 <bt_stream_rx+0x240>)
    6294:	781b      	ldrb	r3, [r3, #0]
    6296:	b2db      	uxtb	r3, r3
    6298:	f043 0301 	orr.w	r3, r3, #1
    629c:	b2da      	uxtb	r2, r3
    629e:	4b49      	ldr	r3, [pc, #292]	; (63c4 <bt_stream_rx+0x240>)
    62a0:	701a      	strb	r2, [r3, #0]

		rssi_iir_update();
    62a2:	f7fe f87f 	bl	43a4 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    62a6:	4b41      	ldr	r3, [pc, #260]	; (63ac <bt_stream_rx+0x228>)
    62a8:	781b      	ldrb	r3, [r3, #0]
    62aa:	b2db      	uxtb	r3, r3
    62ac:	2b00      	cmp	r3, #0
    62ae:	d103      	bne.n	62b8 <bt_stream_rx+0x134>
    62b0:	4b45      	ldr	r3, [pc, #276]	; (63c8 <bt_stream_rx+0x244>)
    62b2:	781b      	ldrb	r3, [r3, #0]
    62b4:	2b00      	cmp	r3, #0
    62b6:	d00c      	beq.n	62d2 <bt_stream_rx+0x14e>
			status |= CS_TRIGGER;
    62b8:	4b42      	ldr	r3, [pc, #264]	; (63c4 <bt_stream_rx+0x240>)
    62ba:	781b      	ldrb	r3, [r3, #0]
    62bc:	b2db      	uxtb	r3, r3
    62be:	f043 0308 	orr.w	r3, r3, #8
    62c2:	b2da      	uxtb	r2, r3
    62c4:	4b3f      	ldr	r3, [pc, #252]	; (63c4 <bt_stream_rx+0x240>)
    62c6:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    62c8:	2302      	movs	r3, #2
    62ca:	71fb      	strb	r3, [r7, #7]
			cs_trigger = 0;
    62cc:	4b37      	ldr	r3, [pc, #220]	; (63ac <bt_stream_rx+0x228>)
    62ce:	2200      	movs	r2, #0
    62d0:	701a      	strb	r2, [r3, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    62d2:	4b3e      	ldr	r3, [pc, #248]	; (63cc <bt_stream_rx+0x248>)
    62d4:	781b      	ldrb	r3, [r3, #0]
    62d6:	b25a      	sxtb	r2, r3
    62d8:	4b35      	ldr	r3, [pc, #212]	; (63b0 <bt_stream_rx+0x22c>)
    62da:	781b      	ldrb	r3, [r3, #0]
    62dc:	b25b      	sxtb	r3, r3
    62de:	3336      	adds	r3, #54	; 0x36
    62e0:	429a      	cmp	r2, r3
    62e2:	db09      	blt.n	62f8 <bt_stream_rx+0x174>
			status |= RSSI_TRIGGER;
    62e4:	4b37      	ldr	r3, [pc, #220]	; (63c4 <bt_stream_rx+0x240>)
    62e6:	781b      	ldrb	r3, [r3, #0]
    62e8:	b2db      	uxtb	r3, r3
    62ea:	f043 0310 	orr.w	r3, r3, #16
    62ee:	b2da      	uxtb	r2, r3
    62f0:	4b34      	ldr	r3, [pc, #208]	; (63c4 <bt_stream_rx+0x240>)
    62f2:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    62f4:	2302      	movs	r3, #2
    62f6:	71fb      	strb	r3, [r7, #7]
		}

		/* Send a packet once in a while (6.25 Hz) to keep
		 * host USB reads from timing out. */
		if (keepalive_trigger) {
    62f8:	4b35      	ldr	r3, [pc, #212]	; (63d0 <bt_stream_rx+0x24c>)
    62fa:	781b      	ldrb	r3, [r3, #0]
    62fc:	b2db      	uxtb	r3, r3
    62fe:	2b00      	cmp	r3, #0
    6300:	d007      	beq.n	6312 <bt_stream_rx+0x18e>
			if (hold == 0)
    6302:	79fb      	ldrb	r3, [r7, #7]
    6304:	2b00      	cmp	r3, #0
    6306:	d101      	bne.n	630c <bt_stream_rx+0x188>
				hold = 1;
    6308:	2301      	movs	r3, #1
    630a:	71fb      	strb	r3, [r7, #7]
			keepalive_trigger = 0;
    630c:	4b30      	ldr	r3, [pc, #192]	; (63d0 <bt_stream_rx+0x24c>)
    630e:	2200      	movs	r2, #0
    6310:	701a      	strb	r2, [r3, #0]
		}

		/* Hold expired? Ignore data. */
		if (hold == 0) {
    6312:	79fb      	ldrb	r3, [r7, #7]
    6314:	2b00      	cmp	r3, #0
    6316:	d100      	bne.n	631a <bt_stream_rx+0x196>
			goto rx_continue;
    6318:	e022      	b.n	6360 <bt_stream_rx+0x1dc>
		}
		hold--;
    631a:	79fb      	ldrb	r3, [r7, #7]
    631c:	3b01      	subs	r3, #1
    631e:	71fb      	strb	r3, [r7, #7]
		
		/* Queue data from DMA buffer. */
		switch (hop_mode) {
    6320:	4b2c      	ldr	r3, [pc, #176]	; (63d4 <bt_stream_rx+0x250>)
    6322:	781b      	ldrb	r3, [r3, #0]
    6324:	2b02      	cmp	r3, #2
    6326:	d10d      	bne.n	6344 <bt_stream_rx+0x1c0>
			case HOP_BLUETOOTH:
				//if ((packet_offset = find_access_code(idle_rxbuf)) >= 0) {
				//		clock_trim = 20 - packet_offset;
						if (enqueue(BR_PACKET, idle_rxbuf)) {
    6328:	4b25      	ldr	r3, [pc, #148]	; (63c0 <bt_stream_rx+0x23c>)
    632a:	681b      	ldr	r3, [r3, #0]
    632c:	2000      	movs	r0, #0
    632e:	4619      	mov	r1, r3
    6330:	f7fe f8ca 	bl	44c8 <enqueue>
    6334:	4603      	mov	r3, r0
    6336:	2b00      	cmp	r3, #0
    6338:	d003      	beq.n	6342 <bt_stream_rx+0x1be>
								RXLED_SET;
    633a:	4b27      	ldr	r3, [pc, #156]	; (63d8 <bt_stream_rx+0x254>)
    633c:	2210      	movs	r2, #16
    633e:	601a      	str	r2, [r3, #0]
						}
				//}
				break;
    6340:	e00e      	b.n	6360 <bt_stream_rx+0x1dc>
    6342:	e00d      	b.n	6360 <bt_stream_rx+0x1dc>
			default:
				if (enqueue(BR_PACKET, idle_rxbuf)) {
    6344:	4b1e      	ldr	r3, [pc, #120]	; (63c0 <bt_stream_rx+0x23c>)
    6346:	681b      	ldr	r3, [r3, #0]
    6348:	2000      	movs	r0, #0
    634a:	4619      	mov	r1, r3
    634c:	f7fe f8bc 	bl	44c8 <enqueue>
    6350:	4603      	mov	r3, r0
    6352:	2b00      	cmp	r3, #0
    6354:	d003      	beq.n	635e <bt_stream_rx+0x1da>
						RXLED_SET;
    6356:	4b20      	ldr	r3, [pc, #128]	; (63d8 <bt_stream_rx+0x254>)
    6358:	2210      	movs	r2, #16
    635a:	601a      	str	r2, [r3, #0]
				}
				break;
    635c:	e7ff      	b.n	635e <bt_stream_rx+0x1da>
    635e:	bf00      	nop
		}

	rx_continue:
		handle_usb(clkn);
    6360:	4b1e      	ldr	r3, [pc, #120]	; (63dc <bt_stream_rx+0x258>)
    6362:	681b      	ldr	r3, [r3, #0]
    6364:	4618      	mov	r0, r3
    6366:	f002 faff 	bl	8968 <handle_usb>
		rx_tc = 0;
    636a:	4b12      	ldr	r3, [pc, #72]	; (63b4 <bt_stream_rx+0x230>)
    636c:	2200      	movs	r2, #0
    636e:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6370:	4b11      	ldr	r3, [pc, #68]	; (63b8 <bt_stream_rx+0x234>)
    6372:	2200      	movs	r2, #0
    6374:	601a      	str	r2, [r3, #0]
	}
	cs_trigger_enable();

	hold = 0;

	while ((requested_mode == MODE_RX_SYMBOLS) ||
    6376:	4b1a      	ldr	r3, [pc, #104]	; (63e0 <bt_stream_rx+0x25c>)
    6378:	781b      	ldrb	r3, [r3, #0]
    637a:	b2db      	uxtb	r3, r3
    637c:	2b01      	cmp	r3, #1
    637e:	f43f af29 	beq.w	61d4 <bt_stream_rx+0x50>
		   (requested_mode == MODE_BT_FOLLOW)) {
    6382:	4b17      	ldr	r3, [pc, #92]	; (63e0 <bt_stream_rx+0x25c>)
    6384:	781b      	ldrb	r3, [r3, #0]
    6386:	b2db      	uxtb	r3, r3
	}
	cs_trigger_enable();

	hold = 0;

	while ((requested_mode == MODE_RX_SYMBOLS) ||
    6388:	2b08      	cmp	r3, #8
    638a:	f43f af23 	beq.w	61d4 <bt_stream_rx+0x50>

	/* This call is a nop so far. Since bt_rx_stream() starts the
	 * stream, it makes sense that it would stop it. TODO - how
	 * should setup/teardown be handled? Should every new mode be
	 * starting from scratch? */
	dio_ssp_stop();
    638e:	f7ff fb49 	bl	5a24 <dio_ssp_stop>
	cs_trigger_disable();
    6392:	f7fe fa5f 	bl	4854 <cs_trigger_disable>
}
    6396:	3708      	adds	r7, #8
    6398:	46bd      	mov	sp, r7
    639a:	bdb0      	pop	{r4, r5, r7, pc}
    639c:	2009c03c 	.word	0x2009c03c
    63a0:	10000a3e 	.word	0x10000a3e
    63a4:	10000cf8 	.word	0x10000cf8
    63a8:	1000097d 	.word	0x1000097d
    63ac:	100010b0 	.word	0x100010b0
    63b0:	1000044d 	.word	0x1000044d
    63b4:	10000b00 	.word	0x10000b00
    63b8:	100010ac 	.word	0x100010ac
    63bc:	10000450 	.word	0x10000450
    63c0:	10000454 	.word	0x10000454
    63c4:	10000a48 	.word	0x10000a48
    63c8:	1000097e 	.word	0x1000097e
    63cc:	10000b04 	.word	0x10000b04
    63d0:	10000be0 	.word	0x10000be0
    63d4:	1000097c 	.word	0x1000097c
    63d8:	2009c038 	.word	0x2009c038
    63dc:	10000be4 	.word	0x10000be4
    63e0:	10000a3f 	.word	0x10000a3f

000063e4 <le_set_access_address>:

/* set LE access address */
static void le_set_access_address(u32 aa) {
    63e4:	b580      	push	{r7, lr}
    63e6:	b084      	sub	sp, #16
    63e8:	af00      	add	r7, sp, #0
    63ea:	6078      	str	r0, [r7, #4]
	u32 aa_rev;

	le.access_address = aa;
    63ec:	4a09      	ldr	r2, [pc, #36]	; (6414 <le_set_access_address+0x30>)
    63ee:	687b      	ldr	r3, [r7, #4]
    63f0:	6013      	str	r3, [r2, #0]
	aa_rev = rbit(aa);
    63f2:	6878      	ldr	r0, [r7, #4]
    63f4:	f003 fa6e 	bl	98d4 <rbit>
    63f8:	60f8      	str	r0, [r7, #12]
	le.syncl = aa_rev & 0xffff;
    63fa:	68fb      	ldr	r3, [r7, #12]
    63fc:	b29a      	uxth	r2, r3
    63fe:	4b05      	ldr	r3, [pc, #20]	; (6414 <le_set_access_address+0x30>)
    6400:	80da      	strh	r2, [r3, #6]
	le.synch = aa_rev >> 16;
    6402:	68fb      	ldr	r3, [r7, #12]
    6404:	0c1b      	lsrs	r3, r3, #16
    6406:	b29a      	uxth	r2, r3
    6408:	4b02      	ldr	r3, [pc, #8]	; (6414 <le_set_access_address+0x30>)
    640a:	809a      	strh	r2, [r3, #4]
}
    640c:	3710      	adds	r7, #16
    640e:	46bd      	mov	sp, r7
    6410:	bd80      	pop	{r7, pc}
    6412:	bf00      	nop
    6414:	10000458 	.word	0x10000458

00006418 <reset_le>:

/* reset le state, called by bt_generic_le and bt_follow_le() */
void reset_le() {
    6418:	b580      	push	{r7, lr}
    641a:	af00      	add	r7, sp, #0
	le_set_access_address(0x8e89bed6);     // advertising channel access address
    641c:	481f      	ldr	r0, [pc, #124]	; (649c <reset_le+0x84>)
    641e:	f7ff ffe1 	bl	63e4 <le_set_access_address>
	le.crc_init  = 0x555555;	       // advertising channel CRCInit
    6422:	4b1f      	ldr	r3, [pc, #124]	; (64a0 <reset_le+0x88>)
    6424:	4a1f      	ldr	r2, [pc, #124]	; (64a4 <reset_le+0x8c>)
    6426:	609a      	str	r2, [r3, #8]
	le.crc_init_reversed = 0xAAAAAA;
    6428:	4b1d      	ldr	r3, [pc, #116]	; (64a0 <reset_le+0x88>)
    642a:	4a1f      	ldr	r2, [pc, #124]	; (64a8 <reset_le+0x90>)
    642c:	60da      	str	r2, [r3, #12]
	le.crc_verify = 1;
    642e:	4b1c      	ldr	r3, [pc, #112]	; (64a0 <reset_le+0x88>)
    6430:	2201      	movs	r2, #1
    6432:	611a      	str	r2, [r3, #16]
	le.last_packet = 0;
    6434:	4b1a      	ldr	r3, [pc, #104]	; (64a0 <reset_le+0x88>)
    6436:	2200      	movs	r2, #0
    6438:	641a      	str	r2, [r3, #64]	; 0x40

	le.link_state = LINK_INACTIVE;
    643a:	4b19      	ldr	r3, [pc, #100]	; (64a0 <reset_le+0x88>)
    643c:	2200      	movs	r2, #0
    643e:	751a      	strb	r2, [r3, #20]

	le.channel_idx = 0;
    6440:	4b17      	ldr	r3, [pc, #92]	; (64a0 <reset_le+0x88>)
    6442:	2200      	movs	r2, #0
    6444:	755a      	strb	r2, [r3, #21]
	le.channel_increment = 0;
    6446:	4b16      	ldr	r3, [pc, #88]	; (64a0 <reset_le+0x88>)
    6448:	2200      	movs	r2, #0
    644a:	759a      	strb	r2, [r3, #22]

	le.conn_epoch = 0;
    644c:	4b14      	ldr	r3, [pc, #80]	; (64a0 <reset_le+0x88>)
    644e:	2200      	movs	r2, #0
    6450:	619a      	str	r2, [r3, #24]
	le.interval_timer = 0;
    6452:	4b13      	ldr	r3, [pc, #76]	; (64a0 <reset_le+0x88>)
    6454:	2200      	movs	r2, #0
    6456:	839a      	strh	r2, [r3, #28]
	le.conn_interval = 0;
    6458:	4b11      	ldr	r3, [pc, #68]	; (64a0 <reset_le+0x88>)
    645a:	2200      	movs	r2, #0
    645c:	83da      	strh	r2, [r3, #30]
	le.conn_interval = 0;
    645e:	4b10      	ldr	r3, [pc, #64]	; (64a0 <reset_le+0x88>)
    6460:	2200      	movs	r2, #0
    6462:	83da      	strh	r2, [r3, #30]
	le.conn_count = 0;
    6464:	4b0e      	ldr	r3, [pc, #56]	; (64a0 <reset_le+0x88>)
    6466:	2200      	movs	r2, #0
    6468:	841a      	strh	r2, [r3, #32]

	le.win_size = 0;
    646a:	4b0d      	ldr	r3, [pc, #52]	; (64a0 <reset_le+0x88>)
    646c:	2200      	movs	r2, #0
    646e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	le.win_offset = 0;
    6472:	4b0b      	ldr	r3, [pc, #44]	; (64a0 <reset_le+0x88>)
    6474:	2200      	movs	r2, #0
    6476:	849a      	strh	r2, [r3, #36]	; 0x24

	le.update_pending = 0;
    6478:	4b09      	ldr	r3, [pc, #36]	; (64a0 <reset_le+0x88>)
    647a:	2200      	movs	r2, #0
    647c:	629a      	str	r2, [r3, #40]	; 0x28
	le.update_instant = 0;
    647e:	4b08      	ldr	r3, [pc, #32]	; (64a0 <reset_le+0x88>)
    6480:	2200      	movs	r2, #0
    6482:	859a      	strh	r2, [r3, #44]	; 0x2c
	le.interval_update = 0;
    6484:	4b06      	ldr	r3, [pc, #24]	; (64a0 <reset_le+0x88>)
    6486:	2200      	movs	r2, #0
    6488:	85da      	strh	r2, [r3, #46]	; 0x2e
	le.win_size_update = 0;
    648a:	4b05      	ldr	r3, [pc, #20]	; (64a0 <reset_le+0x88>)
    648c:	2200      	movs	r2, #0
    648e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	le.win_offset_update;

	do_hop = 0;
    6492:	4b06      	ldr	r3, [pc, #24]	; (64ac <reset_le+0x94>)
    6494:	2200      	movs	r2, #0
    6496:	701a      	strb	r2, [r3, #0]
}
    6498:	bd80      	pop	{r7, pc}
    649a:	bf00      	nop
    649c:	8e89bed6 	.word	0x8e89bed6
    64a0:	10000458 	.word	0x10000458
    64a4:	00555555 	.word	0x00555555
    64a8:	00aaaaaa 	.word	0x00aaaaaa
    64ac:	1000097d 	.word	0x1000097d

000064b0 <reset_le_promisc>:

// reset LE Promisc state
void reset_le_promisc(void) {
    64b0:	b580      	push	{r7, lr}
    64b2:	af00      	add	r7, sp, #0
	memset(&le_promisc, 0, sizeof(le_promisc));
    64b4:	4805      	ldr	r0, [pc, #20]	; (64cc <reset_le_promisc+0x1c>)
    64b6:	2100      	movs	r1, #0
    64b8:	f44f 7284 	mov.w	r2, #264	; 0x108
    64bc:	f7fd fe5c 	bl	4178 <memset>
	le_promisc.smallest_hop_interval = 0xffffffff;
    64c0:	4b02      	ldr	r3, [pc, #8]	; (64cc <reset_le_promisc+0x1c>)
    64c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    64c6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    64ca:	bd80      	pop	{r7, pc}
    64cc:	10000bec 	.word	0x10000bec

000064d0 <bt_generic_le>:

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    64d0:	b580      	push	{r7, lr}
    64d2:	b088      	sub	sp, #32
    64d4:	af00      	add	r7, sp, #0
    64d6:	4603      	mov	r3, r0
    64d8:	71fb      	strb	r3, [r7, #7]
	u8 *tmp = NULL;
    64da:	2300      	movs	r3, #0
    64dc:	60fb      	str	r3, [r7, #12]
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    64de:	4ba4      	ldr	r3, [pc, #656]	; (6770 <bt_generic_le+0x2a0>)
    64e0:	2201      	movs	r2, #1
    64e2:	701a      	strb	r2, [r3, #0]
	mode = active_mode;
    64e4:	4aa3      	ldr	r2, [pc, #652]	; (6774 <bt_generic_le+0x2a4>)
    64e6:	79fb      	ldrb	r3, [r7, #7]
    64e8:	7013      	strb	r3, [r2, #0]

	reset_le();
    64ea:	f7ff ff95 	bl	6418 <reset_le>

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    64ee:	4ba2      	ldr	r3, [pc, #648]	; (6778 <bt_generic_le+0x2a8>)
    64f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    64f4:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    64f6:	4ba1      	ldr	r3, [pc, #644]	; (677c <bt_generic_le+0x2ac>)
    64f8:	2210      	movs	r2, #16
    64fa:	601a      	str	r2, [r3, #0]

	queue_init();
    64fc:	f002 f994 	bl	8828 <queue_init>
	dio_ssp_init();
    6500:	f003 fae8 	bl	9ad4 <dio_ssp_init>
	dma_init();
    6504:	f7ff f834 	bl	5570 <dma_init>
	dio_ssp_start();
    6508:	f7ff fa5c 	bl	59c4 <dio_ssp_start>
	cc2400_rx();
    650c:	f7ff fb16 	bl	5b3c <cc2400_rx>

	cs_trigger_enable();
    6510:	f7fe f982 	bl	4818 <cs_trigger_enable>

	hold = 0;
    6514:	2300      	movs	r3, #0
    6516:	77fb      	strb	r3, [r7, #31]

	while (requested_mode == active_mode) {
    6518:	e115      	b.n	6746 <bt_generic_le+0x276>
		if (requested_channel != 0) {
    651a:	4b99      	ldr	r3, [pc, #612]	; (6780 <bt_generic_le+0x2b0>)
    651c:	881b      	ldrh	r3, [r3, #0]
    651e:	b29b      	uxth	r3, r3
    6520:	2b00      	cmp	r3, #0
    6522:	d024      	beq.n	656e <bt_generic_le+0x9e>
			cc2400_strobe(SRFOFF);
    6524:	2064      	movs	r0, #100	; 0x64
    6526:	f003 fc69 	bl	9dfc <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    652a:	bf00      	nop
    652c:	f003 fc5c 	bl	9de8 <cc2400_status>
    6530:	4603      	mov	r3, r0
    6532:	f003 0304 	and.w	r3, r3, #4
    6536:	2b00      	cmp	r3, #0
    6538:	d1f8      	bne.n	652c <bt_generic_le+0x5c>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    653a:	4b92      	ldr	r3, [pc, #584]	; (6784 <bt_generic_le+0x2b4>)
    653c:	881b      	ldrh	r3, [r3, #0]
    653e:	b29b      	uxth	r3, r3
    6540:	3b01      	subs	r3, #1
    6542:	b29b      	uxth	r3, r3
    6544:	2002      	movs	r0, #2
    6546:	4619      	mov	r1, r3
    6548:	f003 fb96 	bl	9c78 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    654c:	2061      	movs	r0, #97	; 0x61
    654e:	f003 fc55 	bl	9dfc <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    6552:	bf00      	nop
    6554:	f003 fc48 	bl	9de8 <cc2400_status>
    6558:	4603      	mov	r3, r0
    655a:	f003 0304 	and.w	r3, r3, #4
    655e:	2b00      	cmp	r3, #0
    6560:	d0f8      	beq.n	6554 <bt_generic_le+0x84>

			/* RX mode */
			cc2400_strobe(SRX);
    6562:	2062      	movs	r0, #98	; 0x62
    6564:	f003 fc4a 	bl	9dfc <cc2400_strobe>

			requested_channel = 0;
    6568:	4b85      	ldr	r3, [pc, #532]	; (6780 <bt_generic_le+0x2b0>)
    656a:	2200      	movs	r2, #0
    656c:	801a      	strh	r2, [r3, #0]
		}

		if (do_hop) {
    656e:	4b86      	ldr	r3, [pc, #536]	; (6788 <bt_generic_le+0x2b8>)
    6570:	781b      	ldrb	r3, [r3, #0]
    6572:	b2db      	uxtb	r3, r3
    6574:	2b00      	cmp	r3, #0
    6576:	d002      	beq.n	657e <bt_generic_le+0xae>
			hop();
    6578:	f7ff fd70 	bl	605c <hop>
    657c:	e003      	b.n	6586 <bt_generic_le+0xb6>
		} else {
			TXLED_CLR;
    657e:	4b7f      	ldr	r3, [pc, #508]	; (677c <bt_generic_le+0x2ac>)
    6580:	f44f 7280 	mov.w	r2, #256	; 0x100
    6584:	601a      	str	r2, [r3, #0]
		}

		RXLED_CLR;
    6586:	4b7d      	ldr	r3, [pc, #500]	; (677c <bt_generic_le+0x2ac>)
    6588:	2210      	movs	r2, #16
    658a:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    658c:	f7fd feba 	bl	4304 <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    6590:	2380      	movs	r3, #128	; 0x80
    6592:	74bb      	strb	r3, [r7, #18]
		while ((rx_tc == 0) && (rx_err == 0))
    6594:	e022      	b.n	65dc <bt_generic_le+0x10c>
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    6596:	2006      	movs	r0, #6
    6598:	f003 fb58 	bl	9c4c <cc2400_get>
    659c:	4603      	mov	r3, r0
    659e:	0a1b      	lsrs	r3, r3, #8
    65a0:	b29b      	uxth	r3, r3
    65a2:	74fb      	strb	r3, [r7, #19]
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    65a4:	4b79      	ldr	r3, [pc, #484]	; (678c <bt_generic_le+0x2bc>)
    65a6:	781b      	ldrb	r3, [r3, #0]
    65a8:	b2db      	uxtb	r3, r3
    65aa:	2b00      	cmp	r3, #0
    65ac:	d011      	beq.n	65d2 <bt_generic_le+0x102>
    65ae:	f997 3012 	ldrsb.w	r3, [r7, #18]
    65b2:	f113 0f80 	cmn.w	r3, #128	; 0x80
    65b6:	d10c      	bne.n	65d2 <bt_generic_le+0x102>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    65b8:	4b75      	ldr	r3, [pc, #468]	; (6790 <bt_generic_le+0x2c0>)
    65ba:	781b      	ldrb	r3, [r3, #0]
    65bc:	b25b      	sxtb	r3, r3
    65be:	f103 0236 	add.w	r2, r3, #54	; 0x36
    65c2:	f997 3013 	ldrsb.w	r3, [r7, #19]
    65c6:	4293      	cmp	r3, r2
    65c8:	bfb8      	it	lt
    65ca:	4613      	movlt	r3, r2
    65cc:	74fb      	strb	r3, [r7, #19]
				rssi_at_trigger = rssi;
    65ce:	7cfb      	ldrb	r3, [r7, #19]
    65d0:	74bb      	strb	r3, [r7, #18]
			}
			rssi_add(rssi);
    65d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
    65d6:	4618      	mov	r0, r3
    65d8:	f7fd feae 	bl	4338 <rssi_add>
		RXLED_CLR;

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while ((rx_tc == 0) && (rx_err == 0))
    65dc:	4b6d      	ldr	r3, [pc, #436]	; (6794 <bt_generic_le+0x2c4>)
    65de:	681b      	ldr	r3, [r3, #0]
    65e0:	2b00      	cmp	r3, #0
    65e2:	d103      	bne.n	65ec <bt_generic_le+0x11c>
    65e4:	4b6c      	ldr	r3, [pc, #432]	; (6798 <bt_generic_le+0x2c8>)
    65e6:	681b      	ldr	r3, [r3, #0]
    65e8:	2b00      	cmp	r3, #0
    65ea:	d0d4      	beq.n	6596 <bt_generic_le+0xc6>
			}
			rssi_add(rssi);
		}

		/* Keep buffer swapping in sync with DMA. */
		if (rx_tc % 2) {
    65ec:	4b69      	ldr	r3, [pc, #420]	; (6794 <bt_generic_le+0x2c4>)
    65ee:	681b      	ldr	r3, [r3, #0]
    65f0:	f003 0301 	and.w	r3, r3, #1
    65f4:	2b00      	cmp	r3, #0
    65f6:	d009      	beq.n	660c <bt_generic_le+0x13c>
			tmp = active_rxbuf;
    65f8:	4b68      	ldr	r3, [pc, #416]	; (679c <bt_generic_le+0x2cc>)
    65fa:	681b      	ldr	r3, [r3, #0]
    65fc:	60fb      	str	r3, [r7, #12]
			active_rxbuf = idle_rxbuf;
    65fe:	4b68      	ldr	r3, [pc, #416]	; (67a0 <bt_generic_le+0x2d0>)
    6600:	681b      	ldr	r3, [r3, #0]
    6602:	4a66      	ldr	r2, [pc, #408]	; (679c <bt_generic_le+0x2cc>)
    6604:	6013      	str	r3, [r2, #0]
			idle_rxbuf = tmp;
    6606:	4a66      	ldr	r2, [pc, #408]	; (67a0 <bt_generic_le+0x2d0>)
    6608:	68fb      	ldr	r3, [r7, #12]
    660a:	6013      	str	r3, [r2, #0]
		}

		if (rx_err) {
    660c:	4b62      	ldr	r3, [pc, #392]	; (6798 <bt_generic_le+0x2c8>)
    660e:	681b      	ldr	r3, [r3, #0]
    6610:	2b00      	cmp	r3, #0
    6612:	d007      	beq.n	6624 <bt_generic_le+0x154>
			status |= DMA_ERROR;
    6614:	4b63      	ldr	r3, [pc, #396]	; (67a4 <bt_generic_le+0x2d4>)
    6616:	781b      	ldrb	r3, [r3, #0]
    6618:	b2db      	uxtb	r3, r3
    661a:	f043 0302 	orr.w	r3, r3, #2
    661e:	b2da      	uxtb	r2, r3
    6620:	4b60      	ldr	r3, [pc, #384]	; (67a4 <bt_generic_le+0x2d4>)
    6622:	701a      	strb	r2, [r3, #0]
		}

		/* No DMA transfer? */
		if (!rx_tc)
    6624:	4b5b      	ldr	r3, [pc, #364]	; (6794 <bt_generic_le+0x2c4>)
    6626:	681b      	ldr	r3, [r3, #0]
    6628:	2b00      	cmp	r3, #0
    662a:	d100      	bne.n	662e <bt_generic_le+0x15e>
			goto rx_continue;
    662c:	e085      	b.n	673a <bt_generic_le+0x26a>

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    662e:	4b59      	ldr	r3, [pc, #356]	; (6794 <bt_generic_le+0x2c4>)
    6630:	681b      	ldr	r3, [r3, #0]
    6632:	2b01      	cmp	r3, #1
    6634:	d907      	bls.n	6646 <bt_generic_le+0x176>
			status |= DMA_OVERFLOW;
    6636:	4b5b      	ldr	r3, [pc, #364]	; (67a4 <bt_generic_le+0x2d4>)
    6638:	781b      	ldrb	r3, [r3, #0]
    663a:	b2db      	uxtb	r3, r3
    663c:	f043 0301 	orr.w	r3, r3, #1
    6640:	b2da      	uxtb	r2, r3
    6642:	4b58      	ldr	r3, [pc, #352]	; (67a4 <bt_generic_le+0x2d4>)
    6644:	701a      	strb	r2, [r3, #0]

		rssi_iir_update();
    6646:	f7fd fead 	bl	43a4 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    664a:	4b50      	ldr	r3, [pc, #320]	; (678c <bt_generic_le+0x2bc>)
    664c:	781b      	ldrb	r3, [r3, #0]
    664e:	b2db      	uxtb	r3, r3
    6650:	2b00      	cmp	r3, #0
    6652:	d103      	bne.n	665c <bt_generic_le+0x18c>
    6654:	4b54      	ldr	r3, [pc, #336]	; (67a8 <bt_generic_le+0x2d8>)
    6656:	781b      	ldrb	r3, [r3, #0]
    6658:	2b00      	cmp	r3, #0
    665a:	d00c      	beq.n	6676 <bt_generic_le+0x1a6>
			status |= CS_TRIGGER;
    665c:	4b51      	ldr	r3, [pc, #324]	; (67a4 <bt_generic_le+0x2d4>)
    665e:	781b      	ldrb	r3, [r3, #0]
    6660:	b2db      	uxtb	r3, r3
    6662:	f043 0308 	orr.w	r3, r3, #8
    6666:	b2da      	uxtb	r2, r3
    6668:	4b4e      	ldr	r3, [pc, #312]	; (67a4 <bt_generic_le+0x2d4>)
    666a:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    666c:	2302      	movs	r3, #2
    666e:	77fb      	strb	r3, [r7, #31]
			cs_trigger = 0;
    6670:	4b46      	ldr	r3, [pc, #280]	; (678c <bt_generic_le+0x2bc>)
    6672:	2200      	movs	r2, #0
    6674:	701a      	strb	r2, [r3, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    6676:	4b4d      	ldr	r3, [pc, #308]	; (67ac <bt_generic_le+0x2dc>)
    6678:	781b      	ldrb	r3, [r3, #0]
    667a:	b25a      	sxtb	r2, r3
    667c:	4b44      	ldr	r3, [pc, #272]	; (6790 <bt_generic_le+0x2c0>)
    667e:	781b      	ldrb	r3, [r3, #0]
    6680:	b25b      	sxtb	r3, r3
    6682:	3336      	adds	r3, #54	; 0x36
    6684:	429a      	cmp	r2, r3
    6686:	db09      	blt.n	669c <bt_generic_le+0x1cc>
			status |= RSSI_TRIGGER;
    6688:	4b46      	ldr	r3, [pc, #280]	; (67a4 <bt_generic_le+0x2d4>)
    668a:	781b      	ldrb	r3, [r3, #0]
    668c:	b2db      	uxtb	r3, r3
    668e:	f043 0310 	orr.w	r3, r3, #16
    6692:	b2da      	uxtb	r2, r3
    6694:	4b43      	ldr	r3, [pc, #268]	; (67a4 <bt_generic_le+0x2d4>)
    6696:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    6698:	2302      	movs	r3, #2
    669a:	77fb      	strb	r3, [r7, #31]
		}

		/* Send a packet once in a while (6.25 Hz) to keep
		 * host USB reads from timing out. */
		if (keepalive_trigger) {
    669c:	4b44      	ldr	r3, [pc, #272]	; (67b0 <bt_generic_le+0x2e0>)
    669e:	781b      	ldrb	r3, [r3, #0]
    66a0:	b2db      	uxtb	r3, r3
    66a2:	2b00      	cmp	r3, #0
    66a4:	d007      	beq.n	66b6 <bt_generic_le+0x1e6>
			if (hold == 0)
    66a6:	7ffb      	ldrb	r3, [r7, #31]
    66a8:	2b00      	cmp	r3, #0
    66aa:	d101      	bne.n	66b0 <bt_generic_le+0x1e0>
				hold = 1;
    66ac:	2301      	movs	r3, #1
    66ae:	77fb      	strb	r3, [r7, #31]
			keepalive_trigger = 0;
    66b0:	4b3f      	ldr	r3, [pc, #252]	; (67b0 <bt_generic_le+0x2e0>)
    66b2:	2200      	movs	r2, #0
    66b4:	701a      	strb	r2, [r3, #0]
		}

		/* Hold expired? Ignore data. */
		if (hold == 0) {
    66b6:	7ffb      	ldrb	r3, [r7, #31]
    66b8:	2b00      	cmp	r3, #0
    66ba:	d100      	bne.n	66be <bt_generic_le+0x1ee>
			goto rx_continue;
    66bc:	e03d      	b.n	673a <bt_generic_le+0x26a>
		}
		hold--;
    66be:	7ffb      	ldrb	r3, [r7, #31]
    66c0:	3b01      	subs	r3, #1
    66c2:	77fb      	strb	r3, [r7, #31]

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    66c4:	483b      	ldr	r0, [pc, #236]	; (67b4 <bt_generic_le+0x2e4>)
    66c6:	493c      	ldr	r1, [pc, #240]	; (67b8 <bt_generic_le+0x2e8>)
    66c8:	f44f 72c8 	mov.w	r2, #400	; 0x190
    66cc:	f004 fcbe 	bl	b04c <memcpy>

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    66d0:	2300      	movs	r3, #0
    66d2:	61bb      	str	r3, [r7, #24]
    66d4:	e025      	b.n	6722 <bt_generic_le+0x252>
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    66d6:	2300      	movs	r3, #0
    66d8:	617b      	str	r3, [r7, #20]
    66da:	e01c      	b.n	6716 <bt_generic_le+0x246>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    66dc:	69bb      	ldr	r3, [r7, #24]
    66de:	3332      	adds	r3, #50	; 0x32
    66e0:	00da      	lsls	r2, r3, #3
    66e2:	697b      	ldr	r3, [r7, #20]
    66e4:	4413      	add	r3, r2
    66e6:	4a2e      	ldr	r2, [pc, #184]	; (67a0 <bt_generic_le+0x2d0>)
    66e8:	6811      	ldr	r1, [r2, #0]
    66ea:	69ba      	ldr	r2, [r7, #24]
    66ec:	440a      	add	r2, r1
    66ee:	7812      	ldrb	r2, [r2, #0]
    66f0:	09d2      	lsrs	r2, r2, #7
    66f2:	b2d1      	uxtb	r1, r2
    66f4:	4a2f      	ldr	r2, [pc, #188]	; (67b4 <bt_generic_le+0x2e4>)
    66f6:	54d1      	strb	r1, [r2, r3]
				idle_rxbuf[i] <<= 1;
    66f8:	4b29      	ldr	r3, [pc, #164]	; (67a0 <bt_generic_le+0x2d0>)
    66fa:	681a      	ldr	r2, [r3, #0]
    66fc:	69bb      	ldr	r3, [r7, #24]
    66fe:	4413      	add	r3, r2
    6700:	4a27      	ldr	r2, [pc, #156]	; (67a0 <bt_generic_le+0x2d0>)
    6702:	6811      	ldr	r1, [r2, #0]
    6704:	69ba      	ldr	r2, [r7, #24]
    6706:	440a      	add	r2, r1
    6708:	7812      	ldrb	r2, [r2, #0]
    670a:	0052      	lsls	r2, r2, #1
    670c:	b2d2      	uxtb	r2, r2
    670e:	701a      	strb	r2, [r3, #0]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    6710:	697b      	ldr	r3, [r7, #20]
    6712:	3301      	adds	r3, #1
    6714:	617b      	str	r3, [r7, #20]
    6716:	697b      	ldr	r3, [r7, #20]
    6718:	2b07      	cmp	r3, #7
    671a:	dddf      	ble.n	66dc <bt_generic_le+0x20c>

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    671c:	69bb      	ldr	r3, [r7, #24]
    671e:	3301      	adds	r3, #1
    6720:	61bb      	str	r3, [r7, #24]
    6722:	69bb      	ldr	r3, [r7, #24]
    6724:	2b31      	cmp	r3, #49	; 0x31
    6726:	ddd6      	ble.n	66d6 <bt_generic_le+0x206>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
			}
		}

		int ret = data_cb(unpacked);
    6728:	4b24      	ldr	r3, [pc, #144]	; (67bc <bt_generic_le+0x2ec>)
    672a:	681b      	ldr	r3, [r3, #0]
    672c:	4821      	ldr	r0, [pc, #132]	; (67b4 <bt_generic_le+0x2e4>)
    672e:	4798      	blx	r3
    6730:	60b8      	str	r0, [r7, #8]
		if (!ret) break;
    6732:	68bb      	ldr	r3, [r7, #8]
    6734:	2b00      	cmp	r3, #0
    6736:	d100      	bne.n	673a <bt_generic_le+0x26a>
    6738:	e00c      	b.n	6754 <bt_generic_le+0x284>

	rx_continue:
		rx_tc = 0;
    673a:	4b16      	ldr	r3, [pc, #88]	; (6794 <bt_generic_le+0x2c4>)
    673c:	2200      	movs	r2, #0
    673e:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6740:	4b15      	ldr	r3, [pc, #84]	; (6798 <bt_generic_le+0x2c8>)
    6742:	2200      	movs	r2, #0
    6744:	601a      	str	r2, [r3, #0]

	cs_trigger_enable();

	hold = 0;

	while (requested_mode == active_mode) {
    6746:	4b1e      	ldr	r3, [pc, #120]	; (67c0 <bt_generic_le+0x2f0>)
    6748:	781b      	ldrb	r3, [r3, #0]
    674a:	b2db      	uxtb	r3, r3
    674c:	79fa      	ldrb	r2, [r7, #7]
    674e:	429a      	cmp	r2, r3
    6750:	f43f aee3 	beq.w	651a <bt_generic_le+0x4a>
		rx_tc = 0;
		rx_err = 0;
	}

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    6754:	4b1b      	ldr	r3, [pc, #108]	; (67c4 <bt_generic_le+0x2f4>)
    6756:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    675a:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    675c:	f7ff f9c6 	bl	5aec <cc2400_idle>
	dio_ssp_stop();
    6760:	f7ff f960 	bl	5a24 <dio_ssp_stop>
	cs_trigger_disable();
    6764:	f7fe f876 	bl	4854 <cs_trigger_disable>
}
    6768:	3720      	adds	r7, #32
    676a:	46bd      	mov	sp, r7
    676c:	bd80      	pop	{r7, pc}
    676e:	bf00      	nop
    6770:	10000a42 	.word	0x10000a42
    6774:	10000a3e 	.word	0x10000a3e
    6778:	e000e100 	.word	0xe000e100
    677c:	2009c03c 	.word	0x2009c03c
    6780:	10000a44 	.word	0x10000a44
    6784:	1000049c 	.word	0x1000049c
    6788:	1000097d 	.word	0x1000097d
    678c:	100010b0 	.word	0x100010b0
    6790:	1000044d 	.word	0x1000044d
    6794:	10000b00 	.word	0x10000b00
    6798:	100010ac 	.word	0x100010ac
    679c:	10000450 	.word	0x10000450
    67a0:	10000454 	.word	0x10000454
    67a4:	10000a48 	.word	0x10000a48
    67a8:	1000097e 	.word	0x1000097e
    67ac:	10000b04 	.word	0x10000b04
    67b0:	10000be0 	.word	0x10000be0
    67b4:	10000d00 	.word	0x10000d00
    67b8:	10000e90 	.word	0x10000e90
    67bc:	10000998 	.word	0x10000998
    67c0:	10000a3f 	.word	0x10000a3f
    67c4:	e000e180 	.word	0xe000e180

000067c8 <bt_le_sync>:


void bt_le_sync(u8 active_mode)
{
    67c8:	b590      	push	{r4, r7, lr}
    67ca:	b09b      	sub	sp, #108	; 0x6c
    67cc:	af00      	add	r7, sp, #0
    67ce:	4603      	mov	r3, r0
    67d0:	71fb      	strb	r3, [r7, #7]
	int i;
	int8_t rssi;
	static int restart_jamming = 0;

	modulation = MOD_BT_LOW_ENERGY;
    67d2:	4b87      	ldr	r3, [pc, #540]	; (69f0 <bt_le_sync+0x228>)
    67d4:	2201      	movs	r2, #1
    67d6:	701a      	strb	r2, [r3, #0]
	mode = active_mode;
    67d8:	4a86      	ldr	r2, [pc, #536]	; (69f4 <bt_le_sync+0x22c>)
    67da:	79fb      	ldrb	r3, [r7, #7]
    67dc:	7013      	strb	r3, [r2, #0]

	le.link_state = LINK_LISTENING;
    67de:	4b86      	ldr	r3, [pc, #536]	; (69f8 <bt_le_sync+0x230>)
    67e0:	2201      	movs	r2, #1
    67e2:	751a      	strb	r2, [r3, #20]

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    67e4:	4b85      	ldr	r3, [pc, #532]	; (69fc <bt_le_sync+0x234>)
    67e6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    67ea:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    67ec:	4b84      	ldr	r3, [pc, #528]	; (6a00 <bt_le_sync+0x238>)
    67ee:	2210      	movs	r2, #16
    67f0:	601a      	str	r2, [r3, #0]

	queue_init();
    67f2:	f002 f819 	bl	8828 <queue_init>
	dio_ssp_init();
    67f6:	f003 f96d 	bl	9ad4 <dio_ssp_init>
	dma_init_le();
    67fa:	f7fe ff79 	bl	56f0 <dma_init_le>
	dio_ssp_start();
    67fe:	f7ff f8e1 	bl	59c4 <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address
    6802:	4b7d      	ldr	r3, [pc, #500]	; (69f8 <bt_le_sync+0x230>)
    6804:	681b      	ldr	r3, [r3, #0]
    6806:	4618      	mov	r0, r3
    6808:	f003 f864 	bl	98d4 <rbit>
    680c:	4603      	mov	r3, r0
    680e:	4618      	mov	r0, r3
    6810:	f7ff f9ec 	bl	5bec <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    6814:	e247      	b.n	6ca6 <bt_le_sync+0x4de>
		if (requested_channel != 0) {
    6816:	4b7b      	ldr	r3, [pc, #492]	; (6a04 <bt_le_sync+0x23c>)
    6818:	881b      	ldrh	r3, [r3, #0]
    681a:	b29b      	uxth	r3, r3
    681c:	2b00      	cmp	r3, #0
    681e:	d029      	beq.n	6874 <bt_le_sync+0xac>
			cc2400_strobe(SRFOFF);
    6820:	2064      	movs	r0, #100	; 0x64
    6822:	f003 faeb 	bl	9dfc <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    6826:	bf00      	nop
    6828:	f003 fade 	bl	9de8 <cc2400_status>
    682c:	4603      	mov	r3, r0
    682e:	f003 0304 	and.w	r3, r3, #4
    6832:	2b00      	cmp	r3, #0
    6834:	d1f8      	bne.n	6828 <bt_le_sync+0x60>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    6836:	4b74      	ldr	r3, [pc, #464]	; (6a08 <bt_le_sync+0x240>)
    6838:	881b      	ldrh	r3, [r3, #0]
    683a:	b29b      	uxth	r3, r3
    683c:	3b01      	subs	r3, #1
    683e:	b29b      	uxth	r3, r3
    6840:	2002      	movs	r0, #2
    6842:	4619      	mov	r1, r3
    6844:	f003 fa18 	bl	9c78 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    6848:	2061      	movs	r0, #97	; 0x61
    684a:	f003 fad7 	bl	9dfc <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    684e:	bf00      	nop
    6850:	f003 faca 	bl	9de8 <cc2400_status>
    6854:	4603      	mov	r3, r0
    6856:	f003 0304 	and.w	r3, r3, #4
    685a:	2b00      	cmp	r3, #0
    685c:	d0f8      	beq.n	6850 <bt_le_sync+0x88>

			/* RX mode */
			cc2400_strobe(SRX);
    685e:	2062      	movs	r0, #98	; 0x62
    6860:	f003 facc 	bl	9dfc <cc2400_strobe>

			saved_request = requested_channel;
    6864:	4b67      	ldr	r3, [pc, #412]	; (6a04 <bt_le_sync+0x23c>)
    6866:	881b      	ldrh	r3, [r3, #0]
    6868:	b29a      	uxth	r2, r3
    686a:	4b68      	ldr	r3, [pc, #416]	; (6a0c <bt_le_sync+0x244>)
    686c:	801a      	strh	r2, [r3, #0]
			requested_channel = 0;
    686e:	4b65      	ldr	r3, [pc, #404]	; (6a04 <bt_le_sync+0x23c>)
    6870:	2200      	movs	r2, #0
    6872:	801a      	strh	r2, [r3, #0]
		}

		RXLED_CLR;
    6874:	4b62      	ldr	r3, [pc, #392]	; (6a00 <bt_le_sync+0x238>)
    6876:	2210      	movs	r2, #16
    6878:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    687a:	f7fd fd43 	bl	4304 <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)
    687e:	bf00      	nop
    6880:	4b63      	ldr	r3, [pc, #396]	; (6a10 <bt_le_sync+0x248>)
    6882:	681b      	ldr	r3, [r3, #0]
    6884:	2b00      	cmp	r3, #0
    6886:	d10e      	bne.n	68a6 <bt_le_sync+0xde>
    6888:	4b62      	ldr	r3, [pc, #392]	; (6a14 <bt_le_sync+0x24c>)
    688a:	681b      	ldr	r3, [r3, #0]
    688c:	2b00      	cmp	r3, #0
    688e:	d10a      	bne.n	68a6 <bt_le_sync+0xde>
    6890:	4b61      	ldr	r3, [pc, #388]	; (6a18 <bt_le_sync+0x250>)
    6892:	781b      	ldrb	r3, [r3, #0]
    6894:	b2db      	uxtb	r3, r3
    6896:	2b00      	cmp	r3, #0
    6898:	d105      	bne.n	68a6 <bt_le_sync+0xde>
    689a:	4b60      	ldr	r3, [pc, #384]	; (6a1c <bt_le_sync+0x254>)
    689c:	781b      	ldrb	r3, [r3, #0]
    689e:	b2db      	uxtb	r3, r3
    68a0:	79fa      	ldrb	r2, [r7, #7]
    68a2:	429a      	cmp	r2, r3
    68a4:	d0ec      	beq.n	6880 <bt_le_sync+0xb8>
			;

		if (requested_mode != active_mode) {
    68a6:	4b5d      	ldr	r3, [pc, #372]	; (6a1c <bt_le_sync+0x254>)
    68a8:	781b      	ldrb	r3, [r3, #0]
    68aa:	b2db      	uxtb	r3, r3
    68ac:	79fa      	ldrb	r2, [r7, #7]
    68ae:	429a      	cmp	r2, r3
    68b0:	d000      	beq.n	68b4 <bt_le_sync+0xec>
			goto cleanup;
    68b2:	e1ff      	b.n	6cb4 <bt_le_sync+0x4ec>
		}

		if (rx_err) {
    68b4:	4b57      	ldr	r3, [pc, #348]	; (6a14 <bt_le_sync+0x24c>)
    68b6:	681b      	ldr	r3, [r3, #0]
    68b8:	2b00      	cmp	r3, #0
    68ba:	d007      	beq.n	68cc <bt_le_sync+0x104>
			status |= DMA_ERROR;
    68bc:	4b58      	ldr	r3, [pc, #352]	; (6a20 <bt_le_sync+0x258>)
    68be:	781b      	ldrb	r3, [r3, #0]
    68c0:	b2db      	uxtb	r3, r3
    68c2:	f043 0302 	orr.w	r3, r3, #2
    68c6:	b2da      	uxtb	r2, r3
    68c8:	4b55      	ldr	r3, [pc, #340]	; (6a20 <bt_le_sync+0x258>)
    68ca:	701a      	strb	r2, [r3, #0]
		}

		if (do_hop)
    68cc:	4b52      	ldr	r3, [pc, #328]	; (6a18 <bt_le_sync+0x250>)
    68ce:	781b      	ldrb	r3, [r3, #0]
    68d0:	b2db      	uxtb	r3, r3
    68d2:	2b00      	cmp	r3, #0
    68d4:	d000      	beq.n	68d8 <bt_le_sync+0x110>
			goto rx_flush;
    68d6:	e12b      	b.n	6b30 <bt_le_sync+0x368>

		/* No DMA transfer? */
		if (!rx_tc)
    68d8:	4b4d      	ldr	r3, [pc, #308]	; (6a10 <bt_le_sync+0x248>)
    68da:	681b      	ldr	r3, [r3, #0]
    68dc:	2b00      	cmp	r3, #0
    68de:	d100      	bne.n	68e2 <bt_le_sync+0x11a>
    68e0:	e1e1      	b.n	6ca6 <bt_le_sync+0x4de>

		/////////////////////
		// process the packet

		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
    68e2:	f107 0308 	add.w	r3, r7, #8
    68e6:	65fb      	str	r3, [r7, #92]	; 0x5c
		packet[0] = le.access_address;
    68e8:	4b43      	ldr	r3, [pc, #268]	; (69f8 <bt_le_sync+0x230>)
    68ea:	681b      	ldr	r3, [r3, #0]
    68ec:	60bb      	str	r3, [r7, #8]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    68ee:	4b46      	ldr	r3, [pc, #280]	; (6a08 <bt_le_sync+0x240>)
    68f0:	881b      	ldrh	r3, [r3, #0]
    68f2:	b29b      	uxth	r3, r3
    68f4:	b2db      	uxtb	r3, r3
    68f6:	3b62      	subs	r3, #98	; 0x62
    68f8:	b2db      	uxtb	r3, r3
    68fa:	4618      	mov	r0, r3
    68fc:	f001 fe14 	bl	8528 <btle_channel_index>
    6900:	4603      	mov	r3, r0
    6902:	461a      	mov	r2, r3
    6904:	4613      	mov	r3, r2
    6906:	005b      	lsls	r3, r3, #1
    6908:	4413      	add	r3, r2
    690a:	011b      	lsls	r3, r3, #4
    690c:	4a45      	ldr	r2, [pc, #276]	; (6a24 <bt_le_sync+0x25c>)
    690e:	4413      	add	r3, r2
    6910:	65bb      	str	r3, [r7, #88]	; 0x58
		for (i = 0; i < 4; i+= 4) {
    6912:	2300      	movs	r3, #0
    6914:	667b      	str	r3, [r7, #100]	; 0x64
    6916:	e034      	b.n	6982 <bt_le_sync+0x1ba>
			uint32_t v = rxbuf1[i+0] << 24
    6918:	4a43      	ldr	r2, [pc, #268]	; (6a28 <bt_le_sync+0x260>)
    691a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    691c:	4413      	add	r3, r2
    691e:	781b      	ldrb	r3, [r3, #0]
    6920:	061a      	lsls	r2, r3, #24
					   | rxbuf1[i+1] << 16
    6922:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6924:	3301      	adds	r3, #1
    6926:	4940      	ldr	r1, [pc, #256]	; (6a28 <bt_le_sync+0x260>)
    6928:	5ccb      	ldrb	r3, [r1, r3]
    692a:	041b      	lsls	r3, r3, #16
    692c:	431a      	orrs	r2, r3
					   | rxbuf1[i+2] << 8
    692e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6930:	3302      	adds	r3, #2
    6932:	493d      	ldr	r1, [pc, #244]	; (6a28 <bt_le_sync+0x260>)
    6934:	5ccb      	ldrb	r3, [r1, r3]
    6936:	021b      	lsls	r3, r3, #8
    6938:	4313      	orrs	r3, r2
					   | rxbuf1[i+3] << 0;
    693a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    693c:	3203      	adds	r2, #3
    693e:	493a      	ldr	r1, [pc, #232]	; (6a28 <bt_le_sync+0x260>)
    6940:	5c8a      	ldrb	r2, [r1, r2]
    6942:	4313      	orrs	r3, r2
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    6944:	657b      	str	r3, [r7, #84]	; 0x54
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6946:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6948:	2b00      	cmp	r3, #0
    694a:	da00      	bge.n	694e <bt_le_sync+0x186>
    694c:	3303      	adds	r3, #3
    694e:	109b      	asrs	r3, r3, #2
    6950:	1c5c      	adds	r4, r3, #1
    6952:	6d78      	ldr	r0, [r7, #84]	; 0x54
    6954:	f002 ffbe 	bl	98d4 <rbit>
    6958:	4601      	mov	r1, r0
    695a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    695c:	2b00      	cmp	r3, #0
    695e:	da00      	bge.n	6962 <bt_le_sync+0x19a>
    6960:	3303      	adds	r3, #3
    6962:	109b      	asrs	r3, r3, #2
    6964:	009b      	lsls	r3, r3, #2
    6966:	6dba      	ldr	r2, [r7, #88]	; 0x58
    6968:	4413      	add	r3, r2
    696a:	681b      	ldr	r3, [r3, #0]
    696c:	ea81 0203 	eor.w	r2, r1, r3
    6970:	00a3      	lsls	r3, r4, #2
    6972:	f107 0168 	add.w	r1, r7, #104	; 0x68
    6976:	440b      	add	r3, r1
    6978:	f843 2c60 	str.w	r2, [r3, #-96]
		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
    697c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    697e:	3304      	adds	r3, #4
    6980:	667b      	str	r3, [r7, #100]	; 0x64
    6982:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6984:	2b03      	cmp	r3, #3
    6986:	ddc7      	ble.n	6918 <bt_le_sync+0x150>
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		unsigned len = (p[5] & 0x3f) + 2;
    6988:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    698a:	3305      	adds	r3, #5
    698c:	781b      	ldrb	r3, [r3, #0]
    698e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6992:	3302      	adds	r3, #2
    6994:	653b      	str	r3, [r7, #80]	; 0x50
		if (len > 39)
    6996:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6998:	2b27      	cmp	r3, #39	; 0x27
    699a:	d900      	bls.n	699e <bt_le_sync+0x1d6>
			goto rx_flush;
    699c:	e0c8      	b.n	6b30 <bt_le_sync+0x368>

		// transfer the minimum number of bytes from the CC2400
		// this allows us enough time to resume RX for subsequent packets on the same channel
		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    699e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    69a0:	3306      	adds	r3, #6
    69a2:	089b      	lsrs	r3, r3, #2
    69a4:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (total_transfers < 11) {
    69a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    69a8:	2b0a      	cmp	r3, #10
    69aa:	d80d      	bhi.n	69c8 <bt_le_sync+0x200>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0)
    69ac:	bf00      	nop
    69ae:	4b1f      	ldr	r3, [pc, #124]	; (6a2c <bt_le_sync+0x264>)
    69b0:	681a      	ldr	r2, [r3, #0]
    69b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    69b4:	009b      	lsls	r3, r3, #2
    69b6:	491c      	ldr	r1, [pc, #112]	; (6a28 <bt_le_sync+0x260>)
    69b8:	440b      	add	r3, r1
    69ba:	429a      	cmp	r2, r3
    69bc:	d20f      	bcs.n	69de <bt_le_sync+0x216>
    69be:	4b15      	ldr	r3, [pc, #84]	; (6a14 <bt_le_sync+0x24c>)
    69c0:	681b      	ldr	r3, [r3, #0]
    69c2:	2b00      	cmp	r3, #0
    69c4:	d0f3      	beq.n	69ae <bt_le_sync+0x1e6>
    69c6:	e00a      	b.n	69de <bt_le_sync+0x216>
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
    69c8:	bf00      	nop
    69ca:	4b19      	ldr	r3, [pc, #100]	; (6a30 <bt_le_sync+0x268>)
    69cc:	681b      	ldr	r3, [r3, #0]
    69ce:	f003 0301 	and.w	r3, r3, #1
    69d2:	2b00      	cmp	r3, #0
    69d4:	d003      	beq.n	69de <bt_le_sync+0x216>
    69d6:	4b0f      	ldr	r3, [pc, #60]	; (6a14 <bt_le_sync+0x24c>)
    69d8:	681b      	ldr	r3, [r3, #0]
    69da:	2b00      	cmp	r3, #0
    69dc:	d0f5      	beq.n	69ca <bt_le_sync+0x202>
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    69de:	4a15      	ldr	r2, [pc, #84]	; (6a34 <bt_le_sync+0x26c>)
    69e0:	4b14      	ldr	r3, [pc, #80]	; (6a34 <bt_le_sync+0x26c>)
    69e2:	681b      	ldr	r3, [r3, #0]
    69e4:	f023 0301 	bic.w	r3, r3, #1
    69e8:	6013      	str	r3, [r2, #0]

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    69ea:	2304      	movs	r3, #4
    69ec:	667b      	str	r3, [r7, #100]	; 0x64
    69ee:	e058      	b.n	6aa2 <bt_le_sync+0x2da>
    69f0:	10000a42 	.word	0x10000a42
    69f4:	10000a3e 	.word	0x10000a3e
    69f8:	10000458 	.word	0x10000458
    69fc:	e000e100 	.word	0xe000e100
    6a00:	2009c03c 	.word	0x2009c03c
    6a04:	10000a44 	.word	0x10000a44
    6a08:	1000049c 	.word	0x1000049c
    6a0c:	10000a46 	.word	0x10000a46
    6a10:	10000b00 	.word	0x10000b00
    6a14:	100010ac 	.word	0x100010ac
    6a18:	1000097d 	.word	0x1000097d
    6a1c:	10000a3f 	.word	0x10000a3f
    6a20:	10000a48 	.word	0x10000a48
    6a24:	0000b298 	.word	0x0000b298
    6a28:	10001078 	.word	0x10001078
    6a2c:	50004104 	.word	0x50004104
    6a30:	50004110 	.word	0x50004110
    6a34:	40030024 	.word	0x40030024
			uint32_t v = rxbuf1[i+0] << 24
    6a38:	4aa5      	ldr	r2, [pc, #660]	; (6cd0 <bt_le_sync+0x508>)
    6a3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6a3c:	4413      	add	r3, r2
    6a3e:	781b      	ldrb	r3, [r3, #0]
    6a40:	061a      	lsls	r2, r3, #24
					   | rxbuf1[i+1] << 16
    6a42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6a44:	3301      	adds	r3, #1
    6a46:	49a2      	ldr	r1, [pc, #648]	; (6cd0 <bt_le_sync+0x508>)
    6a48:	5ccb      	ldrb	r3, [r1, r3]
    6a4a:	041b      	lsls	r3, r3, #16
    6a4c:	431a      	orrs	r2, r3
				       | rxbuf1[i+2] << 8
    6a4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6a50:	3302      	adds	r3, #2
    6a52:	499f      	ldr	r1, [pc, #636]	; (6cd0 <bt_le_sync+0x508>)
    6a54:	5ccb      	ldrb	r3, [r1, r3]
    6a56:	021b      	lsls	r3, r3, #8
    6a58:	4313      	orrs	r3, r2
					   | rxbuf1[i+3] << 0;
    6a5a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    6a5c:	3203      	adds	r2, #3
    6a5e:	499c      	ldr	r1, [pc, #624]	; (6cd0 <bt_le_sync+0x508>)
    6a60:	5c8a      	ldrb	r2, [r1, r2]
    6a62:	4313      	orrs	r3, r2
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    6a64:	64bb      	str	r3, [r7, #72]	; 0x48
					   | rxbuf1[i+1] << 16
				       | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6a66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6a68:	2b00      	cmp	r3, #0
    6a6a:	da00      	bge.n	6a6e <bt_le_sync+0x2a6>
    6a6c:	3303      	adds	r3, #3
    6a6e:	109b      	asrs	r3, r3, #2
    6a70:	1c5c      	adds	r4, r3, #1
    6a72:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    6a74:	f002 ff2e 	bl	98d4 <rbit>
    6a78:	4601      	mov	r1, r0
    6a7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6a7c:	2b00      	cmp	r3, #0
    6a7e:	da00      	bge.n	6a82 <bt_le_sync+0x2ba>
    6a80:	3303      	adds	r3, #3
    6a82:	109b      	asrs	r3, r3, #2
    6a84:	009b      	lsls	r3, r3, #2
    6a86:	6dba      	ldr	r2, [r7, #88]	; 0x58
    6a88:	4413      	add	r3, r2
    6a8a:	681b      	ldr	r3, [r3, #0]
    6a8c:	ea81 0203 	eor.w	r2, r1, r3
    6a90:	00a3      	lsls	r3, r4, #2
    6a92:	f107 0168 	add.w	r1, r7, #104	; 0x68
    6a96:	440b      	add	r3, r1
    6a98:	f843 2c60 	str.w	r2, [r3, #-96]
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6a9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6a9e:	3304      	adds	r3, #4
    6aa0:	667b      	str	r3, [r7, #100]	; 0x64
    6aa2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6aa4:	2b2b      	cmp	r3, #43	; 0x2b
    6aa6:	ddc7      	ble.n	6a38 <bt_le_sync+0x270>
				       | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
    6aa8:	4b8a      	ldr	r3, [pc, #552]	; (6cd4 <bt_le_sync+0x50c>)
    6aaa:	691b      	ldr	r3, [r3, #16]
    6aac:	2b00      	cmp	r3, #0
    6aae:	d023      	beq.n	6af8 <bt_le_sync+0x330>
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    6ab0:	4b88      	ldr	r3, [pc, #544]	; (6cd4 <bt_le_sync+0x50c>)
    6ab2:	68d9      	ldr	r1, [r3, #12]
    6ab4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    6ab6:	1d1a      	adds	r2, r3, #4
    6ab8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6aba:	4608      	mov	r0, r1
    6abc:	4611      	mov	r1, r2
    6abe:	461a      	mov	r2, r3
    6ac0:	f001 fe36 	bl	8730 <btle_crcgen_lut>
    6ac4:	6478      	str	r0, [r7, #68]	; 0x44
			u32 wire_crc = (p[4+len+2] << 16)
    6ac6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6ac8:	3306      	adds	r3, #6
    6aca:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
    6acc:	4413      	add	r3, r2
    6ace:	781b      	ldrb	r3, [r3, #0]
    6ad0:	041a      	lsls	r2, r3, #16
						 | (p[4+len+1] << 8)
    6ad2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6ad4:	3305      	adds	r3, #5
    6ad6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    6ad8:	440b      	add	r3, r1
    6ada:	781b      	ldrb	r3, [r3, #0]
    6adc:	021b      	lsls	r3, r3, #8
    6ade:	4313      	orrs	r3, r2
						 | (p[4+len+0] << 0);
    6ae0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    6ae2:	3204      	adds	r2, #4
    6ae4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    6ae6:	440a      	add	r2, r1
    6ae8:	7812      	ldrb	r2, [r2, #0]
    6aea:	4313      	orrs	r3, r2
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
			u32 wire_crc = (p[4+len+2] << 16)
    6aec:	643b      	str	r3, [r7, #64]	; 0x40
						 | (p[4+len+1] << 8)
						 | (p[4+len+0] << 0);
			if (calc_crc != wire_crc) // skip packets with a bad CRC
    6aee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    6af0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6af2:	429a      	cmp	r2, r3
    6af4:	d000      	beq.n	6af8 <bt_le_sync+0x330>
				goto rx_flush;
    6af6:	e01b      	b.n	6b30 <bt_le_sync+0x368>
		}


		RXLED_SET;
    6af8:	4b77      	ldr	r3, [pc, #476]	; (6cd8 <bt_le_sync+0x510>)
    6afa:	2210      	movs	r2, #16
    6afc:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    6afe:	4b77      	ldr	r3, [pc, #476]	; (6cdc <bt_le_sync+0x514>)
    6b00:	681b      	ldr	r3, [r3, #0]
    6b02:	f107 0208 	add.w	r2, r7, #8
    6b06:	4610      	mov	r0, r2
    6b08:	4798      	blx	r3
		enqueue(LE_PACKET, (uint8_t *)packet);
    6b0a:	f107 0308 	add.w	r3, r7, #8
    6b0e:	2001      	movs	r0, #1
    6b10:	4619      	mov	r1, r3
    6b12:	f7fd fcd9 	bl	44c8 <enqueue>
		le.last_packet = CLK100NS;
    6b16:	4b72      	ldr	r3, [pc, #456]	; (6ce0 <bt_le_sync+0x518>)
    6b18:	681b      	ldr	r3, [r3, #0]
    6b1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6b1e:	f640 4235 	movw	r2, #3125	; 0xc35
    6b22:	fb02 f203 	mul.w	r2, r2, r3
    6b26:	4b6f      	ldr	r3, [pc, #444]	; (6ce4 <bt_le_sync+0x51c>)
    6b28:	681b      	ldr	r3, [r3, #0]
    6b2a:	4413      	add	r3, r2
    6b2c:	4a69      	ldr	r2, [pc, #420]	; (6cd4 <bt_le_sync+0x50c>)
    6b2e:	6413      	str	r3, [r2, #64]	; 0x40

	rx_flush:
		cc2400_strobe(SFSON);
    6b30:	2061      	movs	r0, #97	; 0x61
    6b32:	f003 f963 	bl	9dfc <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    6b36:	bf00      	nop
    6b38:	f003 f956 	bl	9de8 <cc2400_status>
    6b3c:	4603      	mov	r3, r0
    6b3e:	f003 0304 	and.w	r3, r3, #4
    6b42:	2b00      	cmp	r3, #0
    6b44:	d0f8      	beq.n	6b38 <bt_le_sync+0x370>

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6b46:	4a68      	ldr	r2, [pc, #416]	; (6ce8 <bt_le_sync+0x520>)
    6b48:	4b67      	ldr	r3, [pc, #412]	; (6ce8 <bt_le_sync+0x520>)
    6b4a:	681b      	ldr	r3, [r3, #0]
    6b4c:	f023 0301 	bic.w	r3, r3, #1
    6b50:	6013      	str	r3, [r2, #0]
		while (SSP1SR & SSPSR_RNE) {
    6b52:	e003      	b.n	6b5c <bt_le_sync+0x394>
			u8 tmp = (u8)DIO_SSP_DR;
    6b54:	4b65      	ldr	r3, [pc, #404]	; (6cec <bt_le_sync+0x524>)
    6b56:	681b      	ldr	r3, [r3, #0]
    6b58:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		cc2400_strobe(SFSON);
		while (!(cc2400_status() & FS_LOCK));

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
    6b5c:	4b64      	ldr	r3, [pc, #400]	; (6cf0 <bt_le_sync+0x528>)
    6b5e:	681b      	ldr	r3, [r3, #0]
    6b60:	f003 0304 	and.w	r3, r3, #4
    6b64:	2b00      	cmp	r3, #0
    6b66:	d1f5      	bne.n	6b54 <bt_le_sync+0x38c>
			u8 tmp = (u8)DIO_SSP_DR;
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
    6b68:	4b5d      	ldr	r3, [pc, #372]	; (6ce0 <bt_le_sync+0x518>)
    6b6a:	681b      	ldr	r3, [r3, #0]
    6b6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6b70:	f640 4235 	movw	r2, #3125	; 0xc35
    6b74:	fb02 f203 	mul.w	r2, r2, r3
    6b78:	4b5a      	ldr	r3, [pc, #360]	; (6ce4 <bt_le_sync+0x51c>)
    6b7a:	681b      	ldr	r3, [r3, #0]
    6b7c:	4413      	add	r3, r2
    6b7e:	663b      	str	r3, [r7, #96]	; 0x60
		if (now < le.last_packet)
    6b80:	4b54      	ldr	r3, [pc, #336]	; (6cd4 <bt_le_sync+0x50c>)
    6b82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    6b84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6b86:	429a      	cmp	r2, r3
    6b88:	d905      	bls.n	6b96 <bt_le_sync+0x3ce>
			now += 3276800000; // handle rollover
    6b8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6b8c:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    6b90:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    6b94:	663b      	str	r3, [r7, #96]	; 0x60
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    6b96:	4b4f      	ldr	r3, [pc, #316]	; (6cd4 <bt_le_sync+0x50c>)
    6b98:	7d1b      	ldrb	r3, [r3, #20]

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
		if  ( // timeout
    6b9a:	2b03      	cmp	r3, #3
    6b9c:	d003      	beq.n	6ba6 <bt_le_sync+0x3de>
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    6b9e:	4b4d      	ldr	r3, [pc, #308]	; (6cd4 <bt_le_sync+0x50c>)
    6ba0:	7d1b      	ldrb	r3, [r3, #20]
    6ba2:	2b02      	cmp	r3, #2
    6ba4:	d106      	bne.n	6bb4 <bt_le_sync+0x3ec>
			&& (now - le.last_packet > 50000000))
    6ba6:	4b4b      	ldr	r3, [pc, #300]	; (6cd4 <bt_le_sync+0x50c>)
    6ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6baa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    6bac:	1ad3      	subs	r3, r2, r3
    6bae:	4a51      	ldr	r2, [pc, #324]	; (6cf4 <bt_le_sync+0x52c>)
    6bb0:	4293      	cmp	r3, r2
    6bb2:	d803      	bhi.n	6bbc <bt_le_sync+0x3f4>
			// jam finished
			|| (le_jam_count == 1)
    6bb4:	4b50      	ldr	r3, [pc, #320]	; (6cf8 <bt_le_sync+0x530>)
    6bb6:	681b      	ldr	r3, [r3, #0]
    6bb8:	2b01      	cmp	r3, #1
    6bba:	d137      	bne.n	6c2c <bt_le_sync+0x464>
			)
		{
			reset_le();
    6bbc:	f7ff fc2c 	bl	6418 <reset_le>
			le_jam_count = 0;
    6bc0:	4b4d      	ldr	r3, [pc, #308]	; (6cf8 <bt_le_sync+0x530>)
    6bc2:	2200      	movs	r2, #0
    6bc4:	601a      	str	r2, [r3, #0]
			TXLED_CLR;
    6bc6:	4b4d      	ldr	r3, [pc, #308]	; (6cfc <bt_le_sync+0x534>)
    6bc8:	f44f 7280 	mov.w	r2, #256	; 0x100
    6bcc:	601a      	str	r2, [r3, #0]

			if (jam_mode == JAM_ONCE) {
    6bce:	4b4c      	ldr	r3, [pc, #304]	; (6d00 <bt_le_sync+0x538>)
    6bd0:	781b      	ldrb	r3, [r3, #0]
    6bd2:	b2db      	uxtb	r3, r3
    6bd4:	2b01      	cmp	r3, #1
    6bd6:	d106      	bne.n	6be6 <bt_le_sync+0x41e>
				jam_mode = JAM_NONE;
    6bd8:	4b49      	ldr	r3, [pc, #292]	; (6d00 <bt_le_sync+0x538>)
    6bda:	2200      	movs	r2, #0
    6bdc:	701a      	strb	r2, [r3, #0]
				requested_mode = MODE_IDLE;
    6bde:	4b49      	ldr	r3, [pc, #292]	; (6d04 <bt_le_sync+0x53c>)
    6be0:	2200      	movs	r2, #0
    6be2:	701a      	strb	r2, [r3, #0]
				goto cleanup;
    6be4:	e066      	b.n	6cb4 <bt_le_sync+0x4ec>
			}

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
    6be6:	79fb      	ldrb	r3, [r7, #7]
    6be8:	2b0a      	cmp	r3, #10
    6bea:	d101      	bne.n	6bf0 <bt_le_sync+0x428>
				goto cleanup;
    6bec:	bf00      	nop
    6bee:	e061      	b.n	6cb4 <bt_le_sync+0x4ec>

			le.link_state = LINK_LISTENING;
    6bf0:	4b38      	ldr	r3, [pc, #224]	; (6cd4 <bt_le_sync+0x50c>)
    6bf2:	2201      	movs	r2, #1
    6bf4:	751a      	strb	r2, [r3, #20]

			cc2400_strobe(SRFOFF);
    6bf6:	2064      	movs	r0, #100	; 0x64
    6bf8:	f003 f900 	bl	9dfc <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    6bfc:	bf00      	nop
    6bfe:	f003 f8f3 	bl	9de8 <cc2400_status>
    6c02:	4603      	mov	r3, r0
    6c04:	f003 0304 	and.w	r3, r3, #4
    6c08:	2b00      	cmp	r3, #0
    6c0a:	d1f8      	bne.n	6bfe <bt_le_sync+0x436>

			/* Retune */
			channel = saved_request != 0 ? saved_request : 2402;
    6c0c:	4b3e      	ldr	r3, [pc, #248]	; (6d08 <bt_le_sync+0x540>)
    6c0e:	881b      	ldrh	r3, [r3, #0]
    6c10:	b29b      	uxth	r3, r3
    6c12:	2b00      	cmp	r3, #0
    6c14:	d003      	beq.n	6c1e <bt_le_sync+0x456>
    6c16:	4b3c      	ldr	r3, [pc, #240]	; (6d08 <bt_le_sync+0x540>)
    6c18:	881b      	ldrh	r3, [r3, #0]
    6c1a:	b29b      	uxth	r3, r3
    6c1c:	e001      	b.n	6c22 <bt_le_sync+0x45a>
    6c1e:	f640 1362 	movw	r3, #2402	; 0x962
    6c22:	4a3a      	ldr	r2, [pc, #232]	; (6d0c <bt_le_sync+0x544>)
    6c24:	8013      	strh	r3, [r2, #0]
			restart_jamming = 1;
    6c26:	4b3a      	ldr	r3, [pc, #232]	; (6d10 <bt_le_sync+0x548>)
    6c28:	2201      	movs	r2, #1
    6c2a:	601a      	str	r2, [r3, #0]
		}

		cc2400_set(SYNCL, le.syncl);
    6c2c:	4b29      	ldr	r3, [pc, #164]	; (6cd4 <bt_le_sync+0x50c>)
    6c2e:	88db      	ldrh	r3, [r3, #6]
    6c30:	202c      	movs	r0, #44	; 0x2c
    6c32:	4619      	mov	r1, r3
    6c34:	f003 f820 	bl	9c78 <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    6c38:	4b26      	ldr	r3, [pc, #152]	; (6cd4 <bt_le_sync+0x50c>)
    6c3a:	889b      	ldrh	r3, [r3, #4]
    6c3c:	202d      	movs	r0, #45	; 0x2d
    6c3e:	4619      	mov	r1, r3
    6c40:	f003 f81a 	bl	9c78 <cc2400_set>

		if (do_hop)
    6c44:	4b33      	ldr	r3, [pc, #204]	; (6d14 <bt_le_sync+0x54c>)
    6c46:	781b      	ldrb	r3, [r3, #0]
    6c48:	b2db      	uxtb	r3, r3
    6c4a:	2b00      	cmp	r3, #0
    6c4c:	d001      	beq.n	6c52 <bt_le_sync+0x48a>
			hop();
    6c4e:	f7ff fa05 	bl	605c <hop>

		//  you can jam but you keep turning off the light 
		if (le_jam_count > 0) {
    6c52:	4b29      	ldr	r3, [pc, #164]	; (6cf8 <bt_le_sync+0x530>)
    6c54:	681b      	ldr	r3, [r3, #0]
    6c56:	2b00      	cmp	r3, #0
    6c58:	dd07      	ble.n	6c6a <bt_le_sync+0x4a2>
			le_jam();
    6c5a:	f7ff f9b5 	bl	5fc8 <le_jam>
			--le_jam_count;
    6c5e:	4b26      	ldr	r3, [pc, #152]	; (6cf8 <bt_le_sync+0x530>)
    6c60:	681b      	ldr	r3, [r3, #0]
    6c62:	3b01      	subs	r3, #1
    6c64:	4a24      	ldr	r2, [pc, #144]	; (6cf8 <bt_le_sync+0x530>)
    6c66:	6013      	str	r3, [r2, #0]
    6c68:	e017      	b.n	6c9a <bt_le_sync+0x4d2>
		} else {
			/* RX mode */
			dma_init_le();
    6c6a:	f7fe fd41 	bl	56f0 <dma_init_le>
			dio_ssp_start();
    6c6e:	f7fe fea9 	bl	59c4 <dio_ssp_start>

			if (restart_jamming) {
    6c72:	4b27      	ldr	r3, [pc, #156]	; (6d10 <bt_le_sync+0x548>)
    6c74:	681b      	ldr	r3, [r3, #0]
    6c76:	2b00      	cmp	r3, #0
    6c78:	d00c      	beq.n	6c94 <bt_le_sync+0x4cc>
				cc2400_rx_sync(rbit(le.access_address));
    6c7a:	4b16      	ldr	r3, [pc, #88]	; (6cd4 <bt_le_sync+0x50c>)
    6c7c:	681b      	ldr	r3, [r3, #0]
    6c7e:	4618      	mov	r0, r3
    6c80:	f002 fe28 	bl	98d4 <rbit>
    6c84:	4603      	mov	r3, r0
    6c86:	4618      	mov	r0, r3
    6c88:	f7fe ffb0 	bl	5bec <cc2400_rx_sync>
				restart_jamming = 0;
    6c8c:	4b20      	ldr	r3, [pc, #128]	; (6d10 <bt_le_sync+0x548>)
    6c8e:	2200      	movs	r2, #0
    6c90:	601a      	str	r2, [r3, #0]
    6c92:	e002      	b.n	6c9a <bt_le_sync+0x4d2>
			} else {
				cc2400_strobe(SRX);
    6c94:	2062      	movs	r0, #98	; 0x62
    6c96:	f003 f8b1 	bl	9dfc <cc2400_strobe>
			}
		}

		rx_tc = 0;
    6c9a:	4b1f      	ldr	r3, [pc, #124]	; (6d18 <bt_le_sync+0x550>)
    6c9c:	2200      	movs	r2, #0
    6c9e:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6ca0:	4b1e      	ldr	r3, [pc, #120]	; (6d1c <bt_le_sync+0x554>)
    6ca2:	2200      	movs	r2, #0
    6ca4:	601a      	str	r2, [r3, #0]
	dma_init_le();
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address

	while (requested_mode == active_mode) {
    6ca6:	4b17      	ldr	r3, [pc, #92]	; (6d04 <bt_le_sync+0x53c>)
    6ca8:	781b      	ldrb	r3, [r3, #0]
    6caa:	b2db      	uxtb	r3, r3
    6cac:	79fa      	ldrb	r2, [r7, #7]
    6cae:	429a      	cmp	r2, r3
    6cb0:	f43f adb1 	beq.w	6816 <bt_le_sync+0x4e>
	}

cleanup:

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    6cb4:	4b1a      	ldr	r3, [pc, #104]	; (6d20 <bt_le_sync+0x558>)
    6cb6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6cba:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    6cbc:	f7fe ff16 	bl	5aec <cc2400_idle>
	dio_ssp_stop();
    6cc0:	f7fe feb0 	bl	5a24 <dio_ssp_stop>
	cs_trigger_disable();
    6cc4:	f7fd fdc6 	bl	4854 <cs_trigger_disable>
}
    6cc8:	376c      	adds	r7, #108	; 0x6c
    6cca:	46bd      	mov	sp, r7
    6ccc:	bd90      	pop	{r4, r7, pc}
    6cce:	bf00      	nop
    6cd0:	10001078 	.word	0x10001078
    6cd4:	10000458 	.word	0x10000458
    6cd8:	2009c038 	.word	0x2009c038
    6cdc:	1000099c 	.word	0x1000099c
    6ce0:	10000be4 	.word	0x10000be4
    6ce4:	40004008 	.word	0x40004008
    6ce8:	40030024 	.word	0x40030024
    6cec:	40030008 	.word	0x40030008
    6cf0:	4003000c 	.word	0x4003000c
    6cf4:	02faf080 	.word	0x02faf080
    6cf8:	10000994 	.word	0x10000994
    6cfc:	2009c03c 	.word	0x2009c03c
    6d00:	10000a40 	.word	0x10000a40
    6d04:	10000a3f 	.word	0x10000a3f
    6d08:	10000a46 	.word	0x10000a46
    6d0c:	1000049c 	.word	0x1000049c
    6d10:	10000a50 	.word	0x10000a50
    6d14:	1000097d 	.word	0x1000097d
    6d18:	10000b00 	.word	0x10000b00
    6d1c:	100010ac 	.word	0x100010ac
    6d20:	e000e180 	.word	0xe000e180

00006d24 <cb_follow_le>:



/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
    6d24:	b580      	push	{r7, lr}
    6d26:	b08c      	sub	sp, #48	; 0x30
    6d28:	af00      	add	r7, sp, #0
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    6d2a:	4b6c      	ldr	r3, [pc, #432]	; (6edc <cb_follow_le+0x1b8>)
    6d2c:	881b      	ldrh	r3, [r3, #0]
    6d2e:	b29b      	uxth	r3, r3
    6d30:	b2db      	uxtb	r3, r3
    6d32:	3b62      	subs	r3, #98	; 0x62
    6d34:	b2db      	uxtb	r3, r3
    6d36:	4618      	mov	r0, r3
    6d38:	f001 fbf6 	bl	8528 <btle_channel_index>
    6d3c:	4603      	mov	r3, r0
    6d3e:	461a      	mov	r2, r3
    6d40:	4b67      	ldr	r3, [pc, #412]	; (6ee0 <cb_follow_le+0x1bc>)
    6d42:	5c9b      	ldrb	r3, [r3, r2]
    6d44:	623b      	str	r3, [r7, #32]

	u32 access_address = 0;
    6d46:	2300      	movs	r3, #0
    6d48:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < 31; ++i) {
    6d4a:	2300      	movs	r3, #0
    6d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    6d4e:	e00e      	b.n	6d6e <cb_follow_le+0x4a>
		access_address >>= 1;
    6d50:	69fb      	ldr	r3, [r7, #28]
    6d52:	085b      	lsrs	r3, r3, #1
    6d54:	61fb      	str	r3, [r7, #28]
		access_address |= (unpacked[i] << 31);
    6d56:	4a63      	ldr	r2, [pc, #396]	; (6ee4 <cb_follow_le+0x1c0>)
    6d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6d5a:	4413      	add	r3, r2
    6d5c:	781b      	ldrb	r3, [r3, #0]
    6d5e:	07db      	lsls	r3, r3, #31
    6d60:	461a      	mov	r2, r3
    6d62:	69fb      	ldr	r3, [r7, #28]
    6d64:	4313      	orrs	r3, r2
    6d66:	61fb      	str	r3, [r7, #28]
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    6d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6d6a:	3301      	adds	r3, #1
    6d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    6d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6d70:	2b1e      	cmp	r3, #30
    6d72:	dded      	ble.n	6d50 <cb_follow_le+0x2c>
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    6d74:	231f      	movs	r3, #31
    6d76:	62fb      	str	r3, [r7, #44]	; 0x2c
    6d78:	e0a6      	b.n	6ec8 <cb_follow_le+0x1a4>
		access_address >>= 1;
    6d7a:	69fb      	ldr	r3, [r7, #28]
    6d7c:	085b      	lsrs	r3, r3, #1
    6d7e:	61fb      	str	r3, [r7, #28]
		access_address |= (unpacked[i] << 31);
    6d80:	4a58      	ldr	r2, [pc, #352]	; (6ee4 <cb_follow_le+0x1c0>)
    6d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6d84:	4413      	add	r3, r2
    6d86:	781b      	ldrb	r3, [r3, #0]
    6d88:	07db      	lsls	r3, r3, #31
    6d8a:	461a      	mov	r2, r3
    6d8c:	69fb      	ldr	r3, [r7, #28]
    6d8e:	4313      	orrs	r3, r2
    6d90:	61fb      	str	r3, [r7, #28]
		if (access_address == le.access_address) {
    6d92:	4b55      	ldr	r3, [pc, #340]	; (6ee8 <cb_follow_le+0x1c4>)
    6d94:	681a      	ldr	r2, [r3, #0]
    6d96:	69fb      	ldr	r3, [r7, #28]
    6d98:	429a      	cmp	r2, r3
    6d9a:	f040 8092 	bne.w	6ec2 <cb_follow_le+0x19e>
			for (j = 0; j < 46; ++j) {
    6d9e:	2300      	movs	r3, #0
    6da0:	62bb      	str	r3, [r7, #40]	; 0x28
    6da2:	e048      	b.n	6e36 <cb_follow_le+0x112>
				u8 byte = 0;
    6da4:	2300      	movs	r3, #0
    6da6:	76fb      	strb	r3, [r7, #27]
				for (k = 0; k < 8; k++) {
    6da8:	2300      	movs	r3, #0
    6daa:	627b      	str	r3, [r7, #36]	; 0x24
    6dac:	e037      	b.n	6e1e <cb_follow_le+0xfa>
					int offset = k + (j * 8) + i - 31;
    6dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6db0:	00da      	lsls	r2, r3, #3
    6db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6db4:	441a      	add	r2, r3
    6db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6db8:	4413      	add	r3, r2
    6dba:	3b1f      	subs	r3, #31
    6dbc:	613b      	str	r3, [r7, #16]
					if (offset >= DMA_SIZE*8*2) break;
    6dbe:	693b      	ldr	r3, [r7, #16]
    6dc0:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
    6dc4:	db00      	blt.n	6dc8 <cb_follow_le+0xa4>
    6dc6:	e02d      	b.n	6e24 <cb_follow_le+0x100>
					int bit = unpacked[offset];
    6dc8:	4a46      	ldr	r2, [pc, #280]	; (6ee4 <cb_follow_le+0x1c0>)
    6dca:	693b      	ldr	r3, [r7, #16]
    6dcc:	4413      	add	r3, r2
    6dce:	781b      	ldrb	r3, [r3, #0]
    6dd0:	617b      	str	r3, [r7, #20]
					if (j >= 4) { // unwhiten data bytes
    6dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6dd4:	2b03      	cmp	r3, #3
    6dd6:	dd16      	ble.n	6e06 <cb_follow_le+0xe2>
						bit ^= whitening[idx];
    6dd8:	4a44      	ldr	r2, [pc, #272]	; (6eec <cb_follow_le+0x1c8>)
    6dda:	6a3b      	ldr	r3, [r7, #32]
    6ddc:	4413      	add	r3, r2
    6dde:	781b      	ldrb	r3, [r3, #0]
    6de0:	461a      	mov	r2, r3
    6de2:	697b      	ldr	r3, [r7, #20]
    6de4:	4053      	eors	r3, r2
    6de6:	617b      	str	r3, [r7, #20]
						idx = (idx + 1) % sizeof(whitening);
    6de8:	6a3b      	ldr	r3, [r7, #32]
    6dea:	3301      	adds	r3, #1
    6dec:	4619      	mov	r1, r3
    6dee:	4b40      	ldr	r3, [pc, #256]	; (6ef0 <cb_follow_le+0x1cc>)
    6df0:	fba1 2303 	umull	r2, r3, r1, r3
    6df4:	1ac8      	subs	r0, r1, r3
    6df6:	0840      	lsrs	r0, r0, #1
    6df8:	4403      	add	r3, r0
    6dfa:	099a      	lsrs	r2, r3, #6
    6dfc:	4613      	mov	r3, r2
    6dfe:	01db      	lsls	r3, r3, #7
    6e00:	1a9b      	subs	r3, r3, r2
    6e02:	1aca      	subs	r2, r1, r3
    6e04:	623a      	str	r2, [r7, #32]
					}
					byte |= bit << k;
    6e06:	697a      	ldr	r2, [r7, #20]
    6e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6e0a:	fa02 f303 	lsl.w	r3, r2, r3
    6e0e:	b2da      	uxtb	r2, r3
    6e10:	7efb      	ldrb	r3, [r7, #27]
    6e12:	4313      	orrs	r3, r2
    6e14:	b2db      	uxtb	r3, r3
    6e16:	76fb      	strb	r3, [r7, #27]
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    6e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6e1a:	3301      	adds	r3, #1
    6e1c:	627b      	str	r3, [r7, #36]	; 0x24
    6e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6e20:	2b07      	cmp	r3, #7
    6e22:	ddc4      	ble.n	6dae <cb_follow_le+0x8a>
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
				}
				idle_rxbuf[j] = byte;
    6e24:	4b33      	ldr	r3, [pc, #204]	; (6ef4 <cb_follow_le+0x1d0>)
    6e26:	681a      	ldr	r2, [r3, #0]
    6e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6e2a:	4413      	add	r3, r2
    6e2c:	7efa      	ldrb	r2, [r7, #27]
    6e2e:	701a      	strb	r2, [r3, #0]

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
    6e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6e32:	3301      	adds	r3, #1
    6e34:	62bb      	str	r3, [r7, #40]	; 0x28
    6e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6e38:	2b2d      	cmp	r3, #45	; 0x2d
    6e3a:	ddb3      	ble.n	6da4 <cb_follow_le+0x80>
				}
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
    6e3c:	4b2a      	ldr	r3, [pc, #168]	; (6ee8 <cb_follow_le+0x1c4>)
    6e3e:	691b      	ldr	r3, [r3, #16]
    6e40:	2b00      	cmp	r3, #0
    6e42:	d02e      	beq.n	6ea2 <cb_follow_le+0x17e>
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    6e44:	4b2b      	ldr	r3, [pc, #172]	; (6ef4 <cb_follow_le+0x1d0>)
    6e46:	681b      	ldr	r3, [r3, #0]
    6e48:	3305      	adds	r3, #5
    6e4a:	781b      	ldrb	r3, [r3, #0]
    6e4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6e50:	3302      	adds	r3, #2
    6e52:	60fb      	str	r3, [r7, #12]
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, idle_rxbuf + 4, len);
    6e54:	4b24      	ldr	r3, [pc, #144]	; (6ee8 <cb_follow_le+0x1c4>)
    6e56:	68da      	ldr	r2, [r3, #12]
    6e58:	4b26      	ldr	r3, [pc, #152]	; (6ef4 <cb_follow_le+0x1d0>)
    6e5a:	681b      	ldr	r3, [r3, #0]
    6e5c:	3304      	adds	r3, #4
    6e5e:	4610      	mov	r0, r2
    6e60:	4619      	mov	r1, r3
    6e62:	68fa      	ldr	r2, [r7, #12]
    6e64:	f001 fc64 	bl	8730 <btle_crcgen_lut>
    6e68:	60b8      	str	r0, [r7, #8]
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    6e6a:	4b22      	ldr	r3, [pc, #136]	; (6ef4 <cb_follow_le+0x1d0>)
    6e6c:	681a      	ldr	r2, [r3, #0]
    6e6e:	68fb      	ldr	r3, [r7, #12]
    6e70:	3306      	adds	r3, #6
    6e72:	4413      	add	r3, r2
    6e74:	781b      	ldrb	r3, [r3, #0]
    6e76:	041a      	lsls	r2, r3, #16
							 | (idle_rxbuf[4+len+1] << 8)
    6e78:	4b1e      	ldr	r3, [pc, #120]	; (6ef4 <cb_follow_le+0x1d0>)
    6e7a:	6819      	ldr	r1, [r3, #0]
    6e7c:	68fb      	ldr	r3, [r7, #12]
    6e7e:	3305      	adds	r3, #5
    6e80:	440b      	add	r3, r1
    6e82:	781b      	ldrb	r3, [r3, #0]
    6e84:	021b      	lsls	r3, r3, #8
    6e86:	4313      	orrs	r3, r2
							 |  idle_rxbuf[4+len+0];
    6e88:	4a1a      	ldr	r2, [pc, #104]	; (6ef4 <cb_follow_le+0x1d0>)
    6e8a:	6812      	ldr	r2, [r2, #0]
    6e8c:	68f9      	ldr	r1, [r7, #12]
    6e8e:	3104      	adds	r1, #4
    6e90:	440a      	add	r2, r1
    6e92:	7812      	ldrb	r2, [r2, #0]
    6e94:	4313      	orrs	r3, r2

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, idle_rxbuf + 4, len);
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    6e96:	607b      	str	r3, [r7, #4]
							 | (idle_rxbuf[4+len+1] << 8)
							 |  idle_rxbuf[4+len+0];
				if (calc_crc != wire_crc) // skip packets with a bad CRC
    6e98:	68ba      	ldr	r2, [r7, #8]
    6e9a:	687b      	ldr	r3, [r7, #4]
    6e9c:	429a      	cmp	r2, r3
    6e9e:	d000      	beq.n	6ea2 <cb_follow_le+0x17e>
					break;
    6ea0:	e017      	b.n	6ed2 <cb_follow_le+0x1ae>
			}

			// send to PC
			enqueue(LE_PACKET, idle_rxbuf);
    6ea2:	4b14      	ldr	r3, [pc, #80]	; (6ef4 <cb_follow_le+0x1d0>)
    6ea4:	681b      	ldr	r3, [r3, #0]
    6ea6:	2001      	movs	r0, #1
    6ea8:	4619      	mov	r1, r3
    6eaa:	f7fd fb0d 	bl	44c8 <enqueue>
			RXLED_SET;
    6eae:	4b12      	ldr	r3, [pc, #72]	; (6ef8 <cb_follow_le+0x1d4>)
    6eb0:	2210      	movs	r2, #16
    6eb2:	601a      	str	r2, [r3, #0]

			packet_cb(idle_rxbuf);
    6eb4:	4b11      	ldr	r3, [pc, #68]	; (6efc <cb_follow_le+0x1d8>)
    6eb6:	681b      	ldr	r3, [r3, #0]
    6eb8:	4a0e      	ldr	r2, [pc, #56]	; (6ef4 <cb_follow_le+0x1d0>)
    6eba:	6812      	ldr	r2, [r2, #0]
    6ebc:	4610      	mov	r0, r2
    6ebe:	4798      	blx	r3

			break;
    6ec0:	e007      	b.n	6ed2 <cb_follow_le+0x1ae>
	for (i = 0; i < 31; ++i) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    6ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6ec4:	3301      	adds	r3, #1
    6ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
    6ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6eca:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
    6ece:	f6ff af54 	blt.w	6d7a <cb_follow_le+0x56>

			break;
		}
	}

	return 1;
    6ed2:	2301      	movs	r3, #1
}
    6ed4:	4618      	mov	r0, r3
    6ed6:	3730      	adds	r7, #48	; 0x30
    6ed8:	46bd      	mov	sp, r7
    6eda:	bd80      	pop	{r7, pc}
    6edc:	1000049c 	.word	0x1000049c
    6ee0:	0000b248 	.word	0x0000b248
    6ee4:	10000d00 	.word	0x10000d00
    6ee8:	10000458 	.word	0x10000458
    6eec:	0000b1c8 	.word	0x0000b1c8
    6ef0:	02040811 	.word	0x02040811
    6ef4:	10000454 	.word	0x10000454
    6ef8:	2009c038 	.word	0x2009c038
    6efc:	1000099c 	.word	0x1000099c

00006f00 <connection_follow_cb>:

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    6f00:	b580      	push	{r7, lr}
    6f02:	b08a      	sub	sp, #40	; 0x28
    6f04:	af00      	add	r7, sp, #0
    6f06:	6078      	str	r0, [r7, #4]
	int i;
	u32 aa = 0;
    6f08:	2300      	movs	r3, #0
    6f0a:	623b      	str	r3, [r7, #32]
#define ADV_ADDRESS_IDX 0
#define HEADER_IDX 4
#define DATA_LEN_IDX 5
#define DATA_START_IDX 6

	u8 *adv_addr = &packet[ADV_ADDRESS_IDX];
    6f0c:	687b      	ldr	r3, [r7, #4]
    6f0e:	61fb      	str	r3, [r7, #28]
	u8 header = packet[HEADER_IDX];
    6f10:	687b      	ldr	r3, [r7, #4]
    6f12:	791b      	ldrb	r3, [r3, #4]
    6f14:	76fb      	strb	r3, [r7, #27]
	u8 *data_len = &packet[DATA_LEN_IDX];
    6f16:	687b      	ldr	r3, [r7, #4]
    6f18:	3305      	adds	r3, #5
    6f1a:	617b      	str	r3, [r7, #20]
	u8 *data = &packet[DATA_START_IDX];
    6f1c:	687b      	ldr	r3, [r7, #4]
    6f1e:	3306      	adds	r3, #6
    6f20:	613b      	str	r3, [r7, #16]
	u8 *crc = &packet[DATA_START_IDX + *data_len];
    6f22:	697b      	ldr	r3, [r7, #20]
    6f24:	781b      	ldrb	r3, [r3, #0]
    6f26:	3306      	adds	r3, #6
    6f28:	461a      	mov	r2, r3
    6f2a:	687b      	ldr	r3, [r7, #4]
    6f2c:	4413      	add	r3, r2
    6f2e:	60fb      	str	r3, [r7, #12]

	if (le.link_state == LINK_CONN_PENDING) {
    6f30:	4b8b      	ldr	r3, [pc, #556]	; (7160 <connection_follow_cb+0x260>)
    6f32:	7d1b      	ldrb	r3, [r3, #20]
    6f34:	2b02      	cmp	r3, #2
    6f36:	d11c      	bne.n	6f72 <connection_follow_cb+0x72>
		// We received a packet in the connection pending state, so now the device *should* be connected
		le.link_state = LINK_CONNECTED;
    6f38:	4b89      	ldr	r3, [pc, #548]	; (7160 <connection_follow_cb+0x260>)
    6f3a:	2203      	movs	r2, #3
    6f3c:	751a      	strb	r2, [r3, #20]
		le.conn_epoch = clkn;
    6f3e:	4b89      	ldr	r3, [pc, #548]	; (7164 <connection_follow_cb+0x264>)
    6f40:	681b      	ldr	r3, [r3, #0]
    6f42:	4a87      	ldr	r2, [pc, #540]	; (7160 <connection_follow_cb+0x260>)
    6f44:	6193      	str	r3, [r2, #24]
		le.interval_timer = le.conn_interval - 1;
    6f46:	4b86      	ldr	r3, [pc, #536]	; (7160 <connection_follow_cb+0x260>)
    6f48:	8bdb      	ldrh	r3, [r3, #30]
    6f4a:	3b01      	subs	r3, #1
    6f4c:	b29a      	uxth	r2, r3
    6f4e:	4b84      	ldr	r3, [pc, #528]	; (7160 <connection_follow_cb+0x260>)
    6f50:	839a      	strh	r2, [r3, #28]
		le.conn_count = 0;
    6f52:	4b83      	ldr	r3, [pc, #524]	; (7160 <connection_follow_cb+0x260>)
    6f54:	2200      	movs	r2, #0
    6f56:	841a      	strh	r2, [r3, #32]
		le.update_pending = 0;
    6f58:	4b81      	ldr	r3, [pc, #516]	; (7160 <connection_follow_cb+0x260>)
    6f5a:	2200      	movs	r2, #0
    6f5c:	629a      	str	r2, [r3, #40]	; 0x28

		// hue hue hue
		if (jam_mode != JAM_NONE)
    6f5e:	4b82      	ldr	r3, [pc, #520]	; (7168 <connection_follow_cb+0x268>)
    6f60:	781b      	ldrb	r3, [r3, #0]
    6f62:	b2db      	uxtb	r3, r3
    6f64:	2b00      	cmp	r3, #0
    6f66:	f000 80f7 	beq.w	7158 <connection_follow_cb+0x258>
			le_jam_count = JAM_COUNT_DEFAULT;
    6f6a:	4b80      	ldr	r3, [pc, #512]	; (716c <connection_follow_cb+0x26c>)
    6f6c:	2228      	movs	r2, #40	; 0x28
    6f6e:	601a      	str	r2, [r3, #0]
    6f70:	e0f2      	b.n	7158 <connection_follow_cb+0x258>

	} else if (le.link_state == LINK_CONNECTED) {
    6f72:	4b7b      	ldr	r3, [pc, #492]	; (7160 <connection_follow_cb+0x260>)
    6f74:	7d1b      	ldrb	r3, [r3, #20]
    6f76:	2b03      	cmp	r3, #3
    6f78:	d16f      	bne.n	705a <connection_follow_cb+0x15a>
		u8 llid =  header & 0x03;
    6f7a:	7efb      	ldrb	r3, [r7, #27]
    6f7c:	f003 0303 	and.w	r3, r3, #3
    6f80:	72fb      	strb	r3, [r7, #11]

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    6f82:	4b77      	ldr	r3, [pc, #476]	; (7160 <connection_follow_cb+0x260>)
    6f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6f86:	2b00      	cmp	r3, #0
    6f88:	d021      	beq.n	6fce <connection_follow_cb+0xce>
    6f8a:	4b75      	ldr	r3, [pc, #468]	; (7160 <connection_follow_cb+0x260>)
    6f8c:	8c1b      	ldrh	r3, [r3, #32]
    6f8e:	b29a      	uxth	r2, r3
    6f90:	4b73      	ldr	r3, [pc, #460]	; (7160 <connection_follow_cb+0x260>)
    6f92:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    6f94:	429a      	cmp	r2, r3
    6f96:	d11a      	bne.n	6fce <connection_follow_cb+0xce>
			// This is the first packet received in the connection interval for which the new parameters apply
			le.conn_epoch = clkn;
    6f98:	4b72      	ldr	r3, [pc, #456]	; (7164 <connection_follow_cb+0x264>)
    6f9a:	681b      	ldr	r3, [r3, #0]
    6f9c:	4a70      	ldr	r2, [pc, #448]	; (7160 <connection_follow_cb+0x260>)
    6f9e:	6193      	str	r3, [r2, #24]
			le.conn_interval = le.interval_update;
    6fa0:	4b6f      	ldr	r3, [pc, #444]	; (7160 <connection_follow_cb+0x260>)
    6fa2:	8dda      	ldrh	r2, [r3, #46]	; 0x2e
    6fa4:	4b6e      	ldr	r3, [pc, #440]	; (7160 <connection_follow_cb+0x260>)
    6fa6:	83da      	strh	r2, [r3, #30]
			le.interval_timer = le.interval_update - 1;
    6fa8:	4b6d      	ldr	r3, [pc, #436]	; (7160 <connection_follow_cb+0x260>)
    6faa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6fac:	3b01      	subs	r3, #1
    6fae:	b29a      	uxth	r2, r3
    6fb0:	4b6b      	ldr	r3, [pc, #428]	; (7160 <connection_follow_cb+0x260>)
    6fb2:	839a      	strh	r2, [r3, #28]
			le.win_size = le.win_size_update;
    6fb4:	4b6a      	ldr	r3, [pc, #424]	; (7160 <connection_follow_cb+0x260>)
    6fb6:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
    6fba:	4b69      	ldr	r3, [pc, #420]	; (7160 <connection_follow_cb+0x260>)
    6fbc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			le.win_offset = le.win_offset_update;
    6fc0:	4b67      	ldr	r3, [pc, #412]	; (7160 <connection_follow_cb+0x260>)
    6fc2:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
    6fc4:	4b66      	ldr	r3, [pc, #408]	; (7160 <connection_follow_cb+0x260>)
    6fc6:	849a      	strh	r2, [r3, #36]	; 0x24
			le.update_pending = 0;
    6fc8:	4b65      	ldr	r3, [pc, #404]	; (7160 <connection_follow_cb+0x260>)
    6fca:	2200      	movs	r2, #0
    6fcc:	629a      	str	r2, [r3, #40]	; 0x28
		}

		if (llid == 0x03 && data[0] == 0x00) {
    6fce:	7afb      	ldrb	r3, [r7, #11]
    6fd0:	2b03      	cmp	r3, #3
    6fd2:	d141      	bne.n	7058 <connection_follow_cb+0x158>
    6fd4:	693b      	ldr	r3, [r7, #16]
    6fd6:	781b      	ldrb	r3, [r3, #0]
    6fd8:	2b00      	cmp	r3, #0
    6fda:	d13d      	bne.n	7058 <connection_follow_cb+0x158>
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
    6fdc:	687b      	ldr	r3, [r7, #4]
    6fde:	79da      	ldrb	r2, [r3, #7]
    6fe0:	4b5f      	ldr	r3, [pc, #380]	; (7160 <connection_follow_cb+0x260>)
    6fe2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
    6fe6:	687b      	ldr	r3, [r7, #4]
    6fe8:	3308      	adds	r3, #8
    6fea:	781b      	ldrb	r3, [r3, #0]
    6fec:	b29a      	uxth	r2, r3
    6fee:	687b      	ldr	r3, [r7, #4]
    6ff0:	3309      	adds	r3, #9
    6ff2:	781b      	ldrb	r3, [r3, #0]
    6ff4:	b29b      	uxth	r3, r3
    6ff6:	021b      	lsls	r3, r3, #8
    6ff8:	b29b      	uxth	r3, r3
    6ffa:	4413      	add	r3, r2
    6ffc:	b29a      	uxth	r2, r3
    6ffe:	4b58      	ldr	r3, [pc, #352]	; (7160 <connection_follow_cb+0x260>)
    7000:	865a      	strh	r2, [r3, #50]	; 0x32
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
    7002:	687b      	ldr	r3, [r7, #4]
    7004:	330a      	adds	r3, #10
    7006:	781b      	ldrb	r3, [r3, #0]
    7008:	b29a      	uxth	r2, r3
    700a:	687b      	ldr	r3, [r7, #4]
    700c:	330b      	adds	r3, #11
    700e:	781b      	ldrb	r3, [r3, #0]
    7010:	b29b      	uxth	r3, r3
    7012:	021b      	lsls	r3, r3, #8
    7014:	b29b      	uxth	r3, r3
    7016:	4413      	add	r3, r2
    7018:	b29a      	uxth	r2, r3
    701a:	4b51      	ldr	r3, [pc, #324]	; (7160 <connection_follow_cb+0x260>)
    701c:	85da      	strh	r2, [r3, #46]	; 0x2e
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    701e:	687b      	ldr	r3, [r7, #4]
    7020:	3310      	adds	r3, #16
    7022:	781b      	ldrb	r3, [r3, #0]
    7024:	b29a      	uxth	r2, r3
    7026:	687b      	ldr	r3, [r7, #4]
    7028:	3311      	adds	r3, #17
    702a:	781b      	ldrb	r3, [r3, #0]
    702c:	b29b      	uxth	r3, r3
    702e:	021b      	lsls	r3, r3, #8
    7030:	b29b      	uxth	r3, r3
    7032:	4413      	add	r3, r2
    7034:	b29a      	uxth	r2, r3
    7036:	4b4a      	ldr	r3, [pc, #296]	; (7160 <connection_follow_cb+0x260>)
    7038:	859a      	strh	r2, [r3, #44]	; 0x2c
			if (le.update_instant - le.conn_count < 32767)
    703a:	4b49      	ldr	r3, [pc, #292]	; (7160 <connection_follow_cb+0x260>)
    703c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    703e:	461a      	mov	r2, r3
    7040:	4b47      	ldr	r3, [pc, #284]	; (7160 <connection_follow_cb+0x260>)
    7042:	8c1b      	ldrh	r3, [r3, #32]
    7044:	b29b      	uxth	r3, r3
    7046:	1ad3      	subs	r3, r2, r3
    7048:	f647 72fe 	movw	r2, #32766	; 0x7ffe
    704c:	4293      	cmp	r3, r2
    704e:	dc03      	bgt.n	7058 <connection_follow_cb+0x158>
				le.update_pending = 1;
    7050:	4b43      	ldr	r3, [pc, #268]	; (7160 <connection_follow_cb+0x260>)
    7052:	2201      	movs	r2, #1
    7054:	629a      	str	r2, [r3, #40]	; 0x28
    7056:	e07f      	b.n	7158 <connection_follow_cb+0x258>
    7058:	e07e      	b.n	7158 <connection_follow_cb+0x258>
		}

	} else if (le.link_state == LINK_LISTENING) {
    705a:	4b41      	ldr	r3, [pc, #260]	; (7160 <connection_follow_cb+0x260>)
    705c:	7d1b      	ldrb	r3, [r3, #20]
    705e:	2b01      	cmp	r3, #1
    7060:	d17a      	bne.n	7158 <connection_follow_cb+0x258>
		u8 pkt_type = packet[4] & 0x0F;
    7062:	687b      	ldr	r3, [r7, #4]
    7064:	3304      	adds	r3, #4
    7066:	781b      	ldrb	r3, [r3, #0]
    7068:	f003 030f 	and.w	r3, r3, #15
    706c:	72bb      	strb	r3, [r7, #10]
		if (pkt_type == 0x05) {
    706e:	7abb      	ldrb	r3, [r7, #10]
    7070:	2b05      	cmp	r3, #5
    7072:	d171      	bne.n	7158 <connection_follow_cb+0x258>
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    7074:	4b3a      	ldr	r3, [pc, #232]	; (7160 <connection_follow_cb+0x260>)
    7076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    7078:	2b00      	cmp	r3, #0
    707a:	d014      	beq.n	70a6 <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    707c:	687b      	ldr	r3, [r7, #4]
    707e:	3306      	adds	r3, #6
    7080:	483b      	ldr	r0, [pc, #236]	; (7170 <connection_follow_cb+0x270>)
    7082:	4619      	mov	r1, r3
    7084:	2206      	movs	r2, #6
    7086:	f003 ffaf 	bl	afe8 <memcmp>
    708a:	4603      	mov	r3, r0
	} else if (le.link_state == LINK_LISTENING) {
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    708c:	2b00      	cmp	r3, #0
    708e:	d00a      	beq.n	70a6 <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
			    memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
    7090:	687b      	ldr	r3, [r7, #4]
    7092:	330c      	adds	r3, #12
    7094:	4836      	ldr	r0, [pc, #216]	; (7170 <connection_follow_cb+0x270>)
    7096:	4619      	mov	r1, r3
    7098:	2206      	movs	r2, #6
    709a:	f003 ffa5 	bl	afe8 <memcmp>
    709e:	4603      	mov	r3, r0
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    70a0:	2b00      	cmp	r3, #0
    70a2:	d000      	beq.n	70a6 <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
    70a4:	e058      	b.n	7158 <connection_follow_cb+0x258>
			}

			le.link_state = LINK_CONN_PENDING;
    70a6:	4b2e      	ldr	r3, [pc, #184]	; (7160 <connection_follow_cb+0x260>)
    70a8:	2202      	movs	r2, #2
    70aa:	751a      	strb	r2, [r3, #20]
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    70ac:	4b2c      	ldr	r3, [pc, #176]	; (7160 <connection_follow_cb+0x260>)
    70ae:	2200      	movs	r2, #0
    70b0:	611a      	str	r2, [r3, #16]

			for (i = 0; i < 4; ++i)
    70b2:	2300      	movs	r3, #0
    70b4:	627b      	str	r3, [r7, #36]	; 0x24
    70b6:	e011      	b.n	70dc <connection_follow_cb+0x1dc>
				aa |= packet[18+i] << (i*8);
    70b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    70ba:	3312      	adds	r3, #18
    70bc:	461a      	mov	r2, r3
    70be:	687b      	ldr	r3, [r7, #4]
    70c0:	4413      	add	r3, r2
    70c2:	781b      	ldrb	r3, [r3, #0]
    70c4:	461a      	mov	r2, r3
    70c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    70c8:	00db      	lsls	r3, r3, #3
    70ca:	fa02 f303 	lsl.w	r3, r2, r3
    70ce:	461a      	mov	r2, r3
    70d0:	6a3b      	ldr	r3, [r7, #32]
    70d2:	4313      	orrs	r3, r2
    70d4:	623b      	str	r3, [r7, #32]
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    70d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    70d8:	3301      	adds	r3, #1
    70da:	627b      	str	r3, [r7, #36]	; 0x24
    70dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    70de:	2b03      	cmp	r3, #3
    70e0:	ddea      	ble.n	70b8 <connection_follow_cb+0x1b8>
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);
    70e2:	6a38      	ldr	r0, [r7, #32]
    70e4:	f7ff f97e 	bl	63e4 <le_set_access_address>

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    70e8:	687b      	ldr	r3, [r7, #4]
    70ea:	3318      	adds	r3, #24
    70ec:	781b      	ldrb	r3, [r3, #0]
    70ee:	041a      	lsls	r2, r3, #16
						| (packet[CRC_INIT+1] << 8)
    70f0:	687b      	ldr	r3, [r7, #4]
    70f2:	3317      	adds	r3, #23
    70f4:	781b      	ldrb	r3, [r3, #0]
    70f6:	021b      	lsls	r3, r3, #8
    70f8:	4313      	orrs	r3, r2
						|  packet[CRC_INIT+0];
    70fa:	687a      	ldr	r2, [r7, #4]
    70fc:	3216      	adds	r2, #22
    70fe:	7812      	ldrb	r2, [r2, #0]
    7100:	4313      	orrs	r3, r2
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    7102:	461a      	mov	r2, r3
    7104:	4b16      	ldr	r3, [pc, #88]	; (7160 <connection_follow_cb+0x260>)
    7106:	609a      	str	r2, [r3, #8]
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    7108:	4b15      	ldr	r3, [pc, #84]	; (7160 <connection_follow_cb+0x260>)
    710a:	689b      	ldr	r3, [r3, #8]
    710c:	4618      	mov	r0, r3
    710e:	f002 fbe1 	bl	98d4 <rbit>
    7112:	4602      	mov	r2, r0
    7114:	4b12      	ldr	r3, [pc, #72]	; (7160 <connection_follow_cb+0x260>)
    7116:	60da      	str	r2, [r3, #12]

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    7118:	687b      	ldr	r3, [r7, #4]
    711a:	7e5a      	ldrb	r2, [r3, #25]
    711c:	4b10      	ldr	r3, [pc, #64]	; (7160 <connection_follow_cb+0x260>)
    711e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

#define WIN_OFFSET (2+4+6+6+4+3+1)
			le.win_offset = packet[WIN_OFFSET];
    7122:	687b      	ldr	r3, [r7, #4]
    7124:	331a      	adds	r3, #26
    7126:	781b      	ldrb	r3, [r3, #0]
    7128:	b29a      	uxth	r2, r3
    712a:	4b0d      	ldr	r3, [pc, #52]	; (7160 <connection_follow_cb+0x260>)
    712c:	849a      	strh	r2, [r3, #36]	; 0x24

#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = packet[CONN_INTERVAL];
    712e:	687b      	ldr	r3, [r7, #4]
    7130:	331c      	adds	r3, #28
    7132:	781b      	ldrb	r3, [r3, #0]
    7134:	b29a      	uxth	r2, r3
    7136:	4b0a      	ldr	r3, [pc, #40]	; (7160 <connection_follow_cb+0x260>)
    7138:	83da      	strh	r2, [r3, #30]

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    713a:	687b      	ldr	r3, [r7, #4]
    713c:	3327      	adds	r3, #39	; 0x27
    713e:	781b      	ldrb	r3, [r3, #0]
    7140:	f003 031f 	and.w	r3, r3, #31
    7144:	b2da      	uxtb	r2, r3
    7146:	4b06      	ldr	r3, [pc, #24]	; (7160 <connection_follow_cb+0x260>)
    7148:	759a      	strb	r2, [r3, #22]
			le.channel_idx = le.channel_increment;
    714a:	4b05      	ldr	r3, [pc, #20]	; (7160 <connection_follow_cb+0x260>)
    714c:	7d9a      	ldrb	r2, [r3, #22]
    714e:	4b04      	ldr	r3, [pc, #16]	; (7160 <connection_follow_cb+0x260>)
    7150:	755a      	strb	r2, [r3, #21]

			// Hop to the initial channel immediately
			do_hop = 1;
    7152:	4b08      	ldr	r3, [pc, #32]	; (7174 <connection_follow_cb+0x274>)
    7154:	2201      	movs	r2, #1
    7156:	701a      	strb	r2, [r3, #0]
		}
	}
}
    7158:	3728      	adds	r7, #40	; 0x28
    715a:	46bd      	mov	sp, r7
    715c:	bd80      	pop	{r7, pc}
    715e:	bf00      	nop
    7160:	10000458 	.word	0x10000458
    7164:	10000be4 	.word	0x10000be4
    7168:	10000a40 	.word	0x10000a40
    716c:	10000994 	.word	0x10000994
    7170:	1000048c 	.word	0x1000048c
    7174:	1000097d 	.word	0x1000097d

00007178 <bt_follow_le>:

void bt_follow_le() {
    7178:	b580      	push	{r7, lr}
    717a:	af00      	add	r7, sp, #0
	reset_le();
    717c:	f7ff f94c 	bl	6418 <reset_le>
	packet_cb = connection_follow_cb;
    7180:	4b04      	ldr	r3, [pc, #16]	; (7194 <bt_follow_le+0x1c>)
    7182:	4a05      	ldr	r2, [pc, #20]	; (7198 <bt_follow_le+0x20>)
    7184:	601a      	str	r2, [r3, #0]
	bt_le_sync(MODE_BT_FOLLOW_LE);
    7186:	2009      	movs	r0, #9
    7188:	f7ff fb1e 	bl	67c8 <bt_le_sync>
	data_cb = cb_follow_le;
	packet_cb = connection_follow_cb;
	bt_generic_le(MODE_BT_FOLLOW_LE);
	*/

	mode = MODE_IDLE;
    718c:	4b03      	ldr	r3, [pc, #12]	; (719c <bt_follow_le+0x24>)
    718e:	2200      	movs	r2, #0
    7190:	701a      	strb	r2, [r3, #0]
}
    7192:	bd80      	pop	{r7, pc}
    7194:	1000099c 	.word	0x1000099c
    7198:	00006f01 	.word	0x00006f01
    719c:	10000a3e 	.word	0x10000a3e

000071a0 <le_promisc_state>:

// issue state change message
void le_promisc_state(u8 type, void *data, unsigned len) {
    71a0:	b580      	push	{r7, lr}
    71a2:	b092      	sub	sp, #72	; 0x48
    71a4:	af00      	add	r7, sp, #0
    71a6:	4603      	mov	r3, r0
    71a8:	60b9      	str	r1, [r7, #8]
    71aa:	607a      	str	r2, [r7, #4]
    71ac:	73fb      	strb	r3, [r7, #15]
	u8 buf[50] = { 0, };
    71ae:	f107 0314 	add.w	r3, r7, #20
    71b2:	2200      	movs	r2, #0
    71b4:	601a      	str	r2, [r3, #0]
    71b6:	3304      	adds	r3, #4
    71b8:	2200      	movs	r2, #0
    71ba:	601a      	str	r2, [r3, #0]
    71bc:	3304      	adds	r3, #4
    71be:	2200      	movs	r2, #0
    71c0:	601a      	str	r2, [r3, #0]
    71c2:	3304      	adds	r3, #4
    71c4:	2200      	movs	r2, #0
    71c6:	601a      	str	r2, [r3, #0]
    71c8:	3304      	adds	r3, #4
    71ca:	2200      	movs	r2, #0
    71cc:	601a      	str	r2, [r3, #0]
    71ce:	3304      	adds	r3, #4
    71d0:	2200      	movs	r2, #0
    71d2:	601a      	str	r2, [r3, #0]
    71d4:	3304      	adds	r3, #4
    71d6:	2200      	movs	r2, #0
    71d8:	601a      	str	r2, [r3, #0]
    71da:	3304      	adds	r3, #4
    71dc:	2200      	movs	r2, #0
    71de:	601a      	str	r2, [r3, #0]
    71e0:	3304      	adds	r3, #4
    71e2:	2200      	movs	r2, #0
    71e4:	601a      	str	r2, [r3, #0]
    71e6:	3304      	adds	r3, #4
    71e8:	2200      	movs	r2, #0
    71ea:	601a      	str	r2, [r3, #0]
    71ec:	3304      	adds	r3, #4
    71ee:	2200      	movs	r2, #0
    71f0:	601a      	str	r2, [r3, #0]
    71f2:	3304      	adds	r3, #4
    71f4:	2200      	movs	r2, #0
    71f6:	601a      	str	r2, [r3, #0]
    71f8:	3304      	adds	r3, #4
    71fa:	2200      	movs	r2, #0
    71fc:	801a      	strh	r2, [r3, #0]
    71fe:	3302      	adds	r3, #2
	if (len > 49)
    7200:	687b      	ldr	r3, [r7, #4]
    7202:	2b31      	cmp	r3, #49	; 0x31
    7204:	d901      	bls.n	720a <le_promisc_state+0x6a>
		len = 49;
    7206:	2331      	movs	r3, #49	; 0x31
    7208:	607b      	str	r3, [r7, #4]

	buf[0] = type;
    720a:	7bfb      	ldrb	r3, [r7, #15]
    720c:	753b      	strb	r3, [r7, #20]
	memcpy(&buf[1], data, len);
    720e:	f107 0314 	add.w	r3, r7, #20
    7212:	3301      	adds	r3, #1
    7214:	4618      	mov	r0, r3
    7216:	68b9      	ldr	r1, [r7, #8]
    7218:	687a      	ldr	r2, [r7, #4]
    721a:	f003 ff17 	bl	b04c <memcpy>
	enqueue(LE_PROMISC, buf);
    721e:	f107 0314 	add.w	r3, r7, #20
    7222:	2005      	movs	r0, #5
    7224:	4619      	mov	r1, r3
    7226:	f7fd f94f 	bl	44c8 <enqueue>
}
    722a:	3748      	adds	r7, #72	; 0x48
    722c:	46bd      	mov	sp, r7
    722e:	bd80      	pop	{r7, pc}

00007230 <promisc_recover_hop_increment>:

// divide, rounding to the nearest integer: round up at 0.5.
#define DIVIDE_ROUND(N, D) ((N) + (D)/2) / (D)

void promisc_recover_hop_increment(u8 *packet) {
    7230:	b580      	push	{r7, lr}
    7232:	b084      	sub	sp, #16
    7234:	af00      	add	r7, sp, #0
    7236:	6078      	str	r0, [r7, #4]
	static u32 first_ts = 0;
	if (channel == 2404) {
    7238:	4b55      	ldr	r3, [pc, #340]	; (7390 <promisc_recover_hop_increment+0x160>)
    723a:	881b      	ldrh	r3, [r3, #0]
    723c:	b29b      	uxth	r3, r3
    723e:	f640 1264 	movw	r2, #2404	; 0x964
    7242:	4293      	cmp	r3, r2
    7244:	d114      	bne.n	7270 <promisc_recover_hop_increment+0x40>
		first_ts = CLK100NS;
    7246:	4b53      	ldr	r3, [pc, #332]	; (7394 <promisc_recover_hop_increment+0x164>)
    7248:	681b      	ldr	r3, [r3, #0]
    724a:	f3c3 0313 	ubfx	r3, r3, #0, #20
    724e:	f640 4235 	movw	r2, #3125	; 0xc35
    7252:	fb02 f203 	mul.w	r2, r2, r3
    7256:	4b50      	ldr	r3, [pc, #320]	; (7398 <promisc_recover_hop_increment+0x168>)
    7258:	681b      	ldr	r3, [r3, #0]
    725a:	4413      	add	r3, r2
    725c:	4a4f      	ldr	r2, [pc, #316]	; (739c <promisc_recover_hop_increment+0x16c>)
    725e:	6013      	str	r3, [r2, #0]
		hop_direct_channel = 2406;
    7260:	4b4f      	ldr	r3, [pc, #316]	; (73a0 <promisc_recover_hop_increment+0x170>)
    7262:	f640 1266 	movw	r2, #2406	; 0x966
    7266:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    7268:	4b4e      	ldr	r3, [pc, #312]	; (73a4 <promisc_recover_hop_increment+0x174>)
    726a:	2201      	movs	r2, #1
    726c:	701a      	strb	r2, [r3, #0]
    726e:	e08b      	b.n	7388 <promisc_recover_hop_increment+0x158>
	} else if (channel == 2406) {
    7270:	4b47      	ldr	r3, [pc, #284]	; (7390 <promisc_recover_hop_increment+0x160>)
    7272:	881b      	ldrh	r3, [r3, #0]
    7274:	b29b      	uxth	r3, r3
    7276:	f640 1266 	movw	r2, #2406	; 0x966
    727a:	4293      	cmp	r3, r2
    727c:	d17d      	bne.n	737a <promisc_recover_hop_increment+0x14a>
		u32 second_ts = CLK100NS;
    727e:	4b45      	ldr	r3, [pc, #276]	; (7394 <promisc_recover_hop_increment+0x164>)
    7280:	681b      	ldr	r3, [r3, #0]
    7282:	f3c3 0313 	ubfx	r3, r3, #0, #20
    7286:	f640 4235 	movw	r2, #3125	; 0xc35
    728a:	fb02 f203 	mul.w	r2, r2, r3
    728e:	4b42      	ldr	r3, [pc, #264]	; (7398 <promisc_recover_hop_increment+0x168>)
    7290:	681b      	ldr	r3, [r3, #0]
    7292:	4413      	add	r3, r2
    7294:	60fb      	str	r3, [r7, #12]
		if (second_ts < first_ts)
    7296:	4b41      	ldr	r3, [pc, #260]	; (739c <promisc_recover_hop_increment+0x16c>)
    7298:	681b      	ldr	r3, [r3, #0]
    729a:	68fa      	ldr	r2, [r7, #12]
    729c:	429a      	cmp	r2, r3
    729e:	d205      	bcs.n	72ac <promisc_recover_hop_increment+0x7c>
			second_ts += 3276800000; // handle rollover
    72a0:	68fb      	ldr	r3, [r7, #12]
    72a2:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    72a6:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    72aa:	60fb      	str	r3, [r7, #12]
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    72ac:	4b3b      	ldr	r3, [pc, #236]	; (739c <promisc_recover_hop_increment+0x16c>)
    72ae:	681b      	ldr	r3, [r3, #0]
    72b0:	68fa      	ldr	r2, [r7, #12]
    72b2:	1ad2      	subs	r2, r2, r3
    72b4:	4b3c      	ldr	r3, [pc, #240]	; (73a8 <promisc_recover_hop_increment+0x178>)
    72b6:	8bdb      	ldrh	r3, [r3, #30]
    72b8:	4619      	mov	r1, r3
    72ba:	f243 03d4 	movw	r3, #12500	; 0x30d4
    72be:	fb03 f301 	mul.w	r3, r3, r1
    72c2:	0fd9      	lsrs	r1, r3, #31
    72c4:	440b      	add	r3, r1
    72c6:	105b      	asrs	r3, r3, #1
    72c8:	4413      	add	r3, r2
    72ca:	4a37      	ldr	r2, [pc, #220]	; (73a8 <promisc_recover_hop_increment+0x178>)
    72cc:	8bd2      	ldrh	r2, [r2, #30]
    72ce:	4611      	mov	r1, r2
    72d0:	f243 02d4 	movw	r2, #12500	; 0x30d4
    72d4:	fb02 f201 	mul.w	r2, r2, r1
    72d8:	fbb3 f3f2 	udiv	r3, r3, r2
    72dc:	60bb      	str	r3, [r7, #8]
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    72de:	68bb      	ldr	r3, [r7, #8]
    72e0:	2b24      	cmp	r3, #36	; 0x24
    72e2:	d842      	bhi.n	736a <promisc_recover_hop_increment+0x13a>
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    72e4:	4a31      	ldr	r2, [pc, #196]	; (73ac <promisc_recover_hop_increment+0x17c>)
    72e6:	68bb      	ldr	r3, [r7, #8]
    72e8:	4413      	add	r3, r2
    72ea:	781a      	ldrb	r2, [r3, #0]
    72ec:	4b2e      	ldr	r3, [pc, #184]	; (73a8 <promisc_recover_hop_increment+0x178>)
    72ee:	759a      	strb	r2, [r3, #22]
			le.interval_timer = le.conn_interval / 2;
    72f0:	4b2d      	ldr	r3, [pc, #180]	; (73a8 <promisc_recover_hop_increment+0x178>)
    72f2:	8bdb      	ldrh	r3, [r3, #30]
    72f4:	085b      	lsrs	r3, r3, #1
    72f6:	b29a      	uxth	r2, r3
    72f8:	4b2b      	ldr	r3, [pc, #172]	; (73a8 <promisc_recover_hop_increment+0x178>)
    72fa:	839a      	strh	r2, [r3, #28]
			le.conn_count = 0;
    72fc:	4b2a      	ldr	r3, [pc, #168]	; (73a8 <promisc_recover_hop_increment+0x178>)
    72fe:	2200      	movs	r2, #0
    7300:	841a      	strh	r2, [r3, #32]
			le.conn_epoch = 0;
    7302:	4b29      	ldr	r3, [pc, #164]	; (73a8 <promisc_recover_hop_increment+0x178>)
    7304:	2200      	movs	r2, #0
    7306:	619a      	str	r2, [r3, #24]
			do_hop = 0;
    7308:	4b26      	ldr	r3, [pc, #152]	; (73a4 <promisc_recover_hop_increment+0x174>)
    730a:	2200      	movs	r2, #0
    730c:	701a      	strb	r2, [r3, #0]
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    730e:	4b26      	ldr	r3, [pc, #152]	; (73a8 <promisc_recover_hop_increment+0x178>)
    7310:	7d9b      	ldrb	r3, [r3, #22]
    7312:	1c5a      	adds	r2, r3, #1
    7314:	4b26      	ldr	r3, [pc, #152]	; (73b0 <promisc_recover_hop_increment+0x180>)
    7316:	fb82 0103 	smull	r0, r1, r2, r3
    731a:	1853      	adds	r3, r2, r1
    731c:	1159      	asrs	r1, r3, #5
    731e:	17d3      	asrs	r3, r2, #31
    7320:	1ac9      	subs	r1, r1, r3
    7322:	460b      	mov	r3, r1
    7324:	00db      	lsls	r3, r3, #3
    7326:	440b      	add	r3, r1
    7328:	009b      	lsls	r3, r3, #2
    732a:	440b      	add	r3, r1
    732c:	1ad1      	subs	r1, r2, r3
    732e:	b2ca      	uxtb	r2, r1
    7330:	4b1d      	ldr	r3, [pc, #116]	; (73a8 <promisc_recover_hop_increment+0x178>)
    7332:	755a      	strb	r2, [r3, #21]
			le.link_state = LINK_CONNECTED;
    7334:	4b1c      	ldr	r3, [pc, #112]	; (73a8 <promisc_recover_hop_increment+0x178>)
    7336:	2203      	movs	r2, #3
    7338:	751a      	strb	r2, [r3, #20]
			le.crc_verify = 0;
    733a:	4b1b      	ldr	r3, [pc, #108]	; (73a8 <promisc_recover_hop_increment+0x178>)
    733c:	2200      	movs	r2, #0
    733e:	611a      	str	r2, [r3, #16]
			hop_mode = HOP_BTLE;
    7340:	4b1c      	ldr	r3, [pc, #112]	; (73b4 <promisc_recover_hop_increment+0x184>)
    7342:	2203      	movs	r2, #3
    7344:	701a      	strb	r2, [r3, #0]
			packet_cb = connection_follow_cb;
    7346:	4b1c      	ldr	r3, [pc, #112]	; (73b8 <promisc_recover_hop_increment+0x188>)
    7348:	4a1c      	ldr	r2, [pc, #112]	; (73bc <promisc_recover_hop_increment+0x18c>)
    734a:	601a      	str	r2, [r3, #0]
			le_promisc_state(3, &le.channel_increment, 1);
    734c:	2003      	movs	r0, #3
    734e:	491c      	ldr	r1, [pc, #112]	; (73c0 <promisc_recover_hop_increment+0x190>)
    7350:	2201      	movs	r2, #1
    7352:	f7ff ff25 	bl	71a0 <le_promisc_state>

			if (jam_mode != JAM_NONE)
    7356:	4b1b      	ldr	r3, [pc, #108]	; (73c4 <promisc_recover_hop_increment+0x194>)
    7358:	781b      	ldrb	r3, [r3, #0]
    735a:	b2db      	uxtb	r3, r3
    735c:	2b00      	cmp	r3, #0
    735e:	d003      	beq.n	7368 <promisc_recover_hop_increment+0x138>
				le_jam_count = JAM_COUNT_DEFAULT;
    7360:	4b19      	ldr	r3, [pc, #100]	; (73c8 <promisc_recover_hop_increment+0x198>)
    7362:	2228      	movs	r2, #40	; 0x28
    7364:	601a      	str	r2, [r3, #0]

			return;
    7366:	e00f      	b.n	7388 <promisc_recover_hop_increment+0x158>
    7368:	e00e      	b.n	7388 <promisc_recover_hop_increment+0x158>
		}
		hop_direct_channel = 2404;
    736a:	4b0d      	ldr	r3, [pc, #52]	; (73a0 <promisc_recover_hop_increment+0x170>)
    736c:	f640 1264 	movw	r2, #2404	; 0x964
    7370:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    7372:	4b0c      	ldr	r3, [pc, #48]	; (73a4 <promisc_recover_hop_increment+0x174>)
    7374:	2201      	movs	r2, #1
    7376:	701a      	strb	r2, [r3, #0]
    7378:	e006      	b.n	7388 <promisc_recover_hop_increment+0x158>
	}
	else {
		hop_direct_channel = 2404;
    737a:	4b09      	ldr	r3, [pc, #36]	; (73a0 <promisc_recover_hop_increment+0x170>)
    737c:	f640 1264 	movw	r2, #2404	; 0x964
    7380:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    7382:	4b08      	ldr	r3, [pc, #32]	; (73a4 <promisc_recover_hop_increment+0x174>)
    7384:	2201      	movs	r2, #1
    7386:	701a      	strb	r2, [r3, #0]
	}
}
    7388:	3710      	adds	r7, #16
    738a:	46bd      	mov	sp, r7
    738c:	bd80      	pop	{r7, pc}
    738e:	bf00      	nop
    7390:	1000049c 	.word	0x1000049c
    7394:	10000be4 	.word	0x10000be4
    7398:	40004008 	.word	0x40004008
    739c:	10000a54 	.word	0x10000a54
    73a0:	10000980 	.word	0x10000980
    73a4:	1000097d 	.word	0x1000097d
    73a8:	10000458 	.word	0x10000458
    73ac:	0000b270 	.word	0x0000b270
    73b0:	dd67c8a7 	.word	0xdd67c8a7
    73b4:	1000097c 	.word	0x1000097c
    73b8:	1000099c 	.word	0x1000099c
    73bc:	00006f01 	.word	0x00006f01
    73c0:	1000046e 	.word	0x1000046e
    73c4:	10000a40 	.word	0x10000a40
    73c8:	10000994 	.word	0x10000994

000073cc <promisc_recover_hop_interval>:

void promisc_recover_hop_interval(u8 *packet) {
    73cc:	b580      	push	{r7, lr}
    73ce:	b086      	sub	sp, #24
    73d0:	af00      	add	r7, sp, #0
    73d2:	6078      	str	r0, [r7, #4]
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    73d4:	4b33      	ldr	r3, [pc, #204]	; (74a4 <promisc_recover_hop_interval+0xd8>)
    73d6:	681b      	ldr	r3, [r3, #0]
    73d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
    73dc:	f640 4235 	movw	r2, #3125	; 0xc35
    73e0:	fb02 f203 	mul.w	r2, r2, r3
    73e4:	4b30      	ldr	r3, [pc, #192]	; (74a8 <promisc_recover_hop_interval+0xdc>)
    73e6:	681b      	ldr	r3, [r3, #0]
    73e8:	4413      	add	r3, r2
    73ea:	617b      	str	r3, [r7, #20]
	if (cur_clk < prev_clk)
    73ec:	4b2f      	ldr	r3, [pc, #188]	; (74ac <promisc_recover_hop_interval+0xe0>)
    73ee:	681b      	ldr	r3, [r3, #0]
    73f0:	697a      	ldr	r2, [r7, #20]
    73f2:	429a      	cmp	r2, r3
    73f4:	d203      	bcs.n	73fe <promisc_recover_hop_interval+0x32>
		cur_clk += 3267800000; // handle rollover
    73f6:	697a      	ldr	r2, [r7, #20]
    73f8:	4b2d      	ldr	r3, [pc, #180]	; (74b0 <promisc_recover_hop_interval+0xe4>)
    73fa:	4413      	add	r3, r2
    73fc:	617b      	str	r3, [r7, #20]
	u32 clk_diff = cur_clk - prev_clk;
    73fe:	4b2b      	ldr	r3, [pc, #172]	; (74ac <promisc_recover_hop_interval+0xe0>)
    7400:	681b      	ldr	r3, [r3, #0]
    7402:	697a      	ldr	r2, [r7, #20]
    7404:	1ad3      	subs	r3, r2, r3
    7406:	613b      	str	r3, [r7, #16]
	u16 obsv_hop_interval; // observed hop interval

	// probably consecutive data packets on the same channel
	if (clk_diff < 2 * LE_BASECLK)
    7408:	693b      	ldr	r3, [r7, #16]
    740a:	f246 12a7 	movw	r2, #24999	; 0x61a7
    740e:	4293      	cmp	r3, r2
    7410:	d800      	bhi.n	7414 <promisc_recover_hop_interval+0x48>
		return;
    7412:	e043      	b.n	749c <promisc_recover_hop_interval+0xd0>

	if (clk_diff < le_promisc.smallest_hop_interval)
    7414:	4b27      	ldr	r3, [pc, #156]	; (74b4 <promisc_recover_hop_interval+0xe8>)
    7416:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    741a:	693b      	ldr	r3, [r7, #16]
    741c:	429a      	cmp	r2, r3
    741e:	d903      	bls.n	7428 <promisc_recover_hop_interval+0x5c>
		le_promisc.smallest_hop_interval = clk_diff;
    7420:	4a24      	ldr	r2, [pc, #144]	; (74b4 <promisc_recover_hop_interval+0xe8>)
    7422:	693b      	ldr	r3, [r7, #16]
    7424:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    7428:	4b22      	ldr	r3, [pc, #136]	; (74b4 <promisc_recover_hop_interval+0xe8>)
    742a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    742e:	f503 3361 	add.w	r3, r3, #230400	; 0x38400
    7432:	f203 3352 	addw	r3, r3, #850	; 0x352
    7436:	4a20      	ldr	r2, [pc, #128]	; (74b8 <promisc_recover_hop_interval+0xec>)
    7438:	fba2 2303 	umull	r2, r3, r2, r3
    743c:	0c9b      	lsrs	r3, r3, #18
    743e:	81fb      	strh	r3, [r7, #14]

	if (le.conn_interval == obsv_hop_interval) {
    7440:	4b1e      	ldr	r3, [pc, #120]	; (74bc <promisc_recover_hop_interval+0xf0>)
    7442:	8bdb      	ldrh	r3, [r3, #30]
    7444:	89fa      	ldrh	r2, [r7, #14]
    7446:	429a      	cmp	r2, r3
    7448:	d11e      	bne.n	7488 <promisc_recover_hop_interval+0xbc>
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    744a:	4b1a      	ldr	r3, [pc, #104]	; (74b4 <promisc_recover_hop_interval+0xe8>)
    744c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    7450:	3301      	adds	r3, #1
    7452:	4a18      	ldr	r2, [pc, #96]	; (74b4 <promisc_recover_hop_interval+0xe8>)
    7454:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
		if (le_promisc.consec_intervals == 5) {
    7458:	4b16      	ldr	r3, [pc, #88]	; (74b4 <promisc_recover_hop_interval+0xe8>)
    745a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    745e:	2b05      	cmp	r3, #5
    7460:	d119      	bne.n	7496 <promisc_recover_hop_interval+0xca>
			packet_cb = promisc_recover_hop_increment;
    7462:	4b17      	ldr	r3, [pc, #92]	; (74c0 <promisc_recover_hop_interval+0xf4>)
    7464:	4a17      	ldr	r2, [pc, #92]	; (74c4 <promisc_recover_hop_interval+0xf8>)
    7466:	601a      	str	r2, [r3, #0]
			hop_direct_channel = 2404;
    7468:	4b17      	ldr	r3, [pc, #92]	; (74c8 <promisc_recover_hop_interval+0xfc>)
    746a:	f640 1264 	movw	r2, #2404	; 0x964
    746e:	801a      	strh	r2, [r3, #0]
			hop_mode = HOP_DIRECT;
    7470:	4b16      	ldr	r3, [pc, #88]	; (74cc <promisc_recover_hop_interval+0x100>)
    7472:	2204      	movs	r2, #4
    7474:	701a      	strb	r2, [r3, #0]
			do_hop = 1;
    7476:	4b16      	ldr	r3, [pc, #88]	; (74d0 <promisc_recover_hop_interval+0x104>)
    7478:	2201      	movs	r2, #1
    747a:	701a      	strb	r2, [r3, #0]
			le_promisc_state(2, &le.conn_interval, 2);
    747c:	2002      	movs	r0, #2
    747e:	4915      	ldr	r1, [pc, #84]	; (74d4 <promisc_recover_hop_interval+0x108>)
    7480:	2202      	movs	r2, #2
    7482:	f7ff fe8d 	bl	71a0 <le_promisc_state>
    7486:	e006      	b.n	7496 <promisc_recover_hop_interval+0xca>
		}
	} else {
		le.conn_interval = obsv_hop_interval;
    7488:	4a0c      	ldr	r2, [pc, #48]	; (74bc <promisc_recover_hop_interval+0xf0>)
    748a:	89fb      	ldrh	r3, [r7, #14]
    748c:	83d3      	strh	r3, [r2, #30]
		le_promisc.consec_intervals = 0;
    748e:	4b09      	ldr	r3, [pc, #36]	; (74b4 <promisc_recover_hop_interval+0xe8>)
    7490:	2200      	movs	r2, #0
    7492:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}

	prev_clk = cur_clk;
    7496:	4a05      	ldr	r2, [pc, #20]	; (74ac <promisc_recover_hop_interval+0xe0>)
    7498:	697b      	ldr	r3, [r7, #20]
    749a:	6013      	str	r3, [r2, #0]
}
    749c:	3718      	adds	r7, #24
    749e:	46bd      	mov	sp, r7
    74a0:	bd80      	pop	{r7, pc}
    74a2:	bf00      	nop
    74a4:	10000be4 	.word	0x10000be4
    74a8:	40004008 	.word	0x40004008
    74ac:	10000a58 	.word	0x10000a58
    74b0:	c2c6abc0 	.word	0xc2c6abc0
    74b4:	10000bec 	.word	0x10000bec
    74b8:	9119a9c1 	.word	0x9119a9c1
    74bc:	10000458 	.word	0x10000458
    74c0:	1000099c 	.word	0x1000099c
    74c4:	00007231 	.word	0x00007231
    74c8:	10000980 	.word	0x10000980
    74cc:	1000097c 	.word	0x1000097c
    74d0:	1000097d 	.word	0x1000097d
    74d4:	10000476 	.word	0x10000476

000074d8 <promisc_follow_cb>:

void promisc_follow_cb(u8 *packet) {
    74d8:	b580      	push	{r7, lr}
    74da:	b084      	sub	sp, #16
    74dc:	af00      	add	r7, sp, #0
    74de:	6078      	str	r0, [r7, #4]
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    74e0:	4b28      	ldr	r3, [pc, #160]	; (7584 <promisc_follow_cb+0xac>)
    74e2:	691b      	ldr	r3, [r3, #16]
    74e4:	2b00      	cmp	r3, #0
    74e6:	d149      	bne.n	757c <promisc_follow_cb+0xa4>
    74e8:	687b      	ldr	r3, [r7, #4]
    74ea:	3304      	adds	r3, #4
    74ec:	781b      	ldrb	r3, [r3, #0]
    74ee:	2b01      	cmp	r3, #1
    74f0:	d144      	bne.n	757c <promisc_follow_cb+0xa4>
    74f2:	687b      	ldr	r3, [r7, #4]
    74f4:	3305      	adds	r3, #5
    74f6:	781b      	ldrb	r3, [r3, #0]
    74f8:	2b00      	cmp	r3, #0
    74fa:	d13f      	bne.n	757c <promisc_follow_cb+0xa4>
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    74fc:	687b      	ldr	r3, [r7, #4]
    74fe:	3308      	adds	r3, #8
    7500:	781b      	ldrb	r3, [r3, #0]
    7502:	041a      	lsls	r2, r3, #16
    7504:	687b      	ldr	r3, [r7, #4]
    7506:	3307      	adds	r3, #7
    7508:	781b      	ldrb	r3, [r3, #0]
    750a:	021b      	lsls	r3, r3, #8
    750c:	4313      	orrs	r3, r2
    750e:	687a      	ldr	r2, [r7, #4]
    7510:	3206      	adds	r2, #6
    7512:	7812      	ldrb	r2, [r2, #0]
    7514:	4313      	orrs	r3, r2
    7516:	60bb      	str	r3, [r7, #8]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    7518:	687b      	ldr	r3, [r7, #4]
    751a:	3304      	adds	r3, #4
    751c:	68b8      	ldr	r0, [r7, #8]
    751e:	4619      	mov	r1, r3
    7520:	2202      	movs	r2, #2
    7522:	f001 f8a3 	bl	866c <btle_reverse_crc>
    7526:	4602      	mov	r2, r0
    7528:	4b16      	ldr	r3, [pc, #88]	; (7584 <promisc_follow_cb+0xac>)
    752a:	609a      	str	r2, [r3, #8]
		le.crc_init_reversed = 0;
    752c:	4b15      	ldr	r3, [pc, #84]	; (7584 <promisc_follow_cb+0xac>)
    752e:	2200      	movs	r2, #0
    7530:	60da      	str	r2, [r3, #12]
		for (i = 0; i < 24; ++i)
    7532:	2300      	movs	r3, #0
    7534:	60fb      	str	r3, [r7, #12]
    7536:	e013      	b.n	7560 <promisc_follow_cb+0x88>
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    7538:	4b12      	ldr	r3, [pc, #72]	; (7584 <promisc_follow_cb+0xac>)
    753a:	68da      	ldr	r2, [r3, #12]
    753c:	4b11      	ldr	r3, [pc, #68]	; (7584 <promisc_follow_cb+0xac>)
    753e:	6899      	ldr	r1, [r3, #8]
    7540:	68fb      	ldr	r3, [r7, #12]
    7542:	fa21 f303 	lsr.w	r3, r1, r3
    7546:	f003 0101 	and.w	r1, r3, #1
    754a:	68fb      	ldr	r3, [r7, #12]
    754c:	f1c3 0317 	rsb	r3, r3, #23
    7550:	fa01 f303 	lsl.w	r3, r1, r3
    7554:	4313      	orrs	r3, r2
    7556:	4a0b      	ldr	r2, [pc, #44]	; (7584 <promisc_follow_cb+0xac>)
    7558:	60d3      	str	r3, [r2, #12]
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    755a:	68fb      	ldr	r3, [r7, #12]
    755c:	3301      	adds	r3, #1
    755e:	60fb      	str	r3, [r7, #12]
    7560:	68fb      	ldr	r3, [r7, #12]
    7562:	2b17      	cmp	r3, #23
    7564:	dde8      	ble.n	7538 <promisc_follow_cb+0x60>
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    7566:	4b07      	ldr	r3, [pc, #28]	; (7584 <promisc_follow_cb+0xac>)
    7568:	2201      	movs	r2, #1
    756a:	611a      	str	r2, [r3, #16]
		packet_cb = promisc_recover_hop_interval;
    756c:	4b06      	ldr	r3, [pc, #24]	; (7588 <promisc_follow_cb+0xb0>)
    756e:	4a07      	ldr	r2, [pc, #28]	; (758c <promisc_follow_cb+0xb4>)
    7570:	601a      	str	r2, [r3, #0]
		le_promisc_state(1, &le.crc_init, 3);
    7572:	2001      	movs	r0, #1
    7574:	4906      	ldr	r1, [pc, #24]	; (7590 <promisc_follow_cb+0xb8>)
    7576:	2203      	movs	r2, #3
    7578:	f7ff fe12 	bl	71a0 <le_promisc_state>
	}
}
    757c:	3710      	adds	r7, #16
    757e:	46bd      	mov	sp, r7
    7580:	bd80      	pop	{r7, pc}
    7582:	bf00      	nop
    7584:	10000458 	.word	0x10000458
    7588:	1000099c 	.word	0x1000099c
    758c:	000073cd 	.word	0x000073cd
    7590:	10000460 	.word	0x10000460

00007594 <see_aa>:

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
    7594:	b480      	push	{r7}
    7596:	b087      	sub	sp, #28
    7598:	af00      	add	r7, sp, #0
    759a:	6078      	str	r0, [r7, #4]
	int i, max = -1, killme = -1;
    759c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    75a0:	613b      	str	r3, [r7, #16]
    75a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    75a6:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < AA_LIST_SIZE; ++i)
    75a8:	2300      	movs	r3, #0
    75aa:	617b      	str	r3, [r7, #20]
    75ac:	e015      	b.n	75da <see_aa+0x46>
		if (le_promisc.active_aa[i].aa == aa) {
    75ae:	4a22      	ldr	r2, [pc, #136]	; (7638 <see_aa+0xa4>)
    75b0:	697b      	ldr	r3, [r7, #20]
    75b2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    75b6:	687b      	ldr	r3, [r7, #4]
    75b8:	429a      	cmp	r2, r3
    75ba:	d10b      	bne.n	75d4 <see_aa+0x40>
			++le_promisc.active_aa[i].count;
    75bc:	4a1e      	ldr	r2, [pc, #120]	; (7638 <see_aa+0xa4>)
    75be:	697b      	ldr	r3, [r7, #20]
    75c0:	00db      	lsls	r3, r3, #3
    75c2:	4413      	add	r3, r2
    75c4:	685b      	ldr	r3, [r3, #4]
    75c6:	1c5a      	adds	r2, r3, #1
    75c8:	491b      	ldr	r1, [pc, #108]	; (7638 <see_aa+0xa4>)
    75ca:	697b      	ldr	r3, [r7, #20]
    75cc:	00db      	lsls	r3, r3, #3
    75ce:	440b      	add	r3, r1
    75d0:	605a      	str	r2, [r3, #4]
			return;
    75d2:	e02c      	b.n	762e <see_aa+0x9a>
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    75d4:	697b      	ldr	r3, [r7, #20]
    75d6:	3301      	adds	r3, #1
    75d8:	617b      	str	r3, [r7, #20]
    75da:	697b      	ldr	r3, [r7, #20]
    75dc:	2b1f      	cmp	r3, #31
    75de:	dde6      	ble.n	75ae <see_aa+0x1a>
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    75e0:	2300      	movs	r3, #0
    75e2:	617b      	str	r3, [r7, #20]
    75e4:	e015      	b.n	7612 <see_aa+0x7e>
		if (le_promisc.active_aa[i].count < max || max < 0) {
    75e6:	4a14      	ldr	r2, [pc, #80]	; (7638 <see_aa+0xa4>)
    75e8:	697b      	ldr	r3, [r7, #20]
    75ea:	00db      	lsls	r3, r3, #3
    75ec:	4413      	add	r3, r2
    75ee:	685a      	ldr	r2, [r3, #4]
    75f0:	693b      	ldr	r3, [r7, #16]
    75f2:	429a      	cmp	r2, r3
    75f4:	db02      	blt.n	75fc <see_aa+0x68>
    75f6:	693b      	ldr	r3, [r7, #16]
    75f8:	2b00      	cmp	r3, #0
    75fa:	da07      	bge.n	760c <see_aa+0x78>
			killme = i;
    75fc:	697b      	ldr	r3, [r7, #20]
    75fe:	60fb      	str	r3, [r7, #12]
			max = le_promisc.active_aa[i].count;
    7600:	4a0d      	ldr	r2, [pc, #52]	; (7638 <see_aa+0xa4>)
    7602:	697b      	ldr	r3, [r7, #20]
    7604:	00db      	lsls	r3, r3, #3
    7606:	4413      	add	r3, r2
    7608:	685b      	ldr	r3, [r3, #4]
    760a:	613b      	str	r3, [r7, #16]
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    760c:	697b      	ldr	r3, [r7, #20]
    760e:	3301      	adds	r3, #1
    7610:	617b      	str	r3, [r7, #20]
    7612:	697b      	ldr	r3, [r7, #20]
    7614:	2b1f      	cmp	r3, #31
    7616:	dde6      	ble.n	75e6 <see_aa+0x52>
		if (le_promisc.active_aa[i].count < max || max < 0) {
			killme = i;
			max = le_promisc.active_aa[i].count;
		}

	le_promisc.active_aa[killme].aa = aa;
    7618:	4907      	ldr	r1, [pc, #28]	; (7638 <see_aa+0xa4>)
    761a:	68fb      	ldr	r3, [r7, #12]
    761c:	687a      	ldr	r2, [r7, #4]
    761e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	le_promisc.active_aa[killme].count = 1;
    7622:	4a05      	ldr	r2, [pc, #20]	; (7638 <see_aa+0xa4>)
    7624:	68fb      	ldr	r3, [r7, #12]
    7626:	00db      	lsls	r3, r3, #3
    7628:	4413      	add	r3, r2
    762a:	2201      	movs	r2, #1
    762c:	605a      	str	r2, [r3, #4]
}
    762e:	371c      	adds	r7, #28
    7630:	46bd      	mov	sp, r7
    7632:	f85d 7b04 	ldr.w	r7, [sp], #4
    7636:	4770      	bx	lr
    7638:	10000bec 	.word	0x10000bec

0000763c <cb_le_promisc>:

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    763c:	b590      	push	{r4, r7, lr}
    763e:	b0a1      	sub	sp, #132	; 0x84
    7640:	af00      	add	r7, sp, #0
    7642:	6078      	str	r0, [r7, #4]
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    7644:	f107 031c 	add.w	r3, r7, #28
    7648:	2240      	movs	r2, #64	; 0x40
    764a:	4618      	mov	r0, r3
    764c:	2100      	movs	r1, #0
    764e:	f7fc fd93 	bl	4178 <memset>
    7652:	2301      	movs	r3, #1
    7654:	773b      	strb	r3, [r7, #28]
    7656:	2301      	movs	r3, #1
    7658:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    765c:	2301      	movs	r3, #1
    765e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    7662:	2301      	movs	r3, #1
    7664:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    7668:	2301      	movs	r3, #1
    766a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    766e:	2301      	movs	r3, #1
    7670:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
    7674:	2301      	movs	r3, #1
    7676:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
    767a:	2301      	movs	r3, #1
    767c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    7680:	2300      	movs	r3, #0
    7682:	67fb      	str	r3, [r7, #124]	; 0x7c
    7684:	e041      	b.n	770a <cb_le_promisc+0xce>
		idx = whitening_index[btle_channel_index(channel-2402)];
    7686:	4ba5      	ldr	r3, [pc, #660]	; (791c <cb_le_promisc+0x2e0>)
    7688:	881b      	ldrh	r3, [r3, #0]
    768a:	b29b      	uxth	r3, r3
    768c:	b2db      	uxtb	r3, r3
    768e:	3b62      	subs	r3, #98	; 0x62
    7690:	b2db      	uxtb	r3, r3
    7692:	4618      	mov	r0, r3
    7694:	f000 ff48 	bl	8528 <btle_channel_index>
    7698:	4603      	mov	r3, r0
    769a:	461a      	mov	r2, r3
    769c:	4ba0      	ldr	r3, [pc, #640]	; (7920 <cb_le_promisc+0x2e4>)
    769e:	5c9b      	ldrb	r3, [r3, r2]
    76a0:	673b      	str	r3, [r7, #112]	; 0x70

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    76a2:	2300      	movs	r3, #0
    76a4:	67bb      	str	r3, [r7, #120]	; 0x78
    76a6:	e02a      	b.n	76fe <cb_le_promisc+0xc2>
			desired[i][j] ^= whitening[idx];
    76a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    76aa:	011b      	lsls	r3, r3, #4
    76ac:	f107 0280 	add.w	r2, r7, #128	; 0x80
    76b0:	441a      	add	r2, r3
    76b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    76b4:	4413      	add	r3, r2
    76b6:	3b64      	subs	r3, #100	; 0x64
    76b8:	781a      	ldrb	r2, [r3, #0]
    76ba:	499a      	ldr	r1, [pc, #616]	; (7924 <cb_le_promisc+0x2e8>)
    76bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    76be:	440b      	add	r3, r1
    76c0:	781b      	ldrb	r3, [r3, #0]
    76c2:	4053      	eors	r3, r2
    76c4:	b2d9      	uxtb	r1, r3
    76c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    76c8:	011b      	lsls	r3, r3, #4
    76ca:	f107 0280 	add.w	r2, r7, #128	; 0x80
    76ce:	441a      	add	r2, r3
    76d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    76d2:	4413      	add	r3, r2
    76d4:	3b64      	subs	r3, #100	; 0x64
    76d6:	460a      	mov	r2, r1
    76d8:	701a      	strb	r2, [r3, #0]
			idx = (idx + 1) % sizeof(whitening);
    76da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    76dc:	3301      	adds	r3, #1
    76de:	4619      	mov	r1, r3
    76e0:	4b91      	ldr	r3, [pc, #580]	; (7928 <cb_le_promisc+0x2ec>)
    76e2:	fba1 2303 	umull	r2, r3, r1, r3
    76e6:	1ac8      	subs	r0, r1, r3
    76e8:	0840      	lsrs	r0, r0, #1
    76ea:	4403      	add	r3, r0
    76ec:	099a      	lsrs	r2, r3, #6
    76ee:	4613      	mov	r3, r2
    76f0:	01db      	lsls	r3, r3, #7
    76f2:	1a9b      	subs	r3, r3, r2
    76f4:	1aca      	subs	r2, r1, r3
    76f6:	673a      	str	r2, [r7, #112]	; 0x70

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    76f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    76fa:	3301      	adds	r3, #1
    76fc:	67bb      	str	r3, [r7, #120]	; 0x78
    76fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7700:	2b0f      	cmp	r3, #15
    7702:	ddd1      	ble.n	76a8 <cb_le_promisc+0x6c>
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    7704:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7706:	3301      	adds	r3, #1
    7708:	67fb      	str	r3, [r7, #124]	; 0x7c
    770a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    770c:	2b03      	cmp	r3, #3
    770e:	ddba      	ble.n	7686 <cb_le_promisc+0x4a>
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    7710:	2320      	movs	r3, #32
    7712:	67fb      	str	r3, [r7, #124]	; 0x7c
    7714:	e0d0      	b.n	78b8 <cb_le_promisc+0x27c>
		int ok[4] = { 1, 1, 1, 1 };
    7716:	4b85      	ldr	r3, [pc, #532]	; (792c <cb_le_promisc+0x2f0>)
    7718:	f107 040c 	add.w	r4, r7, #12
    771c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    771e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		int matching = -1;
    7722:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7726:	66fb      	str	r3, [r7, #108]	; 0x6c

		for (j = 0; j < 4; ++j) {
    7728:	2300      	movs	r3, #0
    772a:	67bb      	str	r3, [r7, #120]	; 0x78
    772c:	e026      	b.n	777c <cb_le_promisc+0x140>
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    772e:	2300      	movs	r3, #0
    7730:	677b      	str	r3, [r7, #116]	; 0x74
    7732:	e01d      	b.n	7770 <cb_le_promisc+0x134>
				if (unpacked[i+k] != desired[j][k]) {
    7734:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    7736:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7738:	4413      	add	r3, r2
    773a:	461a      	mov	r2, r3
    773c:	687b      	ldr	r3, [r7, #4]
    773e:	4413      	add	r3, r2
    7740:	781a      	ldrb	r2, [r3, #0]
    7742:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7744:	011b      	lsls	r3, r3, #4
    7746:	f107 0180 	add.w	r1, r7, #128	; 0x80
    774a:	4419      	add	r1, r3
    774c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    774e:	440b      	add	r3, r1
    7750:	3b64      	subs	r3, #100	; 0x64
    7752:	781b      	ldrb	r3, [r3, #0]
    7754:	429a      	cmp	r2, r3
    7756:	d008      	beq.n	776a <cb_le_promisc+0x12e>
					ok[j] = 0;
    7758:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    775a:	009b      	lsls	r3, r3, #2
    775c:	f107 0280 	add.w	r2, r7, #128	; 0x80
    7760:	4413      	add	r3, r2
    7762:	2200      	movs	r2, #0
    7764:	f843 2c74 	str.w	r2, [r3, #-116]
					break;
    7768:	e005      	b.n	7776 <cb_le_promisc+0x13a>
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    776a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    776c:	3301      	adds	r3, #1
    776e:	677b      	str	r3, [r7, #116]	; 0x74
    7770:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7772:	2b0f      	cmp	r3, #15
    7774:	ddde      	ble.n	7734 <cb_le_promisc+0xf8>
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    7776:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7778:	3301      	adds	r3, #1
    777a:	67bb      	str	r3, [r7, #120]	; 0x78
    777c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    777e:	2b03      	cmp	r3, #3
    7780:	ddd5      	ble.n	772e <cb_le_promisc+0xf2>
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    7782:	2300      	movs	r3, #0
    7784:	67bb      	str	r3, [r7, #120]	; 0x78
    7786:	e00e      	b.n	77a6 <cb_le_promisc+0x16a>
			if (ok[j]) {
    7788:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    778a:	009b      	lsls	r3, r3, #2
    778c:	f107 0280 	add.w	r2, r7, #128	; 0x80
    7790:	4413      	add	r3, r2
    7792:	f853 3c74 	ldr.w	r3, [r3, #-116]
    7796:	2b00      	cmp	r3, #0
    7798:	d002      	beq.n	77a0 <cb_le_promisc+0x164>
				matching = j;
    779a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    779c:	66fb      	str	r3, [r7, #108]	; 0x6c
				break;
    779e:	e005      	b.n	77ac <cb_le_promisc+0x170>
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    77a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    77a2:	3301      	adds	r3, #1
    77a4:	67bb      	str	r3, [r7, #120]	; 0x78
    77a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    77a8:	2b03      	cmp	r3, #3
    77aa:	dded      	ble.n	7788 <cb_le_promisc+0x14c>
				break;
			}
		}

		// skip if no match
		if (matching < 0)
    77ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    77ae:	2b00      	cmp	r3, #0
    77b0:	db7f      	blt.n	78b2 <cb_le_promisc+0x276>
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
    77b2:	4b5a      	ldr	r3, [pc, #360]	; (791c <cb_le_promisc+0x2e0>)
    77b4:	881b      	ldrh	r3, [r3, #0]
    77b6:	b29b      	uxth	r3, r3
    77b8:	b2db      	uxtb	r3, r3
    77ba:	3b62      	subs	r3, #98	; 0x62
    77bc:	b2db      	uxtb	r3, r3
    77be:	4618      	mov	r0, r3
    77c0:	f000 feb2 	bl	8528 <btle_channel_index>
    77c4:	4603      	mov	r3, r0
    77c6:	461a      	mov	r2, r3
    77c8:	4b55      	ldr	r3, [pc, #340]	; (7920 <cb_le_promisc+0x2e4>)
    77ca:	5c9b      	ldrb	r3, [r3, r2]
    77cc:	673b      	str	r3, [r7, #112]	; 0x70
		for (j = 0; j < 4+3+3; ++j) {
    77ce:	2300      	movs	r3, #0
    77d0:	67bb      	str	r3, [r7, #120]	; 0x78
    77d2:	e04c      	b.n	786e <cb_le_promisc+0x232>
			u8 byte = 0;
    77d4:	2300      	movs	r3, #0
    77d6:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			for (k = 0; k < 8; k++) {
    77da:	2300      	movs	r3, #0
    77dc:	677b      	str	r3, [r7, #116]	; 0x74
    77de:	e039      	b.n	7854 <cb_le_promisc+0x218>
				int offset = k + (j * 8) + i - 32;
    77e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    77e2:	00da      	lsls	r2, r3, #3
    77e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    77e6:	441a      	add	r2, r3
    77e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    77ea:	4413      	add	r3, r2
    77ec:	3b20      	subs	r3, #32
    77ee:	663b      	str	r3, [r7, #96]	; 0x60
				if (offset >= DMA_SIZE*8*2) break;
    77f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    77f2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
    77f6:	db00      	blt.n	77fa <cb_le_promisc+0x1be>
    77f8:	e02f      	b.n	785a <cb_le_promisc+0x21e>
				int bit = unpacked[offset];
    77fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    77fc:	687a      	ldr	r2, [r7, #4]
    77fe:	4413      	add	r3, r2
    7800:	781b      	ldrb	r3, [r3, #0]
    7802:	667b      	str	r3, [r7, #100]	; 0x64
				if (j >= 4) { // unwhiten data bytes
    7804:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7806:	2b03      	cmp	r3, #3
    7808:	dd16      	ble.n	7838 <cb_le_promisc+0x1fc>
					bit ^= whitening[idx];
    780a:	4a46      	ldr	r2, [pc, #280]	; (7924 <cb_le_promisc+0x2e8>)
    780c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    780e:	4413      	add	r3, r2
    7810:	781b      	ldrb	r3, [r3, #0]
    7812:	461a      	mov	r2, r3
    7814:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    7816:	4053      	eors	r3, r2
    7818:	667b      	str	r3, [r7, #100]	; 0x64
					idx = (idx + 1) % sizeof(whitening);
    781a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    781c:	3301      	adds	r3, #1
    781e:	4619      	mov	r1, r3
    7820:	4b41      	ldr	r3, [pc, #260]	; (7928 <cb_le_promisc+0x2ec>)
    7822:	fba1 2303 	umull	r2, r3, r1, r3
    7826:	1ac8      	subs	r0, r1, r3
    7828:	0840      	lsrs	r0, r0, #1
    782a:	4403      	add	r3, r0
    782c:	099a      	lsrs	r2, r3, #6
    782e:	4613      	mov	r3, r2
    7830:	01db      	lsls	r3, r3, #7
    7832:	1a9b      	subs	r3, r3, r2
    7834:	1aca      	subs	r2, r1, r3
    7836:	673a      	str	r2, [r7, #112]	; 0x70
				}
				byte |= bit << k;
    7838:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    783a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    783c:	fa02 f303 	lsl.w	r3, r2, r3
    7840:	b2da      	uxtb	r2, r3
    7842:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
    7846:	4313      	orrs	r3, r2
    7848:	b2db      	uxtb	r3, r3
    784a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    784e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7850:	3301      	adds	r3, #1
    7852:	677b      	str	r3, [r7, #116]	; 0x74
    7854:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7856:	2b07      	cmp	r3, #7
    7858:	ddc2      	ble.n	77e0 <cb_le_promisc+0x1a4>
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
    785a:	4b35      	ldr	r3, [pc, #212]	; (7930 <cb_le_promisc+0x2f4>)
    785c:	681a      	ldr	r2, [r3, #0]
    785e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7860:	4413      	add	r3, r2
    7862:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
    7866:	701a      	strb	r2, [r3, #0]
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
    7868:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    786a:	3301      	adds	r3, #1
    786c:	67bb      	str	r3, [r7, #120]	; 0x78
    786e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7870:	2b09      	cmp	r3, #9
    7872:	ddaf      	ble.n	77d4 <cb_le_promisc+0x198>
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    7874:	4b2e      	ldr	r3, [pc, #184]	; (7930 <cb_le_promisc+0x2f4>)
    7876:	681b      	ldr	r3, [r3, #0]
    7878:	3303      	adds	r3, #3
    787a:	781b      	ldrb	r3, [r3, #0]
    787c:	061a      	lsls	r2, r3, #24
				 (idle_rxbuf[2] << 16) |
    787e:	4b2c      	ldr	r3, [pc, #176]	; (7930 <cb_le_promisc+0x2f4>)
    7880:	681b      	ldr	r3, [r3, #0]
    7882:	3302      	adds	r3, #2
    7884:	781b      	ldrb	r3, [r3, #0]
    7886:	041b      	lsls	r3, r3, #16
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    7888:	431a      	orrs	r2, r3
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
    788a:	4b29      	ldr	r3, [pc, #164]	; (7930 <cb_le_promisc+0x2f4>)
    788c:	681b      	ldr	r3, [r3, #0]
    788e:	3301      	adds	r3, #1
    7890:	781b      	ldrb	r3, [r3, #0]
    7892:	021b      	lsls	r3, r3, #8
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    7894:	4313      	orrs	r3, r2
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
    7896:	4a26      	ldr	r2, [pc, #152]	; (7930 <cb_le_promisc+0x2f4>)
    7898:	6812      	ldr	r2, [r2, #0]
    789a:	7812      	ldrb	r2, [r2, #0]
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
    789c:	4313      	orrs	r3, r2
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    789e:	65fb      	str	r3, [r7, #92]	; 0x5c
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
		see_aa(aa);
    78a0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
    78a2:	f7ff fe77 	bl	7594 <see_aa>

		enqueue(LE_PACKET, idle_rxbuf);
    78a6:	4b22      	ldr	r3, [pc, #136]	; (7930 <cb_le_promisc+0x2f4>)
    78a8:	681b      	ldr	r3, [r3, #0]
    78aa:	2001      	movs	r0, #1
    78ac:	4619      	mov	r1, r3
    78ae:	f7fc fe0b 	bl	44c8 <enqueue>
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    78b2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    78b4:	3301      	adds	r3, #1
    78b6:	67fb      	str	r3, [r7, #124]	; 0x7c
    78b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    78ba:	f5b3 7f3c 	cmp.w	r3, #752	; 0x2f0
    78be:	f6ff af2a 	blt.w	7716 <cb_le_promisc+0xda>
		enqueue(LE_PACKET, idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    78c2:	2300      	movs	r3, #0
    78c4:	67fb      	str	r3, [r7, #124]	; 0x7c
    78c6:	e020      	b.n	790a <cb_le_promisc+0x2ce>
		if (le_promisc.active_aa[i].count > 3) {
    78c8:	4a1a      	ldr	r2, [pc, #104]	; (7934 <cb_le_promisc+0x2f8>)
    78ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    78cc:	00db      	lsls	r3, r3, #3
    78ce:	4413      	add	r3, r2
    78d0:	685b      	ldr	r3, [r3, #4]
    78d2:	2b03      	cmp	r3, #3
    78d4:	dd16      	ble.n	7904 <cb_le_promisc+0x2c8>
			le_set_access_address(le_promisc.active_aa[i].aa);
    78d6:	4a17      	ldr	r2, [pc, #92]	; (7934 <cb_le_promisc+0x2f8>)
    78d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    78da:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    78de:	4618      	mov	r0, r3
    78e0:	f7fe fd80 	bl	63e4 <le_set_access_address>
			data_cb = cb_follow_le;
    78e4:	4b14      	ldr	r3, [pc, #80]	; (7938 <cb_le_promisc+0x2fc>)
    78e6:	4a15      	ldr	r2, [pc, #84]	; (793c <cb_le_promisc+0x300>)
    78e8:	601a      	str	r2, [r3, #0]
			packet_cb = promisc_follow_cb;
    78ea:	4b15      	ldr	r3, [pc, #84]	; (7940 <cb_le_promisc+0x304>)
    78ec:	4a15      	ldr	r2, [pc, #84]	; (7944 <cb_le_promisc+0x308>)
    78ee:	601a      	str	r2, [r3, #0]
			le.crc_verify = 0;
    78f0:	4b15      	ldr	r3, [pc, #84]	; (7948 <cb_le_promisc+0x30c>)
    78f2:	2200      	movs	r2, #0
    78f4:	611a      	str	r2, [r3, #16]
			le_promisc_state(0, &le.access_address, 4);
    78f6:	2000      	movs	r0, #0
    78f8:	4913      	ldr	r1, [pc, #76]	; (7948 <cb_le_promisc+0x30c>)
    78fa:	2204      	movs	r2, #4
    78fc:	f7ff fc50 	bl	71a0 <le_promisc_state>
			// quit using the old stuff and switch to sync mode
			return 0;
    7900:	2300      	movs	r3, #0
    7902:	e006      	b.n	7912 <cb_le_promisc+0x2d6>
		enqueue(LE_PACKET, idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    7904:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7906:	3301      	adds	r3, #1
    7908:	67fb      	str	r3, [r7, #124]	; 0x7c
    790a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    790c:	2b1f      	cmp	r3, #31
    790e:	dddb      	ble.n	78c8 <cb_le_promisc+0x28c>
			// quit using the old stuff and switch to sync mode
			return 0;
		}
	}

	return 1;
    7910:	2301      	movs	r3, #1
}
    7912:	4618      	mov	r0, r3
    7914:	3784      	adds	r7, #132	; 0x84
    7916:	46bd      	mov	sp, r7
    7918:	bd90      	pop	{r4, r7, pc}
    791a:	bf00      	nop
    791c:	1000049c 	.word	0x1000049c
    7920:	0000b248 	.word	0x0000b248
    7924:	0000b1c8 	.word	0x0000b1c8
    7928:	02040811 	.word	0x02040811
    792c:	0000ba68 	.word	0x0000ba68
    7930:	10000454 	.word	0x10000454
    7934:	10000bec 	.word	0x10000bec
    7938:	10000998 	.word	0x10000998
    793c:	00006d25 	.word	0x00006d25
    7940:	1000099c 	.word	0x1000099c
    7944:	000074d9 	.word	0x000074d9
    7948:	10000458 	.word	0x10000458

0000794c <bt_promisc_le>:

void bt_promisc_le() {
    794c:	b580      	push	{r7, lr}
    794e:	af00      	add	r7, sp, #0
	while (requested_mode == MODE_BT_PROMISC_LE) {
    7950:	e02c      	b.n	79ac <bt_promisc_le+0x60>
		reset_le_promisc();
    7952:	f7fe fdad 	bl	64b0 <reset_le_promisc>

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    7956:	4b18      	ldr	r3, [pc, #96]	; (79b8 <bt_promisc_le+0x6c>)
    7958:	881b      	ldrh	r3, [r3, #0]
    795a:	b29b      	uxth	r3, r3
    795c:	f003 0301 	and.w	r3, r3, #1
    7960:	2b00      	cmp	r3, #0
    7962:	d003      	beq.n	796c <bt_promisc_le+0x20>
			channel = 2440;
    7964:	4b14      	ldr	r3, [pc, #80]	; (79b8 <bt_promisc_le+0x6c>)
    7966:	f640 1288 	movw	r2, #2440	; 0x988
    796a:	801a      	strh	r2, [r3, #0]

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
    796c:	4b13      	ldr	r3, [pc, #76]	; (79bc <bt_promisc_le+0x70>)
    796e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    7970:	2b00      	cmp	r3, #0
    7972:	d107      	bne.n	7984 <bt_promisc_le+0x38>
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set();
    7974:	f7fc ff16 	bl	47a4 <cs_threshold_calc_and_set>
			data_cb = cb_le_promisc;
    7978:	4b11      	ldr	r3, [pc, #68]	; (79c0 <bt_promisc_le+0x74>)
    797a:	4a12      	ldr	r2, [pc, #72]	; (79c4 <bt_promisc_le+0x78>)
    797c:	601a      	str	r2, [r3, #0]
			bt_generic_le(MODE_BT_PROMISC_LE);
    797e:	200a      	movs	r0, #10
    7980:	f7fe fda6 	bl	64d0 <bt_generic_le>
		}

		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
    7984:	4b10      	ldr	r3, [pc, #64]	; (79c8 <bt_promisc_le+0x7c>)
    7986:	781b      	ldrb	r3, [r3, #0]
    7988:	b2db      	uxtb	r3, r3
    798a:	2b0a      	cmp	r3, #10
    798c:	d000      	beq.n	7990 <bt_promisc_le+0x44>
			break;
    798e:	e012      	b.n	79b6 <bt_promisc_le+0x6a>

		le_promisc_state(0, &le.access_address, 4);
    7990:	2000      	movs	r0, #0
    7992:	490a      	ldr	r1, [pc, #40]	; (79bc <bt_promisc_le+0x70>)
    7994:	2204      	movs	r2, #4
    7996:	f7ff fc03 	bl	71a0 <le_promisc_state>
		packet_cb = promisc_follow_cb;
    799a:	4b0c      	ldr	r3, [pc, #48]	; (79cc <bt_promisc_le+0x80>)
    799c:	4a0c      	ldr	r2, [pc, #48]	; (79d0 <bt_promisc_le+0x84>)
    799e:	601a      	str	r2, [r3, #0]
		le.crc_verify = 0;
    79a0:	4b06      	ldr	r3, [pc, #24]	; (79bc <bt_promisc_le+0x70>)
    79a2:	2200      	movs	r2, #0
    79a4:	611a      	str	r2, [r3, #16]
		bt_le_sync(MODE_BT_PROMISC_LE);
    79a6:	200a      	movs	r0, #10
    79a8:	f7fe ff0e 	bl	67c8 <bt_le_sync>

	return 1;
}

void bt_promisc_le() {
	while (requested_mode == MODE_BT_PROMISC_LE) {
    79ac:	4b06      	ldr	r3, [pc, #24]	; (79c8 <bt_promisc_le+0x7c>)
    79ae:	781b      	ldrb	r3, [r3, #0]
    79b0:	b2db      	uxtb	r3, r3
    79b2:	2b0a      	cmp	r3, #10
    79b4:	d0cd      	beq.n	7952 <bt_promisc_le+0x6>
		le_promisc_state(0, &le.access_address, 4);
		packet_cb = promisc_follow_cb;
		le.crc_verify = 0;
		bt_le_sync(MODE_BT_PROMISC_LE);
	}
}
    79b6:	bd80      	pop	{r7, pc}
    79b8:	1000049c 	.word	0x1000049c
    79bc:	10000458 	.word	0x10000458
    79c0:	10000998 	.word	0x10000998
    79c4:	0000763d 	.word	0x0000763d
    79c8:	10000a3f 	.word	0x10000a3f
    79cc:	1000099c 	.word	0x1000099c
    79d0:	000074d9 	.word	0x000074d9

000079d4 <bt_slave_le>:

void bt_slave_le() {
    79d4:	b590      	push	{r4, r7, lr}
    79d6:	b089      	sub	sp, #36	; 0x24
    79d8:	af00      	add	r7, sp, #0
	u32 calc_crc;
	int i;

	u8 adv_ind[] = {
    79da:	4a35      	ldr	r2, [pc, #212]	; (7ab0 <bt_slave_le+0xdc>)
    79dc:	1d3b      	adds	r3, r7, #4
    79de:	4614      	mov	r4, r2
    79e0:	6820      	ldr	r0, [r4, #0]
    79e2:	6861      	ldr	r1, [r4, #4]
    79e4:	68a2      	ldr	r2, [r4, #8]
    79e6:	c307      	stmia	r3!, {r0, r1, r2}
    79e8:	89a2      	ldrh	r2, [r4, #12]
    79ea:	801a      	strh	r2, [r3, #0]

		// CRC (calc)
		0xff, 0xff, 0xff,
	};

	u8 adv_ind_len = sizeof(adv_ind) - 3;
    79ec:	230b      	movs	r3, #11
    79ee:	76fb      	strb	r3, [r7, #27]

	// copy the user-specified mac address
	for (i = 0; i < 6; ++i)
    79f0:	2300      	movs	r3, #0
    79f2:	61fb      	str	r3, [r7, #28]
    79f4:	e00e      	b.n	7a14 <bt_slave_le+0x40>
		adv_ind[i+2] = slave_mac_address[5-i];
    79f6:	69fb      	ldr	r3, [r7, #28]
    79f8:	3302      	adds	r3, #2
    79fa:	69fa      	ldr	r2, [r7, #28]
    79fc:	f1c2 0205 	rsb	r2, r2, #5
    7a00:	492c      	ldr	r1, [pc, #176]	; (7ab4 <bt_slave_le+0xe0>)
    7a02:	5c8a      	ldrb	r2, [r1, r2]
    7a04:	f107 0120 	add.w	r1, r7, #32
    7a08:	440b      	add	r3, r1
    7a0a:	f803 2c1c 	strb.w	r2, [r3, #-28]
	};

	u8 adv_ind_len = sizeof(adv_ind) - 3;

	// copy the user-specified mac address
	for (i = 0; i < 6; ++i)
    7a0e:	69fb      	ldr	r3, [r7, #28]
    7a10:	3301      	adds	r3, #1
    7a12:	61fb      	str	r3, [r7, #28]
    7a14:	69fb      	ldr	r3, [r7, #28]
    7a16:	2b05      	cmp	r3, #5
    7a18:	dded      	ble.n	79f6 <bt_slave_le+0x22>
		adv_ind[i+2] = slave_mac_address[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
    7a1a:	4b27      	ldr	r3, [pc, #156]	; (7ab8 <bt_slave_le+0xe4>)
    7a1c:	68d9      	ldr	r1, [r3, #12]
    7a1e:	7efb      	ldrb	r3, [r7, #27]
    7a20:	1d3a      	adds	r2, r7, #4
    7a22:	4608      	mov	r0, r1
    7a24:	4611      	mov	r1, r2
    7a26:	461a      	mov	r2, r3
    7a28:	f000 fddc 	bl	85e4 <btle_calc_crc>
    7a2c:	6178      	str	r0, [r7, #20]
	adv_ind[adv_ind_len+0] = (calc_crc >>  0) & 0xff;
    7a2e:	7efb      	ldrb	r3, [r7, #27]
    7a30:	697a      	ldr	r2, [r7, #20]
    7a32:	b2d2      	uxtb	r2, r2
    7a34:	f107 0120 	add.w	r1, r7, #32
    7a38:	440b      	add	r3, r1
    7a3a:	f803 2c1c 	strb.w	r2, [r3, #-28]
	adv_ind[adv_ind_len+1] = (calc_crc >>  8) & 0xff;
    7a3e:	7efb      	ldrb	r3, [r7, #27]
    7a40:	3301      	adds	r3, #1
    7a42:	697a      	ldr	r2, [r7, #20]
    7a44:	0a12      	lsrs	r2, r2, #8
    7a46:	b2d2      	uxtb	r2, r2
    7a48:	f107 0120 	add.w	r1, r7, #32
    7a4c:	440b      	add	r3, r1
    7a4e:	f803 2c1c 	strb.w	r2, [r3, #-28]
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    7a52:	7efb      	ldrb	r3, [r7, #27]
    7a54:	3302      	adds	r3, #2
    7a56:	697a      	ldr	r2, [r7, #20]
    7a58:	0c12      	lsrs	r2, r2, #16
    7a5a:	b2d2      	uxtb	r2, r2
    7a5c:	f107 0120 	add.w	r1, r7, #32
    7a60:	440b      	add	r3, r1
    7a62:	f803 2c1c 	strb.w	r2, [r3, #-28]

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    7a66:	e01b      	b.n	7aa0 <bt_slave_le+0xcc>
		ICER0 = ICER0_ICE_USB;
    7a68:	4b14      	ldr	r3, [pc, #80]	; (7abc <bt_slave_le+0xe8>)
    7a6a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    7a6e:	601a      	str	r2, [r3, #0]
		ICER0 = ICER0_ICE_DMA;
    7a70:	4b12      	ldr	r3, [pc, #72]	; (7abc <bt_slave_le+0xe8>)
    7a72:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    7a76:	601a      	str	r2, [r3, #0]
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind);
    7a78:	7efb      	ldrb	r3, [r7, #27]
    7a7a:	3303      	adds	r3, #3
    7a7c:	b2da      	uxtb	r2, r3
    7a7e:	1d3b      	adds	r3, r7, #4
    7a80:	480f      	ldr	r0, [pc, #60]	; (7ac0 <bt_slave_le+0xec>)
    7a82:	4611      	mov	r1, r2
    7a84:	461a      	mov	r2, r3
    7a86:	f7fe f923 	bl	5cd0 <le_transmit>
		ISER0 = ISER0_ISE_USB;
    7a8a:	4b0e      	ldr	r3, [pc, #56]	; (7ac4 <bt_slave_le+0xf0>)
    7a8c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    7a90:	601a      	str	r2, [r3, #0]
		ISER0 = ISER0_ISE_DMA;
    7a92:	4b0c      	ldr	r3, [pc, #48]	; (7ac4 <bt_slave_le+0xf0>)
    7a94:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    7a98:	601a      	str	r2, [r3, #0]
		msleep(100);
    7a9a:	2064      	movs	r0, #100	; 0x64
    7a9c:	f7fd fd48 	bl	5530 <msleep>
	adv_ind[adv_ind_len+0] = (calc_crc >>  0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >>  8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    7aa0:	4b09      	ldr	r3, [pc, #36]	; (7ac8 <bt_slave_le+0xf4>)
    7aa2:	781b      	ldrb	r3, [r3, #0]
    7aa4:	b2db      	uxtb	r3, r3
    7aa6:	2b0c      	cmp	r3, #12
    7aa8:	d0de      	beq.n	7a68 <bt_slave_le+0x94>
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind);
		ISER0 = ISER0_ISE_USB;
		ISER0 = ISER0_ISE_DMA;
		msleep(100);
	}
}
    7aaa:	3724      	adds	r7, #36	; 0x24
    7aac:	46bd      	mov	sp, r7
    7aae:	bd90      	pop	{r4, r7, pc}
    7ab0:	0000ba78 	.word	0x0000ba78
    7ab4:	1000098c 	.word	0x1000098c
    7ab8:	10000458 	.word	0x10000458
    7abc:	e000e180 	.word	0xe000e180
    7ac0:	8e89bed6 	.word	0x8e89bed6
    7ac4:	e000e100 	.word	0xe000e100
    7ac8:	10000a3f 	.word	0x10000a3f

00007acc <specan>:

/* spectrum analysis */
void specan()
{
    7acc:	b590      	push	{r4, r7, lr}
    7ace:	b091      	sub	sp, #68	; 0x44
    7ad0:	af00      	add	r7, sp, #0
	u8 epstat;
	u16 f;
	u8 i = 0;
    7ad2:	2300      	movs	r3, #0
    7ad4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	u8 buf[DMA_SIZE];

	RXLED_SET;
    7ad8:	4b5a      	ldr	r3, [pc, #360]	; (7c44 <specan+0x178>)
    7ada:	2210      	movs	r2, #16
    7adc:	601a      	str	r2, [r3, #0]

	queue_init();
    7ade:	f000 fea3 	bl	8828 <queue_init>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7ae2:	4b59      	ldr	r3, [pc, #356]	; (7c48 <specan+0x17c>)
    7ae4:	2280      	movs	r2, #128	; 0x80
    7ae6:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    7ae8:	2012      	movs	r0, #18
    7aea:	f642 3122 	movw	r1, #11042	; 0x2b22
    7aee:	f002 f8c3 	bl	9c78 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    7af2:	2014      	movs	r0, #20
    7af4:	f241 314b 	movw	r1, #4939	; 0x134b
    7af8:	f002 f8be 	bl	9c78 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    7afc:	2020      	movs	r0, #32
    7afe:	f240 1101 	movw	r1, #257	; 0x101
    7b02:	f002 f8b9 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    7b06:	2003      	movs	r0, #3
    7b08:	2129      	movs	r1, #41	; 0x29
    7b0a:	f002 f8b5 	bl	9c78 <cc2400_set>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
    7b0e:	bf00      	nop
    7b10:	f002 f96a 	bl	9de8 <cc2400_status>
    7b14:	4603      	mov	r3, r0
    7b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7b1a:	2b00      	cmp	r3, #0
    7b1c:	d0f8      	beq.n	7b10 <specan+0x44>
	while ((cc2400_status() & FS_LOCK));
    7b1e:	bf00      	nop
    7b20:	f002 f962 	bl	9de8 <cc2400_status>
    7b24:	4603      	mov	r3, r0
    7b26:	f003 0304 	and.w	r3, r3, #4
    7b2a:	2b00      	cmp	r3, #0
    7b2c:	d1f8      	bne.n	7b20 <specan+0x54>

	while (requested_mode == MODE_SPECAN) {
    7b2e:	e07a      	b.n	7c26 <specan+0x15a>
		for (f = low_freq; f < high_freq + 1; f++) {
    7b30:	4b46      	ldr	r3, [pc, #280]	; (7c4c <specan+0x180>)
    7b32:	881b      	ldrh	r3, [r3, #0]
    7b34:	87fb      	strh	r3, [r7, #62]	; 0x3e
    7b36:	e06f      	b.n	7c18 <specan+0x14c>
			cc2400_set(FSDIV, f - 1);
    7b38:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    7b3a:	3b01      	subs	r3, #1
    7b3c:	b29b      	uxth	r3, r3
    7b3e:	2002      	movs	r0, #2
    7b40:	4619      	mov	r1, r3
    7b42:	f002 f899 	bl	9c78 <cc2400_set>
			cc2400_strobe(SFSON);
    7b46:	2061      	movs	r0, #97	; 0x61
    7b48:	f002 f958 	bl	9dfc <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    7b4c:	bf00      	nop
    7b4e:	f002 f94b 	bl	9de8 <cc2400_status>
    7b52:	4603      	mov	r3, r0
    7b54:	f003 0304 	and.w	r3, r3, #4
    7b58:	2b00      	cmp	r3, #0
    7b5a:	d0f8      	beq.n	7b4e <specan+0x82>
			cc2400_strobe(SRX);
    7b5c:	2062      	movs	r0, #98	; 0x62
    7b5e:	f002 f94d 	bl	9dfc <cc2400_strobe>

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
    7b62:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    7b66:	607b      	str	r3, [r7, #4]
    7b68:	bf00      	nop
    7b6a:	687b      	ldr	r3, [r7, #4]
    7b6c:	3b01      	subs	r3, #1
    7b6e:	607b      	str	r3, [r7, #4]
    7b70:	2b00      	cmp	r3, #0
    7b72:	d1fa      	bne.n	7b6a <specan+0x9e>
			buf[3 * i] = (f >> 8) & 0xFF;
    7b74:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    7b78:	4613      	mov	r3, r2
    7b7a:	005b      	lsls	r3, r3, #1
    7b7c:	4413      	add	r3, r2
    7b7e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    7b80:	0a12      	lsrs	r2, r2, #8
    7b82:	b292      	uxth	r2, r2
    7b84:	b2d2      	uxtb	r2, r2
    7b86:	f107 0140 	add.w	r1, r7, #64	; 0x40
    7b8a:	440b      	add	r3, r1
    7b8c:	f803 2c38 	strb.w	r2, [r3, #-56]
			buf[(3 * i) + 1] = f  & 0xFF;
    7b90:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    7b94:	4613      	mov	r3, r2
    7b96:	005b      	lsls	r3, r3, #1
    7b98:	4413      	add	r3, r2
    7b9a:	3301      	adds	r3, #1
    7b9c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    7b9e:	b2d2      	uxtb	r2, r2
    7ba0:	f107 0140 	add.w	r1, r7, #64	; 0x40
    7ba4:	440b      	add	r3, r1
    7ba6:	f803 2c38 	strb.w	r2, [r3, #-56]
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    7baa:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    7bae:	4613      	mov	r3, r2
    7bb0:	005b      	lsls	r3, r3, #1
    7bb2:	4413      	add	r3, r2
    7bb4:	1c9c      	adds	r4, r3, #2
    7bb6:	2006      	movs	r0, #6
    7bb8:	f002 f848 	bl	9c4c <cc2400_get>
    7bbc:	4603      	mov	r3, r0
    7bbe:	0a1b      	lsrs	r3, r3, #8
    7bc0:	b29b      	uxth	r3, r3
    7bc2:	b2da      	uxtb	r2, r3
    7bc4:	f107 0340 	add.w	r3, r7, #64	; 0x40
    7bc8:	4423      	add	r3, r4
    7bca:	f803 2c38 	strb.w	r2, [r3, #-56]
			i++;
    7bce:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    7bd2:	3301      	adds	r3, #1
    7bd4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
			if (i == 16) {
    7bd8:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    7bdc:	2b10      	cmp	r3, #16
    7bde:	d10d      	bne.n	7bfc <specan+0x130>
				enqueue(SPECAN, buf);
    7be0:	f107 0308 	add.w	r3, r7, #8
    7be4:	2004      	movs	r0, #4
    7be6:	4619      	mov	r1, r3
    7be8:	f7fc fc6e 	bl	44c8 <enqueue>
				i = 0;
    7bec:	2300      	movs	r3, #0
    7bee:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

				handle_usb(clkn);
    7bf2:	4b17      	ldr	r3, [pc, #92]	; (7c50 <specan+0x184>)
    7bf4:	681b      	ldr	r3, [r3, #0]
    7bf6:	4618      	mov	r0, r3
    7bf8:	f000 feb6 	bl	8968 <handle_usb>
			}

			cc2400_strobe(SRFOFF);
    7bfc:	2064      	movs	r0, #100	; 0x64
    7bfe:	f002 f8fd 	bl	9dfc <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    7c02:	bf00      	nop
    7c04:	f002 f8f0 	bl	9de8 <cc2400_status>
    7c08:	4603      	mov	r3, r0
    7c0a:	f003 0304 	and.w	r3, r3, #4
    7c0e:	2b00      	cmp	r3, #0
    7c10:	d1f8      	bne.n	7c04 <specan+0x138>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
		for (f = low_freq; f < high_freq + 1; f++) {
    7c12:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    7c14:	3301      	adds	r3, #1
    7c16:	87fb      	strh	r3, [r7, #62]	; 0x3e
    7c18:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    7c1a:	4b0e      	ldr	r3, [pc, #56]	; (7c54 <specan+0x188>)
    7c1c:	881b      	ldrh	r3, [r3, #0]
    7c1e:	b29b      	uxth	r3, r3
    7c20:	3301      	adds	r3, #1
    7c22:	429a      	cmp	r2, r3
    7c24:	db88      	blt.n	7b38 <specan+0x6c>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
    7c26:	4b0c      	ldr	r3, [pc, #48]	; (7c58 <specan+0x18c>)
    7c28:	781b      	ldrb	r3, [r3, #0]
    7c2a:	b2db      	uxtb	r3, r3
    7c2c:	2b04      	cmp	r3, #4
    7c2e:	f43f af7f 	beq.w	7b30 <specan+0x64>

			cc2400_strobe(SRFOFF);
			while ((cc2400_status() & FS_LOCK));
		}
	}
	mode = MODE_IDLE;
    7c32:	4b0a      	ldr	r3, [pc, #40]	; (7c5c <specan+0x190>)
    7c34:	2200      	movs	r2, #0
    7c36:	701a      	strb	r2, [r3, #0]
	RXLED_CLR;
    7c38:	4b09      	ldr	r3, [pc, #36]	; (7c60 <specan+0x194>)
    7c3a:	2210      	movs	r2, #16
    7c3c:	601a      	str	r2, [r3, #0]
}
    7c3e:	3744      	adds	r7, #68	; 0x44
    7c40:	46bd      	mov	sp, r7
    7c42:	bd90      	pop	{r4, r7, pc}
    7c44:	2009c038 	.word	0x2009c038
    7c48:	2009c058 	.word	0x2009c058
    7c4c:	1000049e 	.word	0x1000049e
    7c50:	10000be4 	.word	0x10000be4
    7c54:	100004a0 	.word	0x100004a0
    7c58:	10000a3f 	.word	0x10000a3f
    7c5c:	10000a3e 	.word	0x10000a3e
    7c60:	2009c03c 	.word	0x2009c03c

00007c64 <led_specan>:

/* LED based spectrum analysis */
void led_specan()
{
    7c64:	b580      	push	{r7, lr}
    7c66:	b084      	sub	sp, #16
    7c68:	af00      	add	r7, sp, #0
	int8_t lvl;
	u8 i = 0;
    7c6a:	2300      	movs	r3, #0
    7c6c:	73fb      	strb	r3, [r7, #15]
	u16 channels[3] = {2412, 2437, 2462};
    7c6e:	4a5b      	ldr	r2, [pc, #364]	; (7ddc <led_specan+0x178>)
    7c70:	f107 0308 	add.w	r3, r7, #8
    7c74:	6810      	ldr	r0, [r2, #0]
    7c76:	6018      	str	r0, [r3, #0]
    7c78:	8892      	ldrh	r2, [r2, #4]
    7c7a:	809a      	strh	r2, [r3, #4]
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7c7c:	4b58      	ldr	r3, [pc, #352]	; (7de0 <led_specan+0x17c>)
    7c7e:	2280      	movs	r2, #128	; 0x80
    7c80:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    7c82:	2012      	movs	r0, #18
    7c84:	f642 3122 	movw	r1, #11042	; 0x2b22
    7c88:	f001 fff6 	bl	9c78 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    7c8c:	2014      	movs	r0, #20
    7c8e:	f241 314b 	movw	r1, #4939	; 0x134b
    7c92:	f001 fff1 	bl	9c78 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    7c96:	2020      	movs	r0, #32
    7c98:	f240 1101 	movw	r1, #257	; 0x101
    7c9c:	f001 ffec 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    7ca0:	2003      	movs	r0, #3
    7ca2:	2129      	movs	r1, #41	; 0x29
    7ca4:	f001 ffe8 	bl	9c78 <cc2400_set>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols
    7ca8:	2006      	movs	r0, #6
    7caa:	21f1      	movs	r1, #241	; 0xf1
    7cac:	f001 ffe4 	bl	9c78 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    7cb0:	bf00      	nop
    7cb2:	f002 f899 	bl	9de8 <cc2400_status>
    7cb6:	4603      	mov	r3, r0
    7cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7cbc:	2b00      	cmp	r3, #0
    7cbe:	d0f8      	beq.n	7cb2 <led_specan+0x4e>
	while ((cc2400_status() & FS_LOCK));
    7cc0:	bf00      	nop
    7cc2:	f002 f891 	bl	9de8 <cc2400_status>
    7cc6:	4603      	mov	r3, r0
    7cc8:	f003 0304 	and.w	r3, r3, #4
    7ccc:	2b00      	cmp	r3, #0
    7cce:	d1f8      	bne.n	7cc2 <led_specan+0x5e>

	while (requested_mode == MODE_LED_SPECAN) {
    7cd0:	e079      	b.n	7dc6 <led_specan+0x162>
		cc2400_set(FSDIV, channels[i] - 1);
    7cd2:	7bfb      	ldrb	r3, [r7, #15]
    7cd4:	005b      	lsls	r3, r3, #1
    7cd6:	f107 0210 	add.w	r2, r7, #16
    7cda:	4413      	add	r3, r2
    7cdc:	f833 3c08 	ldrh.w	r3, [r3, #-8]
    7ce0:	3b01      	subs	r3, #1
    7ce2:	b29b      	uxth	r3, r3
    7ce4:	2002      	movs	r0, #2
    7ce6:	4619      	mov	r1, r3
    7ce8:	f001 ffc6 	bl	9c78 <cc2400_set>
		cc2400_strobe(SFSON);
    7cec:	2061      	movs	r0, #97	; 0x61
    7cee:	f002 f885 	bl	9dfc <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    7cf2:	bf00      	nop
    7cf4:	f002 f878 	bl	9de8 <cc2400_status>
    7cf8:	4603      	mov	r3, r0
    7cfa:	f003 0304 	and.w	r3, r3, #4
    7cfe:	2b00      	cmp	r3, #0
    7d00:	d0f8      	beq.n	7cf4 <led_specan+0x90>
		cc2400_strobe(SRX);
    7d02:	2062      	movs	r0, #98	; 0x62
    7d04:	f002 f87a 	bl	9dfc <cc2400_strobe>

		/* give the CC2400 time to acquire RSSI reading */
		volatile u32 j = 500; while (--j); //FIXME crude delay
    7d08:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    7d0c:	607b      	str	r3, [r7, #4]
    7d0e:	bf00      	nop
    7d10:	687b      	ldr	r3, [r7, #4]
    7d12:	3b01      	subs	r3, #1
    7d14:	607b      	str	r3, [r7, #4]
    7d16:	2b00      	cmp	r3, #0
    7d18:	d1fa      	bne.n	7d10 <led_specan+0xac>
		lvl = cc2400_get(RSSI) >> 8;
    7d1a:	2006      	movs	r0, #6
    7d1c:	f001 ff96 	bl	9c4c <cc2400_get>
    7d20:	4603      	mov	r3, r0
    7d22:	0a1b      	lsrs	r3, r3, #8
    7d24:	b29b      	uxth	r3, r3
    7d26:	73bb      	strb	r3, [r7, #14]
        if (lvl > rssi_threshold) {
    7d28:	4b2e      	ldr	r3, [pc, #184]	; (7de4 <led_specan+0x180>)
    7d2a:	781b      	ldrb	r3, [r3, #0]
    7d2c:	b2db      	uxtb	r3, r3
    7d2e:	f997 200e 	ldrsb.w	r2, [r7, #14]
    7d32:	b25b      	sxtb	r3, r3
    7d34:	429a      	cmp	r2, r3
    7d36:	dd15      	ble.n	7d64 <led_specan+0x100>
            switch (i) {
    7d38:	7bfb      	ldrb	r3, [r7, #15]
    7d3a:	2b01      	cmp	r3, #1
    7d3c:	d009      	beq.n	7d52 <led_specan+0xee>
    7d3e:	2b02      	cmp	r3, #2
    7d40:	d00b      	beq.n	7d5a <led_specan+0xf6>
    7d42:	2b00      	cmp	r3, #0
    7d44:	d000      	beq.n	7d48 <led_specan+0xe4>
    7d46:	e021      	b.n	7d8c <led_specan+0x128>
                case 0:
                    TXLED_SET;
    7d48:	4b27      	ldr	r3, [pc, #156]	; (7de8 <led_specan+0x184>)
    7d4a:	f44f 7280 	mov.w	r2, #256	; 0x100
    7d4e:	601a      	str	r2, [r3, #0]
                    break;
    7d50:	e007      	b.n	7d62 <led_specan+0xfe>
                case 1:
                    RXLED_SET;
    7d52:	4b25      	ldr	r3, [pc, #148]	; (7de8 <led_specan+0x184>)
    7d54:	2210      	movs	r2, #16
    7d56:	601a      	str	r2, [r3, #0]
                    break;
    7d58:	e003      	b.n	7d62 <led_specan+0xfe>
                case 2:
                    USRLED_SET;
    7d5a:	4b23      	ldr	r3, [pc, #140]	; (7de8 <led_specan+0x184>)
    7d5c:	2202      	movs	r2, #2
    7d5e:	601a      	str	r2, [r3, #0]
                    break;
    7d60:	bf00      	nop
    7d62:	e013      	b.n	7d8c <led_specan+0x128>
            }
        }
        else {
            switch (i) {
    7d64:	7bfb      	ldrb	r3, [r7, #15]
    7d66:	2b01      	cmp	r3, #1
    7d68:	d008      	beq.n	7d7c <led_specan+0x118>
    7d6a:	2b02      	cmp	r3, #2
    7d6c:	d00a      	beq.n	7d84 <led_specan+0x120>
    7d6e:	2b00      	cmp	r3, #0
    7d70:	d10c      	bne.n	7d8c <led_specan+0x128>
                case 0:
                    TXLED_CLR;
    7d72:	4b1e      	ldr	r3, [pc, #120]	; (7dec <led_specan+0x188>)
    7d74:	f44f 7280 	mov.w	r2, #256	; 0x100
    7d78:	601a      	str	r2, [r3, #0]
                    break;
    7d7a:	e007      	b.n	7d8c <led_specan+0x128>
                case 1:
                    RXLED_CLR;
    7d7c:	4b1b      	ldr	r3, [pc, #108]	; (7dec <led_specan+0x188>)
    7d7e:	2210      	movs	r2, #16
    7d80:	601a      	str	r2, [r3, #0]
                    break;
    7d82:	e003      	b.n	7d8c <led_specan+0x128>
                case 2:
                    USRLED_CLR;
    7d84:	4b19      	ldr	r3, [pc, #100]	; (7dec <led_specan+0x188>)
    7d86:	2202      	movs	r2, #2
    7d88:	601a      	str	r2, [r3, #0]
                    break;
    7d8a:	bf00      	nop
            }
        }

		i = (i+1) % 3;
    7d8c:	7bfb      	ldrb	r3, [r7, #15]
    7d8e:	1c5a      	adds	r2, r3, #1
    7d90:	4b17      	ldr	r3, [pc, #92]	; (7df0 <led_specan+0x18c>)
    7d92:	fb83 3102 	smull	r3, r1, r3, r2
    7d96:	17d3      	asrs	r3, r2, #31
    7d98:	1ac9      	subs	r1, r1, r3
    7d9a:	460b      	mov	r3, r1
    7d9c:	005b      	lsls	r3, r3, #1
    7d9e:	440b      	add	r3, r1
    7da0:	1ad1      	subs	r1, r2, r3
    7da2:	460b      	mov	r3, r1
    7da4:	73fb      	strb	r3, [r7, #15]

		handle_usb(clkn);
    7da6:	4b13      	ldr	r3, [pc, #76]	; (7df4 <led_specan+0x190>)
    7da8:	681b      	ldr	r3, [r3, #0]
    7daa:	4618      	mov	r0, r3
    7dac:	f000 fddc 	bl	8968 <handle_usb>
        //wait(1);
		cc2400_strobe(SRFOFF);
    7db0:	2064      	movs	r0, #100	; 0x64
    7db2:	f002 f823 	bl	9dfc <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    7db6:	bf00      	nop
    7db8:	f002 f816 	bl	9de8 <cc2400_status>
    7dbc:	4603      	mov	r3, r0
    7dbe:	f003 0304 	and.w	r3, r3, #4
    7dc2:	2b00      	cmp	r3, #0
    7dc4:	d1f8      	bne.n	7db8 <led_specan+0x154>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols

	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_LED_SPECAN) {
    7dc6:	4b0c      	ldr	r3, [pc, #48]	; (7df8 <led_specan+0x194>)
    7dc8:	781b      	ldrb	r3, [r3, #0]
    7dca:	b2db      	uxtb	r3, r3
    7dcc:	2b07      	cmp	r3, #7
    7dce:	d080      	beq.n	7cd2 <led_specan+0x6e>
		handle_usb(clkn);
        //wait(1);
		cc2400_strobe(SRFOFF);
		while ((cc2400_status() & FS_LOCK));
	}
	mode = MODE_IDLE;
    7dd0:	4b0a      	ldr	r3, [pc, #40]	; (7dfc <led_specan+0x198>)
    7dd2:	2200      	movs	r2, #0
    7dd4:	701a      	strb	r2, [r3, #0]
}
    7dd6:	3710      	adds	r7, #16
    7dd8:	46bd      	mov	sp, r7
    7dda:	bd80      	pop	{r7, pc}
    7ddc:	0000ba88 	.word	0x0000ba88
    7de0:	2009c058 	.word	0x2009c058
    7de4:	100004a2 	.word	0x100004a2
    7de8:	2009c038 	.word	0x2009c038
    7dec:	2009c03c 	.word	0x2009c03c
    7df0:	55555556 	.word	0x55555556
    7df4:	10000be4 	.word	0x10000be4
    7df8:	10000a3f 	.word	0x10000a3f
    7dfc:	10000a3e 	.word	0x10000a3e

00007e00 <main>:

int main()
{
    7e00:	b580      	push	{r7, lr}
    7e02:	af00      	add	r7, sp, #0
	ubertooth_init();
    7e04:	f001 fe5c 	bl	9ac0 <ubertooth_init>
	clkn_init();
    7e08:	f7fd fab8 	bl	537c <clkn_init>
	ubertooth_usb_init(vendor_request_handler);
    7e0c:	4844      	ldr	r0, [pc, #272]	; (7f20 <main+0x120>)
    7e0e:	f000 fce3 	bl	87d8 <ubertooth_usb_init>

	while (1) {
		handle_usb(clkn);
    7e12:	4b44      	ldr	r3, [pc, #272]	; (7f24 <main+0x124>)
    7e14:	681b      	ldr	r3, [r3, #0]
    7e16:	4618      	mov	r0, r3
    7e18:	f000 fda6 	bl	8968 <handle_usb>
		if(requested_mode != mode)
    7e1c:	4b42      	ldr	r3, [pc, #264]	; (7f28 <main+0x128>)
    7e1e:	781b      	ldrb	r3, [r3, #0]
    7e20:	b2da      	uxtb	r2, r3
    7e22:	4b42      	ldr	r3, [pc, #264]	; (7f2c <main+0x12c>)
    7e24:	781b      	ldrb	r3, [r3, #0]
    7e26:	b2db      	uxtb	r3, r3
    7e28:	429a      	cmp	r2, r3
    7e2a:	d077      	beq.n	7f1c <main+0x11c>
			switch (requested_mode) {
    7e2c:	4b3e      	ldr	r3, [pc, #248]	; (7f28 <main+0x128>)
    7e2e:	781b      	ldrb	r3, [r3, #0]
    7e30:	b2db      	uxtb	r3, r3
    7e32:	2b0d      	cmp	r3, #13
    7e34:	d871      	bhi.n	7f1a <main+0x11a>
    7e36:	a201      	add	r2, pc, #4	; (adr r2, 7e3c <main+0x3c>)
    7e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7e3c:	00007f15 	.word	0x00007f15
    7e40:	00007e81 	.word	0x00007e81
    7e44:	00007f1b 	.word	0x00007f1b
    7e48:	00007eab 	.word	0x00007eab
    7e4c:	00007ef5 	.word	0x00007ef5
    7e50:	00007ec1 	.word	0x00007ec1
    7e54:	00007ee7 	.word	0x00007ee7
    7e58:	00007efb 	.word	0x00007efb
    7e5c:	00007e8d 	.word	0x00007e8d
    7e60:	00007e99 	.word	0x00007e99
    7e64:	00007e9f 	.word	0x00007e9f
    7e68:	00007e75 	.word	0x00007e75
    7e6c:	00007ea5 	.word	0x00007ea5
    7e70:	00007f01 	.word	0x00007f01
				 case MODE_RESET:
					/* Allow time for the USB command to return correctly */
					wait(1);
    7e74:	2001      	movs	r0, #1
    7e76:	f001 fd1b 	bl	98b0 <wait>
					reset();
    7e7a:	f002 f8c9 	bl	a010 <reset>
					break;
    7e7e:	e04d      	b.n	7f1c <main+0x11c>
				case MODE_RX_SYMBOLS:
					mode = MODE_RX_SYMBOLS;
    7e80:	4b2a      	ldr	r3, [pc, #168]	; (7f2c <main+0x12c>)
    7e82:	2201      	movs	r2, #1
    7e84:	701a      	strb	r2, [r3, #0]
					bt_stream_rx();
    7e86:	f7fe f97d 	bl	6184 <bt_stream_rx>
					break;
    7e8a:	e047      	b.n	7f1c <main+0x11c>
				case MODE_BT_FOLLOW:
					mode = MODE_BT_FOLLOW;
    7e8c:	4b27      	ldr	r3, [pc, #156]	; (7f2c <main+0x12c>)
    7e8e:	2208      	movs	r2, #8
    7e90:	701a      	strb	r2, [r3, #0]
					bt_stream_rx();
    7e92:	f7fe f977 	bl	6184 <bt_stream_rx>
					break;
    7e96:	e041      	b.n	7f1c <main+0x11c>
				case MODE_BT_FOLLOW_LE:
					bt_follow_le();
    7e98:	f7ff f96e 	bl	7178 <bt_follow_le>
					break;
    7e9c:	e03e      	b.n	7f1c <main+0x11c>
				case MODE_BT_PROMISC_LE:
					bt_promisc_le();
    7e9e:	f7ff fd55 	bl	794c <bt_promisc_le>
					break;
    7ea2:	e03b      	b.n	7f1c <main+0x11c>
				case MODE_BT_SLAVE_LE:
					bt_slave_le();
    7ea4:	f7ff fd96 	bl	79d4 <bt_slave_le>
					break;
    7ea8:	e038      	b.n	7f1c <main+0x11c>
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    7eaa:	4b20      	ldr	r3, [pc, #128]	; (7f2c <main+0x12c>)
    7eac:	2203      	movs	r2, #3
    7eae:	701a      	strb	r2, [r3, #0]
					cc2400_txtest(&modulation, &channel);
    7eb0:	481f      	ldr	r0, [pc, #124]	; (7f30 <main+0x130>)
    7eb2:	4920      	ldr	r1, [pc, #128]	; (7f34 <main+0x134>)
    7eb4:	f001 f80a 	bl	8ecc <cc2400_txtest>
					requested_mode = MODE_IDLE;
    7eb8:	4b1b      	ldr	r3, [pc, #108]	; (7f28 <main+0x128>)
    7eba:	2200      	movs	r2, #0
    7ebc:	701a      	strb	r2, [r3, #0]
					break;
    7ebe:	e02d      	b.n	7f1c <main+0x11c>
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    7ec0:	4b1a      	ldr	r3, [pc, #104]	; (7f2c <main+0x12c>)
    7ec2:	2205      	movs	r2, #5
    7ec4:	701a      	strb	r2, [r3, #0]
					cc2400_rangetest(&channel);
    7ec6:	481b      	ldr	r0, [pc, #108]	; (7f34 <main+0x134>)
    7ec8:	f000 fd6c 	bl	89a4 <cc2400_rangetest>
					mode = MODE_IDLE;
    7ecc:	4b17      	ldr	r3, [pc, #92]	; (7f2c <main+0x12c>)
    7ece:	2200      	movs	r2, #0
    7ed0:	701a      	strb	r2, [r3, #0]
					if (requested_mode == MODE_RANGE_TEST)
    7ed2:	4b15      	ldr	r3, [pc, #84]	; (7f28 <main+0x128>)
    7ed4:	781b      	ldrb	r3, [r3, #0]
    7ed6:	b2db      	uxtb	r3, r3
    7ed8:	2b05      	cmp	r3, #5
    7eda:	d103      	bne.n	7ee4 <main+0xe4>
						requested_mode = MODE_IDLE;
    7edc:	4b12      	ldr	r3, [pc, #72]	; (7f28 <main+0x128>)
    7ede:	2200      	movs	r2, #0
    7ee0:	701a      	strb	r2, [r3, #0]
					break;
    7ee2:	e01b      	b.n	7f1c <main+0x11c>
    7ee4:	e01a      	b.n	7f1c <main+0x11c>
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    7ee6:	4b11      	ldr	r3, [pc, #68]	; (7f2c <main+0x12c>)
    7ee8:	2206      	movs	r2, #6
    7eea:	701a      	strb	r2, [r3, #0]
					cc2400_repeater(&channel);
    7eec:	4811      	ldr	r0, [pc, #68]	; (7f34 <main+0x134>)
    7eee:	f000 ff77 	bl	8de0 <cc2400_repeater>
					break;
    7ef2:	e013      	b.n	7f1c <main+0x11c>
				case MODE_SPECAN:
					specan();
    7ef4:	f7ff fdea 	bl	7acc <specan>
					break;
    7ef8:	e010      	b.n	7f1c <main+0x11c>
				case MODE_LED_SPECAN:
					led_specan();
    7efa:	f7ff feb3 	bl	7c64 <led_specan>
					break;
    7efe:	e00d      	b.n	7f1c <main+0x11c>
				case MODE_EGO:
					mode = MODE_EGO;
    7f00:	4b0a      	ldr	r3, [pc, #40]	; (7f2c <main+0x12c>)
    7f02:	220d      	movs	r2, #13
    7f04:	701a      	strb	r2, [r3, #0]
					ego_main(ego_mode);
    7f06:	4b0c      	ldr	r3, [pc, #48]	; (7f38 <main+0x138>)
    7f08:	781b      	ldrb	r3, [r3, #0]
    7f0a:	b2db      	uxtb	r3, r3
    7f0c:	4618      	mov	r0, r3
    7f0e:	f001 fc1d 	bl	974c <ego_main>
					break;
    7f12:	e003      	b.n	7f1c <main+0x11c>
				case MODE_IDLE:
					cc2400_idle();
    7f14:	f7fd fdea 	bl	5aec <cc2400_idle>
					break;
    7f18:	e000      	b.n	7f1c <main+0x11c>
				default:
					/* This is really an error state, but what can you do? */
					break;
    7f1a:	bf00      	nop
			}
	}
    7f1c:	e779      	b.n	7e12 <main+0x12>
    7f1e:	bf00      	nop
    7f20:	00004891 	.word	0x00004891
    7f24:	10000be4 	.word	0x10000be4
    7f28:	10000a3f 	.word	0x10000a3f
    7f2c:	10000a3e 	.word	0x10000a3e
    7f30:	10000a42 	.word	0x10000a42
    7f34:	1000049c 	.word	0x1000049c
    7f38:	10000a41 	.word	0x10000a41

00007f3c <count_bits>:
u8 afh_bank[CHANNELS];
u8 used_channels;

/* count the number of 1 bits in a uint64_t */
uint8_t count_bits(uint64_t n)
{
    7f3c:	b480      	push	{r7}
    7f3e:	b085      	sub	sp, #20
    7f40:	af00      	add	r7, sp, #0
    7f42:	e9c7 0100 	strd	r0, r1, [r7]
	uint8_t i = 0;
    7f46:	2300      	movs	r3, #0
    7f48:	73fb      	strb	r3, [r7, #15]
	for (i = 0; n != 0; i++)
    7f4a:	2300      	movs	r3, #0
    7f4c:	73fb      	strb	r3, [r7, #15]
    7f4e:	e010      	b.n	7f72 <count_bits+0x36>
		n &= n - 1;
    7f50:	e9d7 2300 	ldrd	r2, r3, [r7]
    7f54:	f112 32ff 	adds.w	r2, r2, #4294967295	; 0xffffffff
    7f58:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
    7f5c:	e9d7 0100 	ldrd	r0, r1, [r7]
    7f60:	ea02 0200 	and.w	r2, r2, r0
    7f64:	ea03 0301 	and.w	r3, r3, r1
    7f68:	e9c7 2300 	strd	r2, r3, [r7]

/* count the number of 1 bits in a uint64_t */
uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    7f6c:	7bfb      	ldrb	r3, [r7, #15]
    7f6e:	3301      	adds	r3, #1
    7f70:	73fb      	strb	r3, [r7, #15]
    7f72:	e9d7 2300 	ldrd	r2, r3, [r7]
    7f76:	4313      	orrs	r3, r2
    7f78:	d1ea      	bne.n	7f50 <count_bits+0x14>
		n &= n - 1;
	return i;
    7f7a:	7bfb      	ldrb	r3, [r7, #15]
}
    7f7c:	4618      	mov	r0, r3
    7f7e:	3714      	adds	r7, #20
    7f80:	46bd      	mov	sp, r7
    7f82:	f85d 7b04 	ldr.w	r7, [sp], #4
    7f86:	4770      	bx	lr

00007f88 <precalc>:

/* do all of the one time precalculation */
void precalc(void)
{
    7f88:	b580      	push	{r7, lr}
    7f8a:	b084      	sub	sp, #16
    7f8c:	af00      	add	r7, sp, #0
	u8 i, j, chan;
	u32 address;
	address = target.address & 0xffffffff;
    7f8e:	4b7a      	ldr	r3, [pc, #488]	; (8178 <precalc+0x1f0>)
    7f90:	e9d3 2300 	ldrd	r2, r3, [r3]
    7f94:	4613      	mov	r3, r2
    7f96:	60bb      	str	r3, [r7, #8]
	syncword = 0;
    7f98:	4978      	ldr	r1, [pc, #480]	; (817c <precalc+0x1f4>)
    7f9a:	f04f 0200 	mov.w	r2, #0
    7f9e:	f04f 0300 	mov.w	r3, #0
    7fa2:	e9c1 2300 	strd	r2, r3, [r1]

	/* populate frequency register bank*/
	for (i = 0; i < CHANNELS; i++)
    7fa6:	2300      	movs	r3, #0
    7fa8:	73fb      	strb	r3, [r7, #15]
    7faa:	e014      	b.n	7fd6 <precalc+0x4e>
		bank[i] = ((i * 2) % CHANNELS);
    7fac:	7bf8      	ldrb	r0, [r7, #15]
    7fae:	7bfb      	ldrb	r3, [r7, #15]
    7fb0:	0059      	lsls	r1, r3, #1
    7fb2:	4b73      	ldr	r3, [pc, #460]	; (8180 <precalc+0x1f8>)
    7fb4:	fb83 2301 	smull	r2, r3, r3, r1
    7fb8:	115a      	asrs	r2, r3, #5
    7fba:	17cb      	asrs	r3, r1, #31
    7fbc:	1ad2      	subs	r2, r2, r3
    7fbe:	4613      	mov	r3, r2
    7fc0:	009b      	lsls	r3, r3, #2
    7fc2:	4413      	add	r3, r2
    7fc4:	011b      	lsls	r3, r3, #4
    7fc6:	1a9b      	subs	r3, r3, r2
    7fc8:	1aca      	subs	r2, r1, r3
    7fca:	b2d2      	uxtb	r2, r2
    7fcc:	4b6d      	ldr	r3, [pc, #436]	; (8184 <precalc+0x1fc>)
    7fce:	541a      	strb	r2, [r3, r0]
	u32 address;
	address = target.address & 0xffffffff;
	syncword = 0;

	/* populate frequency register bank*/
	for (i = 0; i < CHANNELS; i++)
    7fd0:	7bfb      	ldrb	r3, [r7, #15]
    7fd2:	3301      	adds	r3, #1
    7fd4:	73fb      	strb	r3, [r7, #15]
    7fd6:	7bfb      	ldrb	r3, [r7, #15]
    7fd8:	2b4e      	cmp	r3, #78	; 0x4e
    7fda:	d9e7      	bls.n	7fac <precalc+0x24>
		bank[i] = ((i * 2) % CHANNELS);
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
    7fdc:	68bb      	ldr	r3, [r7, #8]
    7fde:	0ddb      	lsrs	r3, r3, #23
    7fe0:	b2db      	uxtb	r3, r3
    7fe2:	f003 031f 	and.w	r3, r3, #31
    7fe6:	b2da      	uxtb	r2, r3
    7fe8:	4b67      	ldr	r3, [pc, #412]	; (8188 <precalc+0x200>)
    7fea:	701a      	strb	r2, [r3, #0]
	b = (address >> 19) & 0x0f;
    7fec:	68bb      	ldr	r3, [r7, #8]
    7fee:	0cdb      	lsrs	r3, r3, #19
    7ff0:	b2db      	uxtb	r3, r3
    7ff2:	f003 030f 	and.w	r3, r3, #15
    7ff6:	b2da      	uxtb	r2, r3
    7ff8:	4b64      	ldr	r3, [pc, #400]	; (818c <precalc+0x204>)
    7ffa:	701a      	strb	r2, [r3, #0]
	c1 = ((address >> 4) & 0x10) +
    7ffc:	68bb      	ldr	r3, [r7, #8]
    7ffe:	091b      	lsrs	r3, r3, #4
    8000:	b2db      	uxtb	r3, r3
    8002:	f003 0310 	and.w	r3, r3, #16
    8006:	b2da      	uxtb	r2, r3
		((address >> 3) & 0x08) +
    8008:	68bb      	ldr	r3, [r7, #8]
    800a:	08db      	lsrs	r3, r3, #3


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
	c1 = ((address >> 4) & 0x10) +
    800c:	b2db      	uxtb	r3, r3
    800e:	f003 0308 	and.w	r3, r3, #8
    8012:	b2db      	uxtb	r3, r3
    8014:	4413      	add	r3, r2
    8016:	b2da      	uxtb	r2, r3
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
    8018:	68bb      	ldr	r3, [r7, #8]
    801a:	089b      	lsrs	r3, r3, #2


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
	c1 = ((address >> 4) & 0x10) +
    801c:	b2db      	uxtb	r3, r3
    801e:	f003 0304 	and.w	r3, r3, #4
    8022:	b2db      	uxtb	r3, r3
    8024:	4413      	add	r3, r2
    8026:	b2da      	uxtb	r2, r3
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
    8028:	68bb      	ldr	r3, [r7, #8]
    802a:	085b      	lsrs	r3, r3, #1


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
	c1 = ((address >> 4) & 0x10) +
    802c:	b2db      	uxtb	r3, r3
    802e:	f003 0302 	and.w	r3, r3, #2
    8032:	b2db      	uxtb	r3, r3
    8034:	4413      	add	r3, r2
    8036:	b2da      	uxtb	r2, r3
    8038:	68bb      	ldr	r3, [r7, #8]
    803a:	b2db      	uxtb	r3, r3
    803c:	f003 0301 	and.w	r3, r3, #1
    8040:	b2db      	uxtb	r3, r3
    8042:	4413      	add	r3, r2
    8044:	b2da      	uxtb	r2, r3
    8046:	4b52      	ldr	r3, [pc, #328]	; (8190 <precalc+0x208>)
    8048:	701a      	strb	r2, [r3, #0]
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
    804a:	68bb      	ldr	r3, [r7, #8]
    804c:	0a9b      	lsrs	r3, r3, #10
    804e:	b29b      	uxth	r3, r3
    8050:	f3c3 0308 	ubfx	r3, r3, #0, #9
    8054:	b29a      	uxth	r2, r3
    8056:	4b4f      	ldr	r3, [pc, #316]	; (8194 <precalc+0x20c>)
    8058:	801a      	strh	r2, [r3, #0]
	e = ((address >> 7) & 0x40) +
    805a:	68bb      	ldr	r3, [r7, #8]
    805c:	09db      	lsrs	r3, r3, #7
    805e:	b2db      	uxtb	r3, r3
    8060:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8064:	b2da      	uxtb	r2, r3
		((address >> 6) & 0x20) +
    8066:	68bb      	ldr	r3, [r7, #8]
    8068:	099b      	lsrs	r3, r3, #6
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    806a:	b2db      	uxtb	r3, r3
    806c:	f003 0320 	and.w	r3, r3, #32
    8070:	b2db      	uxtb	r3, r3
    8072:	4413      	add	r3, r2
    8074:	b2da      	uxtb	r2, r3
		((address >> 6) & 0x20) +
		((address >> 5) & 0x10) +
    8076:	68bb      	ldr	r3, [r7, #8]
    8078:	095b      	lsrs	r3, r3, #5
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    807a:	b2db      	uxtb	r3, r3
    807c:	f003 0310 	and.w	r3, r3, #16
    8080:	b2db      	uxtb	r3, r3
    8082:	4413      	add	r3, r2
    8084:	b2da      	uxtb	r2, r3
		((address >> 6) & 0x20) +
		((address >> 5) & 0x10) +
		((address >> 4) & 0x08) +
    8086:	68bb      	ldr	r3, [r7, #8]
    8088:	091b      	lsrs	r3, r3, #4
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    808a:	b2db      	uxtb	r3, r3
    808c:	f003 0308 	and.w	r3, r3, #8
    8090:	b2db      	uxtb	r3, r3
    8092:	4413      	add	r3, r2
    8094:	b2da      	uxtb	r2, r3
		((address >> 6) & 0x20) +
		((address >> 5) & 0x10) +
		((address >> 4) & 0x08) +
		((address >> 3) & 0x04) +
    8096:	68bb      	ldr	r3, [r7, #8]
    8098:	08db      	lsrs	r3, r3, #3
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    809a:	b2db      	uxtb	r3, r3
    809c:	f003 0304 	and.w	r3, r3, #4
    80a0:	b2db      	uxtb	r3, r3
    80a2:	4413      	add	r3, r2
    80a4:	b2da      	uxtb	r2, r3
		((address >> 6) & 0x20) +
		((address >> 5) & 0x10) +
		((address >> 4) & 0x08) +
		((address >> 3) & 0x04) +
		((address >> 2) & 0x02) +
    80a6:	68bb      	ldr	r3, [r7, #8]
    80a8:	089b      	lsrs	r3, r3, #2
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    80aa:	b2db      	uxtb	r3, r3
    80ac:	f003 0302 	and.w	r3, r3, #2
    80b0:	b2db      	uxtb	r3, r3
    80b2:	4413      	add	r3, r2
    80b4:	b2da      	uxtb	r2, r3
		((address >> 6) & 0x20) +
		((address >> 5) & 0x10) +
		((address >> 4) & 0x08) +
		((address >> 3) & 0x04) +
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);
    80b6:	68bb      	ldr	r3, [r7, #8]
    80b8:	085b      	lsrs	r3, r3, #1
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    80ba:	b2db      	uxtb	r3, r3
    80bc:	f003 0301 	and.w	r3, r3, #1
    80c0:	b2db      	uxtb	r3, r3
    80c2:	4413      	add	r3, r2
    80c4:	b2da      	uxtb	r2, r3
    80c6:	4b34      	ldr	r3, [pc, #208]	; (8198 <precalc+0x210>)
    80c8:	701a      	strb	r2, [r3, #0]
		((address >> 4) & 0x08) +
		((address >> 3) & 0x04) +
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
    80ca:	4b34      	ldr	r3, [pc, #208]	; (819c <precalc+0x214>)
    80cc:	781b      	ldrb	r3, [r3, #0]
    80ce:	2b00      	cmp	r3, #0
    80d0:	d04f      	beq.n	8172 <precalc+0x1ea>
		used_channels = 0;
    80d2:	4b33      	ldr	r3, [pc, #204]	; (81a0 <precalc+0x218>)
    80d4:	2200      	movs	r2, #0
    80d6:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < 10; i++)
    80d8:	2300      	movs	r3, #0
    80da:	73fb      	strb	r3, [r7, #15]
    80dc:	e014      	b.n	8108 <precalc+0x180>
			used_channels += count_bits((uint64_t) afh_map[i]);
    80de:	7bfb      	ldrb	r3, [r7, #15]
    80e0:	4a30      	ldr	r2, [pc, #192]	; (81a4 <precalc+0x21c>)
    80e2:	5cd3      	ldrb	r3, [r2, r3]
    80e4:	b2da      	uxtb	r2, r3
    80e6:	f04f 0300 	mov.w	r3, #0
    80ea:	4610      	mov	r0, r2
    80ec:	4619      	mov	r1, r3
    80ee:	f7ff ff25 	bl	7f3c <count_bits>
    80f2:	4603      	mov	r3, r0
    80f4:	461a      	mov	r2, r3
    80f6:	4b2a      	ldr	r3, [pc, #168]	; (81a0 <precalc+0x218>)
    80f8:	781b      	ldrb	r3, [r3, #0]
    80fa:	4413      	add	r3, r2
    80fc:	b2da      	uxtb	r2, r3
    80fe:	4b28      	ldr	r3, [pc, #160]	; (81a0 <precalc+0x218>)
    8100:	701a      	strb	r2, [r3, #0]
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    8102:	7bfb      	ldrb	r3, [r7, #15]
    8104:	3301      	adds	r3, #1
    8106:	73fb      	strb	r3, [r7, #15]
    8108:	7bfb      	ldrb	r3, [r7, #15]
    810a:	2b09      	cmp	r3, #9
    810c:	d9e7      	bls.n	80de <precalc+0x156>
			used_channels += count_bits((uint64_t) afh_map[i]);
		j = 0;
    810e:	2300      	movs	r3, #0
    8110:	71fb      	strb	r3, [r7, #7]
		for (i = 0; i < CHANNELS; i++)
    8112:	2300      	movs	r3, #0
    8114:	73fb      	strb	r3, [r7, #15]
    8116:	e012      	b.n	813e <precalc+0x1b6>
			chan = (i * 2) % CHANNELS;
    8118:	7bfb      	ldrb	r3, [r7, #15]
    811a:	0059      	lsls	r1, r3, #1
    811c:	4b18      	ldr	r3, [pc, #96]	; (8180 <precalc+0x1f8>)
    811e:	fb83 2301 	smull	r2, r3, r3, r1
    8122:	115a      	asrs	r2, r3, #5
    8124:	17cb      	asrs	r3, r1, #31
    8126:	1ad2      	subs	r2, r2, r3
    8128:	4613      	mov	r3, r2
    812a:	009b      	lsls	r3, r3, #2
    812c:	4413      	add	r3, r2
    812e:	011b      	lsls	r3, r3, #4
    8130:	1a9b      	subs	r3, r3, r2
    8132:	1aca      	subs	r2, r1, r3
    8134:	4613      	mov	r3, r2
    8136:	73bb      	strb	r3, [r7, #14]
	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
		j = 0;
		for (i = 0; i < CHANNELS; i++)
    8138:	7bfb      	ldrb	r3, [r7, #15]
    813a:	3301      	adds	r3, #1
    813c:	73fb      	strb	r3, [r7, #15]
    813e:	7bfb      	ldrb	r3, [r7, #15]
    8140:	2b4e      	cmp	r3, #78	; 0x4e
    8142:	d9e9      	bls.n	8118 <precalc+0x190>
			chan = (i * 2) % CHANNELS;
			if(afh_map[chan/8] & (0x1 << (chan % 8)))
    8144:	7bbb      	ldrb	r3, [r7, #14]
    8146:	08db      	lsrs	r3, r3, #3
    8148:	b2db      	uxtb	r3, r3
    814a:	461a      	mov	r2, r3
    814c:	4b15      	ldr	r3, [pc, #84]	; (81a4 <precalc+0x21c>)
    814e:	5c9b      	ldrb	r3, [r3, r2]
    8150:	461a      	mov	r2, r3
    8152:	7bbb      	ldrb	r3, [r7, #14]
    8154:	f003 0307 	and.w	r3, r3, #7
    8158:	fa42 f303 	asr.w	r3, r2, r3
    815c:	f003 0301 	and.w	r3, r3, #1
    8160:	2b00      	cmp	r3, #0
    8162:	d006      	beq.n	8172 <precalc+0x1ea>
				bank[j++] = chan;
    8164:	79fb      	ldrb	r3, [r7, #7]
    8166:	1c5a      	adds	r2, r3, #1
    8168:	71fa      	strb	r2, [r7, #7]
    816a:	4619      	mov	r1, r3
    816c:	4a05      	ldr	r2, [pc, #20]	; (8184 <precalc+0x1fc>)
    816e:	7bbb      	ldrb	r3, [r7, #14]
    8170:	5453      	strb	r3, [r2, r1]
	}
}
    8172:	3710      	adds	r7, #16
    8174:	46bd      	mov	sp, r7
    8176:	bd80      	pop	{r7, pc}
    8178:	100010b8 	.word	0x100010b8
    817c:	10000cf8 	.word	0x10000cf8
    8180:	67b23a55 	.word	0x67b23a55
    8184:	10001120 	.word	0x10001120
    8188:	1000111b 	.word	0x1000111b
    818c:	100010c8 	.word	0x100010c8
    8190:	1000111c 	.word	0x1000111c
    8194:	100010ca 	.word	0x100010ca
    8198:	1000116f 	.word	0x1000116f
    819c:	10001024 	.word	0x10001024
    81a0:	100010c9 	.word	0x100010c9
    81a4:	10000bbc 	.word	0x10000bbc

000081a8 <perm5>:

/* 5 bit permutation */
u8 perm5(u8 z, u8 p_high, u16 p_low)
{
    81a8:	b490      	push	{r4, r7}
    81aa:	b092      	sub	sp, #72	; 0x48
    81ac:	af00      	add	r7, sp, #0
    81ae:	4603      	mov	r3, r0
    81b0:	71fb      	strb	r3, [r7, #7]
    81b2:	460b      	mov	r3, r1
    81b4:	71bb      	strb	r3, [r7, #6]
    81b6:	4613      	mov	r3, r2
    81b8:	80bb      	strh	r3, [r7, #4]
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
    81ba:	79fb      	ldrb	r3, [r7, #7]
    81bc:	f003 031f 	and.w	r3, r3, #31
    81c0:	71fb      	strb	r3, [r7, #7]
	p_high &= 0x1f;
    81c2:	79bb      	ldrb	r3, [r7, #6]
    81c4:	f003 031f 	and.w	r3, r3, #31
    81c8:	71bb      	strb	r3, [r7, #6]
	p_low &= 0x1ff;
    81ca:	88bb      	ldrh	r3, [r7, #4]
    81cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
    81d0:	80bb      	strh	r3, [r7, #4]

	int i;
	u8 tmp, output, z_bit[5], p[14];
	u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
    81d2:	4a5c      	ldr	r2, [pc, #368]	; (8344 <perm5+0x19c>)
    81d4:	f107 031c 	add.w	r3, r7, #28
    81d8:	4614      	mov	r4, r2
    81da:	6820      	ldr	r0, [r4, #0]
    81dc:	6861      	ldr	r1, [r4, #4]
    81de:	68a2      	ldr	r2, [r4, #8]
    81e0:	c307      	stmia	r3!, {r0, r1, r2}
    81e2:	89a2      	ldrh	r2, [r4, #12]
    81e4:	801a      	strh	r2, [r3, #0]
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};
    81e6:	4a58      	ldr	r2, [pc, #352]	; (8348 <perm5+0x1a0>)
    81e8:	f107 030c 	add.w	r3, r7, #12
    81ec:	4614      	mov	r4, r2
    81ee:	6820      	ldr	r0, [r4, #0]
    81f0:	6861      	ldr	r1, [r4, #4]
    81f2:	68a2      	ldr	r2, [r4, #8]
    81f4:	c307      	stmia	r3!, {r0, r1, r2}
    81f6:	89a2      	ldrh	r2, [r4, #12]
    81f8:	801a      	strh	r2, [r3, #0]

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    81fa:	2300      	movs	r3, #0
    81fc:	647b      	str	r3, [r7, #68]	; 0x44
    81fe:	e010      	b.n	8222 <perm5+0x7a>
		p[i] = (p_low >> i) & 0x01;
    8200:	88ba      	ldrh	r2, [r7, #4]
    8202:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8204:	fa42 f303 	asr.w	r3, r2, r3
    8208:	b2db      	uxtb	r3, r3
    820a:	f003 0301 	and.w	r3, r3, #1
    820e:	b2d9      	uxtb	r1, r3
    8210:	f107 022c 	add.w	r2, r7, #44	; 0x2c
    8214:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8216:	4413      	add	r3, r2
    8218:	460a      	mov	r2, r1
    821a:	701a      	strb	r2, [r3, #0]
	u8 tmp, output, z_bit[5], p[14];
	u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    821c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    821e:	3301      	adds	r3, #1
    8220:	647b      	str	r3, [r7, #68]	; 0x44
    8222:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8224:	2b08      	cmp	r3, #8
    8226:	ddeb      	ble.n	8200 <perm5+0x58>
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    8228:	2300      	movs	r3, #0
    822a:	647b      	str	r3, [r7, #68]	; 0x44
    822c:	e011      	b.n	8252 <perm5+0xaa>
		p[i+9] = (p_high >> i) & 0x01;
    822e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8230:	3309      	adds	r3, #9
    8232:	79b9      	ldrb	r1, [r7, #6]
    8234:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    8236:	fa41 f202 	asr.w	r2, r1, r2
    823a:	b2d2      	uxtb	r2, r2
    823c:	f002 0201 	and.w	r2, r2, #1
    8240:	b2d2      	uxtb	r2, r2
    8242:	f107 0148 	add.w	r1, r7, #72	; 0x48
    8246:	440b      	add	r3, r1
    8248:	f803 2c1c 	strb.w	r2, [r3, #-28]
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    824c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    824e:	3301      	adds	r3, #1
    8250:	647b      	str	r3, [r7, #68]	; 0x44
    8252:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8254:	2b04      	cmp	r3, #4
    8256:	ddea      	ble.n	822e <perm5+0x86>
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    8258:	2300      	movs	r3, #0
    825a:	647b      	str	r3, [r7, #68]	; 0x44
    825c:	e010      	b.n	8280 <perm5+0xd8>
		z_bit[i] = (z >> i) & 0x01;
    825e:	79fa      	ldrb	r2, [r7, #7]
    8260:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8262:	fa42 f303 	asr.w	r3, r2, r3
    8266:	b2db      	uxtb	r3, r3
    8268:	f003 0301 	and.w	r3, r3, #1
    826c:	b2d9      	uxtb	r1, r3
    826e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
    8272:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8274:	4413      	add	r3, r2
    8276:	460a      	mov	r2, r1
    8278:	701a      	strb	r2, [r3, #0]
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    827a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    827c:	3301      	adds	r3, #1
    827e:	647b      	str	r3, [r7, #68]	; 0x44
    8280:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8282:	2b04      	cmp	r3, #4
    8284:	ddeb      	ble.n	825e <perm5+0xb6>
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    8286:	230d      	movs	r3, #13
    8288:	647b      	str	r3, [r7, #68]	; 0x44
    828a:	e036      	b.n	82fa <perm5+0x152>
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
    828c:	f107 022c 	add.w	r2, r7, #44	; 0x2c
    8290:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8292:	4413      	add	r3, r2
    8294:	781b      	ldrb	r3, [r3, #0]
    8296:	2b00      	cmp	r3, #0
    8298:	d02c      	beq.n	82f4 <perm5+0x14c>
			tmp = z_bit[index1[i]];
    829a:	f107 021c 	add.w	r2, r7, #28
    829e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    82a0:	4413      	add	r3, r2
    82a2:	781b      	ldrb	r3, [r3, #0]
    82a4:	f107 0248 	add.w	r2, r7, #72	; 0x48
    82a8:	4413      	add	r3, r2
    82aa:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    82ae:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
			z_bit[index1[i]] = z_bit[index2[i]];
    82b2:	f107 021c 	add.w	r2, r7, #28
    82b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    82b8:	4413      	add	r3, r2
    82ba:	781b      	ldrb	r3, [r3, #0]
    82bc:	4619      	mov	r1, r3
    82be:	f107 020c 	add.w	r2, r7, #12
    82c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    82c4:	4413      	add	r3, r2
    82c6:	781b      	ldrb	r3, [r3, #0]
    82c8:	f107 0248 	add.w	r2, r7, #72	; 0x48
    82cc:	4413      	add	r3, r2
    82ce:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
    82d2:	f107 0348 	add.w	r3, r7, #72	; 0x48
    82d6:	440b      	add	r3, r1
    82d8:	f803 2c0c 	strb.w	r2, [r3, #-12]
			z_bit[index2[i]] = tmp;
    82dc:	f107 020c 	add.w	r2, r7, #12
    82e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    82e2:	4413      	add	r3, r2
    82e4:	781b      	ldrb	r3, [r3, #0]
    82e6:	f107 0248 	add.w	r2, r7, #72	; 0x48
    82ea:	4413      	add	r3, r2
    82ec:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
    82f0:	f803 2c0c 	strb.w	r2, [r3, #-12]
	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    82f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    82f6:	3b01      	subs	r3, #1
    82f8:	647b      	str	r3, [r7, #68]	; 0x44
    82fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    82fc:	2b00      	cmp	r3, #0
    82fe:	dac5      	bge.n	828c <perm5+0xe4>
			z_bit[index2[i]] = tmp;
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
    8300:	2300      	movs	r3, #0
    8302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	for (i = 0; i < 5; i++)
    8306:	2300      	movs	r3, #0
    8308:	647b      	str	r3, [r7, #68]	; 0x44
    830a:	e011      	b.n	8330 <perm5+0x188>
		output += z_bit[i] << i;
    830c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
    8310:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8312:	4413      	add	r3, r2
    8314:	781b      	ldrb	r3, [r3, #0]
    8316:	461a      	mov	r2, r3
    8318:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    831a:	fa02 f303 	lsl.w	r3, r2, r3
    831e:	b2da      	uxtb	r2, r3
    8320:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    8324:	4413      	add	r3, r2
    8326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    832a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    832c:	3301      	adds	r3, #1
    832e:	647b      	str	r3, [r7, #68]	; 0x44
    8330:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8332:	2b04      	cmp	r3, #4
    8334:	ddea      	ble.n	830c <perm5+0x164>
		output += z_bit[i] << i;

	return output;
    8336:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
}
    833a:	4618      	mov	r0, r3
    833c:	3748      	adds	r7, #72	; 0x48
    833e:	46bd      	mov	sp, r7
    8340:	bc90      	pop	{r4, r7}
    8342:	4770      	bx	lr
    8344:	0000ba90 	.word	0x0000ba90
    8348:	0000baa0 	.word	0x0000baa0

0000834c <next_hop>:

u16 next_hop(u32 clock)
{
    834c:	b580      	push	{r7, lr}
    834e:	b08a      	sub	sp, #40	; 0x28
    8350:	af00      	add	r7, sp, #0
    8352:	6078      	str	r0, [r7, #4]
	u16 d, y2;
	u32 base_f, f, f_dash;

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
    8354:	687b      	ldr	r3, [r7, #4]
    8356:	089b      	lsrs	r3, r3, #2
    8358:	b2db      	uxtb	r3, r3
    835a:	f003 031f 	and.w	r3, r3, #31
    835e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	y1 = (clock >> 1) & 0x01;
    8362:	687b      	ldr	r3, [r7, #4]
    8364:	085b      	lsrs	r3, r3, #1
    8366:	b2db      	uxtb	r3, r3
    8368:	f003 0301 	and.w	r3, r3, #1
    836c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	y2 = y1 << 5;
    8370:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    8374:	b29b      	uxth	r3, r3
    8376:	015b      	lsls	r3, r3, #5
    8378:	847b      	strh	r3, [r7, #34]	; 0x22
	a = (a1 ^ (clock >> 21)) & 0x1f;
    837a:	687b      	ldr	r3, [r7, #4]
    837c:	0d5b      	lsrs	r3, r3, #21
    837e:	b2da      	uxtb	r2, r3
    8380:	4b4b      	ldr	r3, [pc, #300]	; (84b0 <next_hop+0x164>)
    8382:	781b      	ldrb	r3, [r3, #0]
    8384:	4053      	eors	r3, r2
    8386:	b2db      	uxtb	r3, r3
    8388:	f003 031f 	and.w	r3, r3, #31
    838c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    8390:	687b      	ldr	r3, [r7, #4]
    8392:	0c1b      	lsrs	r3, r3, #16
    8394:	b2da      	uxtb	r2, r3
    8396:	4b47      	ldr	r3, [pc, #284]	; (84b4 <next_hop+0x168>)
    8398:	781b      	ldrb	r3, [r3, #0]
    839a:	4053      	eors	r3, r2
    839c:	b2db      	uxtb	r3, r3
    839e:	f003 031f 	and.w	r3, r3, #31
    83a2:	f887 3020 	strb.w	r3, [r7, #32]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    83a6:	687b      	ldr	r3, [r7, #4]
    83a8:	09db      	lsrs	r3, r3, #7
    83aa:	b29a      	uxth	r2, r3
    83ac:	4b42      	ldr	r3, [pc, #264]	; (84b8 <next_hop+0x16c>)
    83ae:	881b      	ldrh	r3, [r3, #0]
    83b0:	4053      	eors	r3, r2
    83b2:	b29b      	uxth	r3, r3
    83b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
    83b8:	83fb      	strh	r3, [r7, #30]
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    83ba:	687b      	ldr	r3, [r7, #4]
    83bc:	08db      	lsrs	r3, r3, #3
    83be:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
    83c2:	f023 030f 	bic.w	r3, r3, #15
    83c6:	61bb      	str	r3, [r7, #24]
	f = base_f % 79;
    83c8:	69b9      	ldr	r1, [r7, #24]
    83ca:	4b3c      	ldr	r3, [pc, #240]	; (84bc <next_hop+0x170>)
    83cc:	fba3 2301 	umull	r2, r3, r3, r1
    83d0:	099a      	lsrs	r2, r3, #6
    83d2:	4613      	mov	r3, r2
    83d4:	009b      	lsls	r3, r3, #2
    83d6:	4413      	add	r3, r2
    83d8:	011b      	lsls	r3, r3, #4
    83da:	1a9b      	subs	r3, r3, r2
    83dc:	1acb      	subs	r3, r1, r3
    83de:	617b      	str	r3, [r7, #20]

	perm = perm5(
    83e0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
    83e4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
    83e8:	4413      	add	r3, r2
    83ea:	b2db      	uxtb	r3, r3
    83ec:	b2db      	uxtb	r3, r3
    83ee:	f003 031f 	and.w	r3, r3, #31
    83f2:	b2da      	uxtb	r2, r3
    83f4:	4b32      	ldr	r3, [pc, #200]	; (84c0 <next_hop+0x174>)
    83f6:	781b      	ldrb	r3, [r3, #0]
    83f8:	b2db      	uxtb	r3, r3
    83fa:	4053      	eors	r3, r2
    83fc:	b2db      	uxtb	r3, r3
    83fe:	b2d9      	uxtb	r1, r3
    8400:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    8404:	461a      	mov	r2, r3
    8406:	0152      	lsls	r2, r2, #5
    8408:	1ad3      	subs	r3, r2, r3
    840a:	b2db      	uxtb	r3, r3
    840c:	b2da      	uxtb	r2, r3
    840e:	f897 3020 	ldrb.w	r3, [r7, #32]
    8412:	4053      	eors	r3, r2
    8414:	b2db      	uxtb	r3, r3
    8416:	b2da      	uxtb	r2, r3
    8418:	8bfb      	ldrh	r3, [r7, #30]
    841a:	4608      	mov	r0, r1
    841c:	4611      	mov	r1, r2
    841e:	461a      	mov	r2, r3
    8420:	f7ff fec2 	bl	81a8 <perm5>
    8424:	4603      	mov	r3, r0
    8426:	74fb      	strb	r3, [r7, #19]
		((x + a) % 32) ^ b,
		(y1 * 0x1f) ^ c,
		d);
	/* hop selection */
	next_channel = bank[(perm + e + f + y2) % CHANNELS];
    8428:	7cfb      	ldrb	r3, [r7, #19]
    842a:	4a26      	ldr	r2, [pc, #152]	; (84c4 <next_hop+0x178>)
    842c:	7812      	ldrb	r2, [r2, #0]
    842e:	4413      	add	r3, r2
    8430:	461a      	mov	r2, r3
    8432:	697b      	ldr	r3, [r7, #20]
    8434:	441a      	add	r2, r3
    8436:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    8438:	18d1      	adds	r1, r2, r3
    843a:	4b20      	ldr	r3, [pc, #128]	; (84bc <next_hop+0x170>)
    843c:	fba3 2301 	umull	r2, r3, r3, r1
    8440:	099a      	lsrs	r2, r3, #6
    8442:	4613      	mov	r3, r2
    8444:	009b      	lsls	r3, r3, #2
    8446:	4413      	add	r3, r2
    8448:	011b      	lsls	r3, r3, #4
    844a:	1a9b      	subs	r3, r3, r2
    844c:	1aca      	subs	r2, r1, r3
    844e:	4b1e      	ldr	r3, [pc, #120]	; (84c8 <next_hop+0x17c>)
    8450:	5c9b      	ldrb	r3, [r3, r2]
    8452:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(afh_enabled) {
    8456:	4b1d      	ldr	r3, [pc, #116]	; (84cc <next_hop+0x180>)
    8458:	781b      	ldrb	r3, [r3, #0]
    845a:	2b00      	cmp	r3, #0
    845c:	d01d      	beq.n	849a <next_hop+0x14e>
		f_dash = base_f % used_channels;
    845e:	4b1c      	ldr	r3, [pc, #112]	; (84d0 <next_hop+0x184>)
    8460:	781b      	ldrb	r3, [r3, #0]
    8462:	461a      	mov	r2, r3
    8464:	69bb      	ldr	r3, [r7, #24]
    8466:	fbb3 f1f2 	udiv	r1, r3, r2
    846a:	fb02 f201 	mul.w	r2, r2, r1
    846e:	1a9b      	subs	r3, r3, r2
    8470:	60fb      	str	r3, [r7, #12]
		next_channel = afh_bank[(perm + e + f_dash + y2) % used_channels];
    8472:	7cfb      	ldrb	r3, [r7, #19]
    8474:	4a13      	ldr	r2, [pc, #76]	; (84c4 <next_hop+0x178>)
    8476:	7812      	ldrb	r2, [r2, #0]
    8478:	4413      	add	r3, r2
    847a:	461a      	mov	r2, r3
    847c:	68fb      	ldr	r3, [r7, #12]
    847e:	441a      	add	r2, r3
    8480:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    8482:	4413      	add	r3, r2
    8484:	4a12      	ldr	r2, [pc, #72]	; (84d0 <next_hop+0x184>)
    8486:	7812      	ldrb	r2, [r2, #0]
    8488:	fbb3 f1f2 	udiv	r1, r3, r2
    848c:	fb02 f201 	mul.w	r2, r2, r1
    8490:	1a9b      	subs	r3, r3, r2
    8492:	4a10      	ldr	r2, [pc, #64]	; (84d4 <next_hop+0x188>)
    8494:	5cd3      	ldrb	r3, [r2, r3]
    8496:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	return (2402 + next_channel);
    849a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    849e:	b29b      	uxth	r3, r3
    84a0:	f603 1362 	addw	r3, r3, #2402	; 0x962
    84a4:	b29b      	uxth	r3, r3

}
    84a6:	4618      	mov	r0, r3
    84a8:	3728      	adds	r7, #40	; 0x28
    84aa:	46bd      	mov	sp, r7
    84ac:	bd80      	pop	{r7, pc}
    84ae:	bf00      	nop
    84b0:	1000111b 	.word	0x1000111b
    84b4:	1000111c 	.word	0x1000111c
    84b8:	100010ca 	.word	0x100010ca
    84bc:	cf6474a9 	.word	0xcf6474a9
    84c0:	100010c8 	.word	0x100010c8
    84c4:	1000116f 	.word	0x1000116f
    84c8:	10001120 	.word	0x10001120
    84cc:	10001024 	.word	0x10001024
    84d0:	100010c9 	.word	0x100010c9
    84d4:	100010cc 	.word	0x100010cc

000084d8 <btle_next_hop>:

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    84d8:	b580      	push	{r7, lr}
    84da:	b084      	sub	sp, #16
    84dc:	af00      	add	r7, sp, #0
    84de:	6078      	str	r0, [r7, #4]
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    84e0:	687b      	ldr	r3, [r7, #4]
    84e2:	7d5b      	ldrb	r3, [r3, #21]
    84e4:	4618      	mov	r0, r3
    84e6:	f000 f84b 	bl	8580 <btle_channel_index_to_phys>
    84ea:	4603      	mov	r3, r0
    84ec:	81fb      	strh	r3, [r7, #14]
	le->channel_idx = (le->channel_idx + le->channel_increment) % 37;
    84ee:	687b      	ldr	r3, [r7, #4]
    84f0:	7d5b      	ldrb	r3, [r3, #21]
    84f2:	461a      	mov	r2, r3
    84f4:	687b      	ldr	r3, [r7, #4]
    84f6:	7d9b      	ldrb	r3, [r3, #22]
    84f8:	441a      	add	r2, r3
    84fa:	4b0a      	ldr	r3, [pc, #40]	; (8524 <btle_next_hop+0x4c>)
    84fc:	fb82 0103 	smull	r0, r1, r2, r3
    8500:	1853      	adds	r3, r2, r1
    8502:	1159      	asrs	r1, r3, #5
    8504:	17d3      	asrs	r3, r2, #31
    8506:	1ac9      	subs	r1, r1, r3
    8508:	460b      	mov	r3, r1
    850a:	00db      	lsls	r3, r3, #3
    850c:	440b      	add	r3, r1
    850e:	009b      	lsls	r3, r3, #2
    8510:	440b      	add	r3, r1
    8512:	1ad1      	subs	r1, r2, r3
    8514:	b2ca      	uxtb	r2, r1
    8516:	687b      	ldr	r3, [r7, #4]
    8518:	755a      	strb	r2, [r3, #21]
	return phys;
    851a:	89fb      	ldrh	r3, [r7, #14]
}
    851c:	4618      	mov	r0, r3
    851e:	3710      	adds	r7, #16
    8520:	46bd      	mov	sp, r7
    8522:	bd80      	pop	{r7, pc}
    8524:	dd67c8a7 	.word	0xdd67c8a7

00008528 <btle_channel_index>:

u32 received_data = 0;

u8 btle_channel_index(u8 channel) {
    8528:	b480      	push	{r7}
    852a:	b085      	sub	sp, #20
    852c:	af00      	add	r7, sp, #0
    852e:	4603      	mov	r3, r0
    8530:	71fb      	strb	r3, [r7, #7]
	u8 idx;
	channel /= 2;
    8532:	79fb      	ldrb	r3, [r7, #7]
    8534:	085b      	lsrs	r3, r3, #1
    8536:	71fb      	strb	r3, [r7, #7]
	if (channel == 0)
    8538:	79fb      	ldrb	r3, [r7, #7]
    853a:	2b00      	cmp	r3, #0
    853c:	d102      	bne.n	8544 <btle_channel_index+0x1c>
		idx = 37;
    853e:	2325      	movs	r3, #37	; 0x25
    8540:	73fb      	strb	r3, [r7, #15]
    8542:	e015      	b.n	8570 <btle_channel_index+0x48>
	else if (channel < 12)
    8544:	79fb      	ldrb	r3, [r7, #7]
    8546:	2b0b      	cmp	r3, #11
    8548:	d803      	bhi.n	8552 <btle_channel_index+0x2a>
		idx = channel - 1;
    854a:	79fb      	ldrb	r3, [r7, #7]
    854c:	3b01      	subs	r3, #1
    854e:	73fb      	strb	r3, [r7, #15]
    8550:	e00e      	b.n	8570 <btle_channel_index+0x48>
	else if (channel == 12)
    8552:	79fb      	ldrb	r3, [r7, #7]
    8554:	2b0c      	cmp	r3, #12
    8556:	d102      	bne.n	855e <btle_channel_index+0x36>
		idx = 38;
    8558:	2326      	movs	r3, #38	; 0x26
    855a:	73fb      	strb	r3, [r7, #15]
    855c:	e008      	b.n	8570 <btle_channel_index+0x48>
	else if (channel < 39)
    855e:	79fb      	ldrb	r3, [r7, #7]
    8560:	2b26      	cmp	r3, #38	; 0x26
    8562:	d803      	bhi.n	856c <btle_channel_index+0x44>
		idx = channel - 2;
    8564:	79fb      	ldrb	r3, [r7, #7]
    8566:	3b02      	subs	r3, #2
    8568:	73fb      	strb	r3, [r7, #15]
    856a:	e001      	b.n	8570 <btle_channel_index+0x48>
	else
		idx = 39;
    856c:	2327      	movs	r3, #39	; 0x27
    856e:	73fb      	strb	r3, [r7, #15]
	return idx;
    8570:	7bfb      	ldrb	r3, [r7, #15]
}
    8572:	4618      	mov	r0, r3
    8574:	3714      	adds	r7, #20
    8576:	46bd      	mov	sp, r7
    8578:	f85d 7b04 	ldr.w	r7, [sp], #4
    857c:	4770      	bx	lr
    857e:	bf00      	nop

00008580 <btle_channel_index_to_phys>:

u16 btle_channel_index_to_phys(u8 idx) {
    8580:	b480      	push	{r7}
    8582:	b085      	sub	sp, #20
    8584:	af00      	add	r7, sp, #0
    8586:	4603      	mov	r3, r0
    8588:	71fb      	strb	r3, [r7, #7]
	u16 phys;
	if (idx < 11)
    858a:	79fb      	ldrb	r3, [r7, #7]
    858c:	2b0a      	cmp	r3, #10
    858e:	d806      	bhi.n	859e <btle_channel_index_to_phys+0x1e>
		phys = 2404 + 2 * idx;
    8590:	79fb      	ldrb	r3, [r7, #7]
    8592:	f203 43b2 	addw	r3, r3, #1202	; 0x4b2
    8596:	b29b      	uxth	r3, r3
    8598:	005b      	lsls	r3, r3, #1
    859a:	81fb      	strh	r3, [r7, #14]
    859c:	e01a      	b.n	85d4 <btle_channel_index_to_phys+0x54>
	else if (idx < 37)
    859e:	79fb      	ldrb	r3, [r7, #7]
    85a0:	2b24      	cmp	r3, #36	; 0x24
    85a2:	d806      	bhi.n	85b2 <btle_channel_index_to_phys+0x32>
		phys = 2428 + 2 * (idx - 11);
    85a4:	79fb      	ldrb	r3, [r7, #7]
    85a6:	f203 43b3 	addw	r3, r3, #1203	; 0x4b3
    85aa:	b29b      	uxth	r3, r3
    85ac:	005b      	lsls	r3, r3, #1
    85ae:	81fb      	strh	r3, [r7, #14]
    85b0:	e010      	b.n	85d4 <btle_channel_index_to_phys+0x54>
	else if (idx == 37)
    85b2:	79fb      	ldrb	r3, [r7, #7]
    85b4:	2b25      	cmp	r3, #37	; 0x25
    85b6:	d103      	bne.n	85c0 <btle_channel_index_to_phys+0x40>
		phys = 2402;
    85b8:	f640 1362 	movw	r3, #2402	; 0x962
    85bc:	81fb      	strh	r3, [r7, #14]
    85be:	e009      	b.n	85d4 <btle_channel_index_to_phys+0x54>
	else if (idx == 38)
    85c0:	79fb      	ldrb	r3, [r7, #7]
    85c2:	2b26      	cmp	r3, #38	; 0x26
    85c4:	d103      	bne.n	85ce <btle_channel_index_to_phys+0x4e>
		phys = 2426;
    85c6:	f640 137a 	movw	r3, #2426	; 0x97a
    85ca:	81fb      	strh	r3, [r7, #14]
    85cc:	e002      	b.n	85d4 <btle_channel_index_to_phys+0x54>
	else
		phys = 2480;
    85ce:	f44f 631b 	mov.w	r3, #2480	; 0x9b0
    85d2:	81fb      	strh	r3, [r7, #14]
	return phys;
    85d4:	89fb      	ldrh	r3, [r7, #14]
}
    85d6:	4618      	mov	r0, r3
    85d8:	3714      	adds	r7, #20
    85da:	46bd      	mov	sp, r7
    85dc:	f85d 7b04 	ldr.w	r7, [sp], #4
    85e0:	4770      	bx	lr
    85e2:	bf00      	nop

000085e4 <btle_calc_crc>:
//			0x6ff46e
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
    85e4:	b480      	push	{r7}
    85e6:	b08b      	sub	sp, #44	; 0x2c
    85e8:	af00      	add	r7, sp, #0
    85ea:	60f8      	str	r0, [r7, #12]
    85ec:	60b9      	str	r1, [r7, #8]
    85ee:	607a      	str	r2, [r7, #4]
	u32 state = crc_init & 0xffffff;
    85f0:	68fb      	ldr	r3, [r7, #12]
    85f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    85f6:	627b      	str	r3, [r7, #36]	; 0x24
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
    85f8:	4b1b      	ldr	r3, [pc, #108]	; (8668 <btle_calc_crc+0x84>)
    85fa:	617b      	str	r3, [r7, #20]
	int i, j;

	for (i = 0; i < len; ++i) {
    85fc:	2300      	movs	r3, #0
    85fe:	623b      	str	r3, [r7, #32]
    8600:	e027      	b.n	8652 <btle_calc_crc+0x6e>
		u8 cur = data[i];
    8602:	6a3b      	ldr	r3, [r7, #32]
    8604:	68ba      	ldr	r2, [r7, #8]
    8606:	4413      	add	r3, r2
    8608:	781b      	ldrb	r3, [r3, #0]
    860a:	76fb      	strb	r3, [r7, #27]
		for (j = 0; j < 8; ++j) {
    860c:	2300      	movs	r3, #0
    860e:	61fb      	str	r3, [r7, #28]
    8610:	e019      	b.n	8646 <btle_calc_crc+0x62>
			int next_bit = (state ^ cur) & 1;
    8612:	7efa      	ldrb	r2, [r7, #27]
    8614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8616:	4053      	eors	r3, r2
    8618:	f003 0301 	and.w	r3, r3, #1
    861c:	613b      	str	r3, [r7, #16]
			cur >>= 1;
    861e:	7efb      	ldrb	r3, [r7, #27]
    8620:	085b      	lsrs	r3, r3, #1
    8622:	76fb      	strb	r3, [r7, #27]
			state >>= 1;
    8624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8626:	085b      	lsrs	r3, r3, #1
    8628:	627b      	str	r3, [r7, #36]	; 0x24
			if (next_bit) {
    862a:	693b      	ldr	r3, [r7, #16]
    862c:	2b00      	cmp	r3, #0
    862e:	d007      	beq.n	8640 <btle_calc_crc+0x5c>
				state |= 1 << 23;
    8630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8632:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    8636:	627b      	str	r3, [r7, #36]	; 0x24
				state ^= lfsr_mask;
    8638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    863a:	697b      	ldr	r3, [r7, #20]
    863c:	4053      	eors	r3, r2
    863e:	627b      	str	r3, [r7, #36]	; 0x24
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    8640:	69fb      	ldr	r3, [r7, #28]
    8642:	3301      	adds	r3, #1
    8644:	61fb      	str	r3, [r7, #28]
    8646:	69fb      	ldr	r3, [r7, #28]
    8648:	2b07      	cmp	r3, #7
    864a:	dde2      	ble.n	8612 <btle_calc_crc+0x2e>
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    864c:	6a3b      	ldr	r3, [r7, #32]
    864e:	3301      	adds	r3, #1
    8650:	623b      	str	r3, [r7, #32]
    8652:	6a3a      	ldr	r2, [r7, #32]
    8654:	687b      	ldr	r3, [r7, #4]
    8656:	429a      	cmp	r2, r3
    8658:	dbd3      	blt.n	8602 <btle_calc_crc+0x1e>
				state ^= lfsr_mask;
			}
		}
	}

	return state;
    865a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    865c:	4618      	mov	r0, r3
    865e:	372c      	adds	r7, #44	; 0x2c
    8660:	46bd      	mov	sp, r7
    8662:	f85d 7b04 	ldr.w	r7, [sp], #4
    8666:	4770      	bx	lr
    8668:	005a6000 	.word	0x005a6000

0000866c <btle_reverse_crc>:
// runs the CRC in reverse to generate a CRCInit
//
//	crc should be big endian
//	the return will be big endian
//
u32 btle_reverse_crc(u32 crc, u8 *data, int len) {
    866c:	b480      	push	{r7}
    866e:	b08d      	sub	sp, #52	; 0x34
    8670:	af00      	add	r7, sp, #0
    8672:	60f8      	str	r0, [r7, #12]
    8674:	60b9      	str	r1, [r7, #8]
    8676:	607a      	str	r2, [r7, #4]
	u32 state = crc;
    8678:	68fb      	ldr	r3, [r7, #12]
    867a:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
    867c:	4b2b      	ldr	r3, [pc, #172]	; (872c <btle_reverse_crc+0xc0>)
    867e:	61fb      	str	r3, [r7, #28]
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    8680:	687b      	ldr	r3, [r7, #4]
    8682:	3b01      	subs	r3, #1
    8684:	627b      	str	r3, [r7, #36]	; 0x24
    8686:	e02d      	b.n	86e4 <btle_reverse_crc+0x78>
		u8 cur = data[i];
    8688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    868a:	68ba      	ldr	r2, [r7, #8]
    868c:	4413      	add	r3, r2
    868e:	781b      	ldrb	r3, [r3, #0]
    8690:	76fb      	strb	r3, [r7, #27]
		for (j = 0; j < 8; ++j) {
    8692:	2300      	movs	r3, #0
    8694:	623b      	str	r3, [r7, #32]
    8696:	e01f      	b.n	86d8 <btle_reverse_crc+0x6c>
			int top_bit = state >> 23;
    8698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    869a:	0ddb      	lsrs	r3, r3, #23
    869c:	617b      	str	r3, [r7, #20]
			state = (state << 1) & 0xffffff;
    869e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    86a0:	005b      	lsls	r3, r3, #1
    86a2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    86a6:	62fb      	str	r3, [r7, #44]	; 0x2c
			state |= top_bit ^ ((cur >> (7 - j)) & 1);
    86a8:	7efa      	ldrb	r2, [r7, #27]
    86aa:	6a3b      	ldr	r3, [r7, #32]
    86ac:	f1c3 0307 	rsb	r3, r3, #7
    86b0:	fa42 f303 	asr.w	r3, r2, r3
    86b4:	f003 0201 	and.w	r2, r3, #1
    86b8:	697b      	ldr	r3, [r7, #20]
    86ba:	4053      	eors	r3, r2
    86bc:	461a      	mov	r2, r3
    86be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    86c0:	4313      	orrs	r3, r2
    86c2:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (top_bit)
    86c4:	697b      	ldr	r3, [r7, #20]
    86c6:	2b00      	cmp	r3, #0
    86c8:	d003      	beq.n	86d2 <btle_reverse_crc+0x66>
				state ^= lfsr_mask;
    86ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    86cc:	69fb      	ldr	r3, [r7, #28]
    86ce:	4053      	eors	r3, r2
    86d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    86d2:	6a3b      	ldr	r3, [r7, #32]
    86d4:	3301      	adds	r3, #1
    86d6:	623b      	str	r3, [r7, #32]
    86d8:	6a3b      	ldr	r3, [r7, #32]
    86da:	2b07      	cmp	r3, #7
    86dc:	dddc      	ble.n	8698 <btle_reverse_crc+0x2c>
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    86de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    86e0:	3b01      	subs	r3, #1
    86e2:	627b      	str	r3, [r7, #36]	; 0x24
    86e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    86e6:	2b00      	cmp	r3, #0
    86e8:	dace      	bge.n	8688 <btle_reverse_crc+0x1c>
			if (top_bit)
				state ^= lfsr_mask;
		}
	}

	ret = 0;
    86ea:	2300      	movs	r3, #0
    86ec:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 0; i < 24; ++i)
    86ee:	2300      	movs	r3, #0
    86f0:	627b      	str	r3, [r7, #36]	; 0x24
    86f2:	e010      	b.n	8716 <btle_reverse_crc+0xaa>
		ret |= ((state >> i) & 1) << (23 - i);
    86f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    86f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    86f8:	fa22 f303 	lsr.w	r3, r2, r3
    86fc:	f003 0201 	and.w	r2, r3, #1
    8700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8702:	f1c3 0317 	rsb	r3, r3, #23
    8706:	fa02 f303 	lsl.w	r3, r2, r3
    870a:	6aba      	ldr	r2, [r7, #40]	; 0x28
    870c:	4313      	orrs	r3, r2
    870e:	62bb      	str	r3, [r7, #40]	; 0x28
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    8710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8712:	3301      	adds	r3, #1
    8714:	627b      	str	r3, [r7, #36]	; 0x24
    8716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8718:	2b17      	cmp	r3, #23
    871a:	ddeb      	ble.n	86f4 <btle_reverse_crc+0x88>
		ret |= ((state >> i) & 1) << (23 - i);

	return ret;
    871c:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
    871e:	4618      	mov	r0, r3
    8720:	3734      	adds	r7, #52	; 0x34
    8722:	46bd      	mov	sp, r7
    8724:	f85d 7b04 	ldr.w	r7, [sp], #4
    8728:	4770      	bx	lr
    872a:	bf00      	nop
    872c:	00b4c000 	.word	0x00b4c000

00008730 <btle_crcgen_lut>:
 * Michael Ossmann for writing and optimizing this.
 *
 * Arguments: CRCInit, pointer to start of packet, length of packet in
 * bytes
 * */
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
    8730:	b480      	push	{r7}
    8732:	b089      	sub	sp, #36	; 0x24
    8734:	af00      	add	r7, sp, #0
    8736:	60f8      	str	r0, [r7, #12]
    8738:	60b9      	str	r1, [r7, #8]
    873a:	607a      	str	r2, [r7, #4]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
    873c:	68fb      	ldr	r3, [r7, #12]
    873e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    8742:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < len; ++i) {
    8744:	2300      	movs	r3, #0
    8746:	61bb      	str	r3, [r7, #24]
    8748:	e012      	b.n	8770 <btle_crcgen_lut+0x40>
		key = data[i] ^ (state & 0xff);
    874a:	69bb      	ldr	r3, [r7, #24]
    874c:	68ba      	ldr	r2, [r7, #8]
    874e:	4413      	add	r3, r2
    8750:	781a      	ldrb	r2, [r3, #0]
    8752:	69fb      	ldr	r3, [r7, #28]
    8754:	b2db      	uxtb	r3, r3
    8756:	4053      	eors	r3, r2
    8758:	75fb      	strb	r3, [r7, #23]
		state = (state >> 8) ^ btle_crc_lut[key];
    875a:	69fb      	ldr	r3, [r7, #28]
    875c:	0a1a      	lsrs	r2, r3, #8
    875e:	7dfb      	ldrb	r3, [r7, #23]
    8760:	4909      	ldr	r1, [pc, #36]	; (8788 <btle_crcgen_lut+0x58>)
    8762:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    8766:	4053      	eors	r3, r2
    8768:	61fb      	str	r3, [r7, #28]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    876a:	69bb      	ldr	r3, [r7, #24]
    876c:	3301      	adds	r3, #1
    876e:	61bb      	str	r3, [r7, #24]
    8770:	69ba      	ldr	r2, [r7, #24]
    8772:	687b      	ldr	r3, [r7, #4]
    8774:	429a      	cmp	r2, r3
    8776:	dbe8      	blt.n	874a <btle_crcgen_lut+0x1a>
		key = data[i] ^ (state & 0xff);
		state = (state >> 8) ^ btle_crc_lut[key];
	}
	return state;
    8778:	69fb      	ldr	r3, [r7, #28]
}
    877a:	4618      	mov	r0, r3
    877c:	3724      	adds	r7, #36	; 0x24
    877e:	46bd      	mov	sp, r7
    8780:	f85d 7b04 	ldr.w	r7, [sp], #4
    8784:	4770      	bx	lr
    8786:	bf00      	nop
    8788:	100004a8 	.word	0x100004a8

0000878c <usb_vendor_request_handler>:
*/

VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
    878c:	b590      	push	{r4, r7, lr}
    878e:	b087      	sub	sp, #28
    8790:	af00      	add	r7, sp, #0
    8792:	60f8      	str	r0, [r7, #12]
    8794:	60b9      	str	r1, [r7, #8]
    8796:	607a      	str	r2, [r7, #4]
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    8798:	68fb      	ldr	r3, [r7, #12]
    879a:	885b      	ldrh	r3, [r3, #2]
    879c:	823b      	strh	r3, [r7, #16]
    879e:	68fb      	ldr	r3, [r7, #12]
    87a0:	889b      	ldrh	r3, [r3, #4]
    87a2:	827b      	strh	r3, [r7, #18]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    87a4:	4b0b      	ldr	r3, [pc, #44]	; (87d4 <usb_vendor_request_handler+0x48>)
    87a6:	681c      	ldr	r4, [r3, #0]
    87a8:	68fb      	ldr	r3, [r7, #12]
    87aa:	7859      	ldrb	r1, [r3, #1]
    87ac:	687b      	ldr	r3, [r7, #4]
    87ae:	681b      	ldr	r3, [r3, #0]
    87b0:	f107 0210 	add.w	r2, r7, #16
    87b4:	4608      	mov	r0, r1
    87b6:	4611      	mov	r1, r2
    87b8:	461a      	mov	r2, r3
    87ba:	68bb      	ldr	r3, [r7, #8]
    87bc:	47a0      	blx	r4
    87be:	6178      	str	r0, [r7, #20]
	return (BOOL) (rv==1);
    87c0:	697b      	ldr	r3, [r7, #20]
    87c2:	2b01      	cmp	r3, #1
    87c4:	bf0c      	ite	eq
    87c6:	2301      	moveq	r3, #1
    87c8:	2300      	movne	r3, #0
    87ca:	b2db      	uxtb	r3, r3
}
    87cc:	4618      	mov	r0, r3
    87ce:	371c      	adds	r7, #28
    87d0:	46bd      	mov	sp, r7
    87d2:	bd90      	pop	{r4, r7, pc}
    87d4:	10003274 	.word	0x10003274

000087d8 <ubertooth_usb_init>:

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    87d8:	b580      	push	{r7, lr}
    87da:	b082      	sub	sp, #8
    87dc:	af00      	add	r7, sp, #0
    87de:	6078      	str	r0, [r7, #4]
	// initialise stack
	USBInit();
    87e0:	f001 fd7c 	bl	a2dc <USBInit>
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);
    87e4:	480b      	ldr	r0, [pc, #44]	; (8814 <ubertooth_usb_init+0x3c>)
    87e6:	f002 f9db 	bl	aba0 <USBRegisterDescriptors>

	// Request handler 
	v_req_handler = vendor_req_handler;
    87ea:	4a0b      	ldr	r2, [pc, #44]	; (8818 <ubertooth_usb_init+0x40>)
    87ec:	687b      	ldr	r3, [r7, #4]
    87ee:	6013      	str	r3, [r2, #0]

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    87f0:	2002      	movs	r0, #2
    87f2:	490a      	ldr	r1, [pc, #40]	; (881c <ubertooth_usb_init+0x44>)
    87f4:	4a0a      	ldr	r2, [pc, #40]	; (8820 <ubertooth_usb_init+0x48>)
    87f6:	f001 fd4d 	bl	a294 <USBRegisterRequestHandler>

	// enable USB interrupts
	//ISER0 = ISER0_ISE_USB;

	// Enable WCID / driverless setup on Windows - Consumes Vendor Request 0xFF
	USBRegisterWinusbInterface(0xFF, "{8ac47a88-cc26-4aa9-887b-42ca8cf07a63}");
    87fa:	20ff      	movs	r0, #255	; 0xff
    87fc:	4909      	ldr	r1, [pc, #36]	; (8824 <ubertooth_usb_init+0x4c>)
    87fe:	f002 f979 	bl	aaf4 <USBRegisterWinusbInterface>

	// connect to bus
	USBHwConnect(TRUE);
    8802:	2001      	movs	r0, #1
    8804:	f001 feac 	bl	a560 <USBHwConnect>

	return 0;
    8808:	2300      	movs	r3, #0
}
    880a:	4618      	mov	r0, r3
    880c:	3708      	adds	r7, #8
    880e:	46bd      	mov	sp, r7
    8810:	bd80      	pop	{r7, pc}
    8812:	bf00      	nop
    8814:	0000bab0 	.word	0x0000bab0
    8818:	10003274 	.word	0x10003274
    881c:	0000878d 	.word	0x0000878d
    8820:	10003170 	.word	0x10003170
    8824:	0000bb74 	.word	0x0000bb74

00008828 <queue_init>:

volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init()
{
    8828:	b480      	push	{r7}
    882a:	af00      	add	r7, sp, #0
	head = 0;
    882c:	4b04      	ldr	r3, [pc, #16]	; (8840 <queue_init+0x18>)
    882e:	2200      	movs	r2, #0
    8830:	601a      	str	r2, [r3, #0]
	tail = 0;
    8832:	4b04      	ldr	r3, [pc, #16]	; (8844 <queue_init+0x1c>)
    8834:	2200      	movs	r2, #0
    8836:	601a      	str	r2, [r3, #0]
}
    8838:	46bd      	mov	sp, r7
    883a:	f85d 7b04 	ldr.w	r7, [sp], #4
    883e:	4770      	bx	lr
    8840:	10000a5c 	.word	0x10000a5c
    8844:	10000a60 	.word	0x10000a60

00008848 <usb_enqueue>:

usb_pkt_rx *usb_enqueue()
{
    8848:	b480      	push	{r7}
    884a:	b083      	sub	sp, #12
    884c:	af00      	add	r7, sp, #0
	u8 h = head & 0x7F;
    884e:	4b13      	ldr	r3, [pc, #76]	; (889c <usb_enqueue+0x54>)
    8850:	681b      	ldr	r3, [r3, #0]
    8852:	b2db      	uxtb	r3, r3
    8854:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8858:	71fb      	strb	r3, [r7, #7]
	u8 t = tail & 0x7F;
    885a:	4b11      	ldr	r3, [pc, #68]	; (88a0 <usb_enqueue+0x58>)
    885c:	681b      	ldr	r3, [r3, #0]
    885e:	b2db      	uxtb	r3, r3
    8860:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8864:	71bb      	strb	r3, [r7, #6]
	u8 n = (t + 1) & 0x7F;
    8866:	79bb      	ldrb	r3, [r7, #6]
    8868:	3301      	adds	r3, #1
    886a:	b2db      	uxtb	r3, r3
    886c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8870:	717b      	strb	r3, [r7, #5]

	/* fail if queue is full */
	if (h == n) {
    8872:	79fa      	ldrb	r2, [r7, #7]
    8874:	797b      	ldrb	r3, [r7, #5]
    8876:	429a      	cmp	r2, r3
    8878:	d101      	bne.n	887e <usb_enqueue+0x36>
		return NULL;
    887a:	2300      	movs	r3, #0
    887c:	e008      	b.n	8890 <usb_enqueue+0x48>
	}

	++tail;
    887e:	4b08      	ldr	r3, [pc, #32]	; (88a0 <usb_enqueue+0x58>)
    8880:	681b      	ldr	r3, [r3, #0]
    8882:	3301      	adds	r3, #1
    8884:	4a06      	ldr	r2, [pc, #24]	; (88a0 <usb_enqueue+0x58>)
    8886:	6013      	str	r3, [r2, #0]
	return &fifo[t];
    8888:	79bb      	ldrb	r3, [r7, #6]
    888a:	019b      	lsls	r3, r3, #6
    888c:	4a05      	ldr	r2, [pc, #20]	; (88a4 <usb_enqueue+0x5c>)
    888e:	4413      	add	r3, r2
	
}
    8890:	4618      	mov	r0, r3
    8892:	370c      	adds	r7, #12
    8894:	46bd      	mov	sp, r7
    8896:	f85d 7b04 	ldr.w	r7, [sp], #4
    889a:	4770      	bx	lr
    889c:	10000a5c 	.word	0x10000a5c
    88a0:	10000a60 	.word	0x10000a60
    88a4:	10001170 	.word	0x10001170

000088a8 <dequeue>:

usb_pkt_rx *dequeue()
{
    88a8:	b480      	push	{r7}
    88aa:	b083      	sub	sp, #12
    88ac:	af00      	add	r7, sp, #0
	u8 h = head & 0x7F;
    88ae:	4b10      	ldr	r3, [pc, #64]	; (88f0 <dequeue+0x48>)
    88b0:	681b      	ldr	r3, [r3, #0]
    88b2:	b2db      	uxtb	r3, r3
    88b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    88b8:	71fb      	strb	r3, [r7, #7]
	u8 t = tail & 0x7F;
    88ba:	4b0e      	ldr	r3, [pc, #56]	; (88f4 <dequeue+0x4c>)
    88bc:	681b      	ldr	r3, [r3, #0]
    88be:	b2db      	uxtb	r3, r3
    88c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    88c4:	71bb      	strb	r3, [r7, #6]

	/* fail if queue is empty */
	if (h == t) {
    88c6:	79fa      	ldrb	r2, [r7, #7]
    88c8:	79bb      	ldrb	r3, [r7, #6]
    88ca:	429a      	cmp	r2, r3
    88cc:	d101      	bne.n	88d2 <dequeue+0x2a>
		return NULL;
    88ce:	2300      	movs	r3, #0
    88d0:	e008      	b.n	88e4 <dequeue+0x3c>
	}

	++head;
    88d2:	4b07      	ldr	r3, [pc, #28]	; (88f0 <dequeue+0x48>)
    88d4:	681b      	ldr	r3, [r3, #0]
    88d6:	3301      	adds	r3, #1
    88d8:	4a05      	ldr	r2, [pc, #20]	; (88f0 <dequeue+0x48>)
    88da:	6013      	str	r3, [r2, #0]
	return &fifo[h];
    88dc:	79fb      	ldrb	r3, [r7, #7]
    88de:	019b      	lsls	r3, r3, #6
    88e0:	4a05      	ldr	r2, [pc, #20]	; (88f8 <dequeue+0x50>)
    88e2:	4413      	add	r3, r2
}
    88e4:	4618      	mov	r0, r3
    88e6:	370c      	adds	r7, #12
    88e8:	46bd      	mov	sp, r7
    88ea:	f85d 7b04 	ldr.w	r7, [sp], #4
    88ee:	4770      	bx	lr
    88f0:	10000a5c 	.word	0x10000a5c
    88f4:	10000a60 	.word	0x10000a60
    88f8:	10001170 	.word	0x10001170

000088fc <dequeue_send>:

#define USB_KEEP_ALIVE 400000
u32 last_usb_pkt = 0;  // for keep alive packets

int dequeue_send(u32 clkn)
{
    88fc:	b580      	push	{r7, lr}
    88fe:	b084      	sub	sp, #16
    8900:	af00      	add	r7, sp, #0
    8902:	6078      	str	r0, [r7, #4]
	usb_pkt_rx *pkt = dequeue(&pkt);
    8904:	f107 030c 	add.w	r3, r7, #12
    8908:	4618      	mov	r0, r3
    890a:	f7ff ffcd 	bl	88a8 <dequeue>
    890e:	4603      	mov	r3, r0
    8910:	60fb      	str	r3, [r7, #12]
	if (pkt != NULL) {
    8912:	68fb      	ldr	r3, [r7, #12]
    8914:	2b00      	cmp	r3, #0
    8916:	d00a      	beq.n	892e <dequeue_send+0x32>
		last_usb_pkt = clkn;
    8918:	4a11      	ldr	r2, [pc, #68]	; (8960 <dequeue_send+0x64>)
    891a:	687b      	ldr	r3, [r7, #4]
    891c:	6013      	str	r3, [r2, #0]
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    891e:	68fb      	ldr	r3, [r7, #12]
    8920:	2082      	movs	r0, #130	; 0x82
    8922:	4619      	mov	r1, r3
    8924:	2240      	movs	r2, #64	; 0x40
    8926:	f001 fe77 	bl	a618 <USBHwEPWrite>
		return 1;
    892a:	2301      	movs	r3, #1
    892c:	e013      	b.n	8956 <dequeue_send+0x5a>
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
    892e:	4b0c      	ldr	r3, [pc, #48]	; (8960 <dequeue_send+0x64>)
    8930:	681b      	ldr	r3, [r3, #0]
    8932:	687a      	ldr	r2, [r7, #4]
    8934:	1ad3      	subs	r3, r2, r3
    8936:	4a0b      	ldr	r2, [pc, #44]	; (8964 <dequeue_send+0x68>)
    8938:	4293      	cmp	r3, r2
    893a:	d90b      	bls.n	8954 <dequeue_send+0x58>
			u8 pkt_type = KEEP_ALIVE;
    893c:	2303      	movs	r3, #3
    893e:	72fb      	strb	r3, [r7, #11]
			last_usb_pkt = clkn;
    8940:	4a07      	ldr	r2, [pc, #28]	; (8960 <dequeue_send+0x64>)
    8942:	687b      	ldr	r3, [r7, #4]
    8944:	6013      	str	r3, [r2, #0]
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    8946:	f107 030b 	add.w	r3, r7, #11
    894a:	2082      	movs	r0, #130	; 0x82
    894c:	4619      	mov	r1, r3
    894e:	2201      	movs	r2, #1
    8950:	f001 fe62 	bl	a618 <USBHwEPWrite>
		}
		return 0;
    8954:	2300      	movs	r3, #0
	}
}
    8956:	4618      	mov	r0, r3
    8958:	3710      	adds	r7, #16
    895a:	46bd      	mov	sp, r7
    895c:	bd80      	pop	{r7, pc}
    895e:	bf00      	nop
    8960:	10000a64 	.word	0x10000a64
    8964:	00061a80 	.word	0x00061a80

00008968 <handle_usb>:

void handle_usb(u32 clkn)
{
    8968:	b580      	push	{r7, lr}
    896a:	b084      	sub	sp, #16
    896c:	af00      	add	r7, sp, #0
    896e:	6078      	str	r0, [r7, #4]
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    8970:	2082      	movs	r0, #130	; 0x82
    8972:	f001 fe15 	bl	a5a0 <USBHwEPGetStatus>
    8976:	4603      	mov	r3, r0
    8978:	73fb      	strb	r3, [r7, #15]
	if (!(epstat & EPSTAT_B1FULL)) {
    897a:	7bfb      	ldrb	r3, [r7, #15]
    897c:	f003 0320 	and.w	r3, r3, #32
    8980:	2b00      	cmp	r3, #0
    8982:	d102      	bne.n	898a <handle_usb+0x22>
		dequeue_send(clkn);
    8984:	6878      	ldr	r0, [r7, #4]
    8986:	f7ff ffb9 	bl	88fc <dequeue_send>
	}
	if (!(epstat & EPSTAT_B2FULL)) {
    898a:	7bfb      	ldrb	r3, [r7, #15]
    898c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8990:	2b00      	cmp	r3, #0
    8992:	d102      	bne.n	899a <handle_usb+0x32>
		dequeue_send(clkn);
    8994:	6878      	ldr	r0, [r7, #4]
    8996:	f7ff ffb1 	bl	88fc <dequeue_send>
	}

	/* polled "interrupt" */
	USBHwISR();
    899a:	f001 ff03 	bl	a7a4 <USBHwISR>
}
    899e:	3710      	adds	r7, #16
    89a0:	46bd      	mov	sp, r7
    89a2:	bd80      	pop	{r7, pc}

000089a4 <cc2400_rangetest>:
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    89a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    89a8:	b095      	sub	sp, #84	; 0x54
    89aa:	af00      	add	r7, sp, #0
    89ac:	6078      	str	r0, [r7, #4]
    89ae:	4669      	mov	r1, sp
    89b0:	6039      	str	r1, [r7, #0]
#ifdef TX_ENABLE
	u32 command[5];
	u32 result[5];
	int i;
	int j;
	u8 len = 22;
    89b2:	2116      	movs	r1, #22
    89b4:	f887 1046 	strb.w	r1, [r7, #70]	; 0x46
	u8 pa = 0;
    89b8:	2100      	movs	r1, #0
    89ba:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
	u8 txbuf[len];
    89be:	f897 6046 	ldrb.w	r6, [r7, #70]	; 0x46
    89c2:	4631      	mov	r1, r6
    89c4:	3901      	subs	r1, #1
    89c6:	6439      	str	r1, [r7, #64]	; 0x40
    89c8:	b2f0      	uxtb	r0, r6
    89ca:	f04f 0100 	mov.w	r1, #0
    89ce:	ea4f 0bc1 	mov.w	fp, r1, lsl #3
    89d2:	ea4b 7b50 	orr.w	fp, fp, r0, lsr #29
    89d6:	ea4f 0ac0 	mov.w	sl, r0, lsl #3
    89da:	b2f0      	uxtb	r0, r6
    89dc:	f04f 0100 	mov.w	r1, #0
    89e0:	ea4f 09c1 	mov.w	r9, r1, lsl #3
    89e4:	ea49 7950 	orr.w	r9, r9, r0, lsr #29
    89e8:	ea4f 08c0 	mov.w	r8, r0, lsl #3
    89ec:	4631      	mov	r1, r6
    89ee:	3107      	adds	r1, #7
    89f0:	08c9      	lsrs	r1, r1, #3
    89f2:	00c9      	lsls	r1, r1, #3
    89f4:	ebad 0d01 	sub.w	sp, sp, r1
    89f8:	4669      	mov	r1, sp
    89fa:	3100      	adds	r1, #0
    89fc:	63f9      	str	r1, [r7, #60]	; 0x3c
	u8 rxbuf[len];
    89fe:	f897 6046 	ldrb.w	r6, [r7, #70]	; 0x46
    8a02:	4631      	mov	r1, r6
    8a04:	3901      	subs	r1, #1
    8a06:	63b9      	str	r1, [r7, #56]	; 0x38
    8a08:	b2f0      	uxtb	r0, r6
    8a0a:	f04f 0100 	mov.w	r1, #0
    8a0e:	00cd      	lsls	r5, r1, #3
    8a10:	ea45 7550 	orr.w	r5, r5, r0, lsr #29
    8a14:	00c4      	lsls	r4, r0, #3
    8a16:	b2f0      	uxtb	r0, r6
    8a18:	f04f 0100 	mov.w	r1, #0
    8a1c:	00cb      	lsls	r3, r1, #3
    8a1e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
    8a22:	00c2      	lsls	r2, r0, #3
    8a24:	4633      	mov	r3, r6
    8a26:	3307      	adds	r3, #7
    8a28:	08db      	lsrs	r3, r3, #3
    8a2a:	00db      	lsls	r3, r3, #3
    8a2c:	ebad 0d03 	sub.w	sp, sp, r3
    8a30:	466b      	mov	r3, sp
    8a32:	3300      	adds	r3, #0
    8a34:	637b      	str	r3, [r7, #52]	; 0x34

	txbuf[0] = len - 1; // length of data (rest of payload)
    8a36:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    8a3a:	3b01      	subs	r3, #1
    8a3c:	b2da      	uxtb	r2, r3
    8a3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a40:	701a      	strb	r2, [r3, #0]
	txbuf[1] = 0; // request
    8a42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a44:	2200      	movs	r2, #0
    8a46:	705a      	strb	r2, [r3, #1]

	// read device serial number
	command[0] = 58;
    8a48:	233a      	movs	r3, #58	; 0x3a
    8a4a:	623b      	str	r3, [r7, #32]
	iap_entry(command, result);
    8a4c:	4bb3      	ldr	r3, [pc, #716]	; (8d1c <cc2400_rangetest+0x378>)
    8a4e:	681b      	ldr	r3, [r3, #0]
    8a50:	f107 0120 	add.w	r1, r7, #32
    8a54:	f107 020c 	add.w	r2, r7, #12
    8a58:	4608      	mov	r0, r1
    8a5a:	4611      	mov	r1, r2
    8a5c:	4798      	blx	r3
	if ((result[0] & 0xFF) != 0) //status check
    8a5e:	68fb      	ldr	r3, [r7, #12]
    8a60:	b2db      	uxtb	r3, r3
    8a62:	2b00      	cmp	r3, #0
    8a64:	d001      	beq.n	8a6a <cc2400_rangetest+0xc6>
    8a66:	2300      	movs	r3, #0
		return;
    8a68:	e1ac      	b.n	8dc4 <cc2400_rangetest+0x420>
	txbuf[2] = (result[1] >> 24) & 0xFF;
    8a6a:	693b      	ldr	r3, [r7, #16]
    8a6c:	0e1b      	lsrs	r3, r3, #24
    8a6e:	b2da      	uxtb	r2, r3
    8a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a72:	709a      	strb	r2, [r3, #2]
	txbuf[3] = (result[1] >> 16) & 0xFF;
    8a74:	693b      	ldr	r3, [r7, #16]
    8a76:	0c1b      	lsrs	r3, r3, #16
    8a78:	b2da      	uxtb	r2, r3
    8a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a7c:	70da      	strb	r2, [r3, #3]
	txbuf[4] = (result[1] >> 8) & 0xFF;
    8a7e:	693b      	ldr	r3, [r7, #16]
    8a80:	0a1b      	lsrs	r3, r3, #8
    8a82:	b2da      	uxtb	r2, r3
    8a84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a86:	711a      	strb	r2, [r3, #4]
	txbuf[5] = result[1] & 0xFF;
    8a88:	693b      	ldr	r3, [r7, #16]
    8a8a:	b2da      	uxtb	r2, r3
    8a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a8e:	715a      	strb	r2, [r3, #5]
	txbuf[6] = (result[2] >> 24) & 0xFF;
    8a90:	697b      	ldr	r3, [r7, #20]
    8a92:	0e1b      	lsrs	r3, r3, #24
    8a94:	b2da      	uxtb	r2, r3
    8a96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a98:	719a      	strb	r2, [r3, #6]
	txbuf[7] = (result[2] >> 16) & 0xFF;
    8a9a:	697b      	ldr	r3, [r7, #20]
    8a9c:	0c1b      	lsrs	r3, r3, #16
    8a9e:	b2da      	uxtb	r2, r3
    8aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8aa2:	71da      	strb	r2, [r3, #7]
	txbuf[8] = (result[2] >> 8) & 0xFF;
    8aa4:	697b      	ldr	r3, [r7, #20]
    8aa6:	0a1b      	lsrs	r3, r3, #8
    8aa8:	b2da      	uxtb	r2, r3
    8aaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8aac:	721a      	strb	r2, [r3, #8]
	txbuf[9] = result[2] & 0xFF;
    8aae:	697b      	ldr	r3, [r7, #20]
    8ab0:	b2da      	uxtb	r2, r3
    8ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8ab4:	725a      	strb	r2, [r3, #9]
	txbuf[10] = (result[3] >> 24) & 0xFF;
    8ab6:	69bb      	ldr	r3, [r7, #24]
    8ab8:	0e1b      	lsrs	r3, r3, #24
    8aba:	b2da      	uxtb	r2, r3
    8abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8abe:	729a      	strb	r2, [r3, #10]
	txbuf[11] = (result[3] >> 16) & 0xFF;
    8ac0:	69bb      	ldr	r3, [r7, #24]
    8ac2:	0c1b      	lsrs	r3, r3, #16
    8ac4:	b2da      	uxtb	r2, r3
    8ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8ac8:	72da      	strb	r2, [r3, #11]
	txbuf[12] = (result[3] >> 8) & 0xFF;
    8aca:	69bb      	ldr	r3, [r7, #24]
    8acc:	0a1b      	lsrs	r3, r3, #8
    8ace:	b2da      	uxtb	r2, r3
    8ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8ad2:	731a      	strb	r2, [r3, #12]
	txbuf[13] = result[3] & 0xFF;
    8ad4:	69bb      	ldr	r3, [r7, #24]
    8ad6:	b2da      	uxtb	r2, r3
    8ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8ada:	735a      	strb	r2, [r3, #13]
	txbuf[14] = (result[4] >> 24) & 0xFF;
    8adc:	69fb      	ldr	r3, [r7, #28]
    8ade:	0e1b      	lsrs	r3, r3, #24
    8ae0:	b2da      	uxtb	r2, r3
    8ae2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8ae4:	739a      	strb	r2, [r3, #14]
	txbuf[15] = (result[4] >> 16) & 0xFF;
    8ae6:	69fb      	ldr	r3, [r7, #28]
    8ae8:	0c1b      	lsrs	r3, r3, #16
    8aea:	b2da      	uxtb	r2, r3
    8aec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8aee:	73da      	strb	r2, [r3, #15]
	txbuf[16] = (result[4] >> 8) & 0xFF;
    8af0:	69fb      	ldr	r3, [r7, #28]
    8af2:	0a1b      	lsrs	r3, r3, #8
    8af4:	b2da      	uxtb	r2, r3
    8af6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8af8:	741a      	strb	r2, [r3, #16]
	txbuf[17] = result[4] & 0xFF;
    8afa:	69fb      	ldr	r3, [r7, #28]
    8afc:	b2da      	uxtb	r2, r3
    8afe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8b00:	745a      	strb	r2, [r3, #17]

	txbuf[18] = pa; // request pa
    8b02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8b04:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
    8b08:	749a      	strb	r2, [r3, #18]
	txbuf[19] = 0; // request number
    8b0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8b0c:	2200      	movs	r2, #0
    8b0e:	74da      	strb	r2, [r3, #19]
	txbuf[20] = 0xff; // reply pa
    8b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8b12:	22ff      	movs	r2, #255	; 0xff
    8b14:	751a      	strb	r2, [r3, #20]
	txbuf[21] = 0xff; // reply number
    8b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8b18:	22ff      	movs	r2, #255	; 0xff
    8b1a:	755a      	strb	r2, [r3, #21]

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    8b1c:	2012      	movs	r0, #18
    8b1e:	f642 3122 	movw	r1, #11042	; 0x2b22
    8b22:	f001 f8a9 	bl	9c78 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    8b26:	2014      	movs	r0, #20
    8b28:	f241 314b 	movw	r1, #4939	; 0x134b
    8b2c:	f001 f8a4 	bl	9c78 <cc2400_set>
	cc2400_set(GRMDM,   0x0df1);  // default value
    8b30:	2020      	movs	r0, #32
    8b32:	f640 51f1 	movw	r1, #3569	; 0xdf1
    8b36:	f001 f89f 	bl	9c78 <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    8b3a:	687b      	ldr	r3, [r7, #4]
    8b3c:	881b      	ldrh	r3, [r3, #0]
    8b3e:	b29b      	uxth	r3, r3
    8b40:	2002      	movs	r0, #2
    8b42:	4619      	mov	r1, r3
    8b44:	f001 f898 	bl	9c78 <cc2400_set>
	cc2400_set(SYNCH,   0xf9ae);
    8b48:	202d      	movs	r0, #45	; 0x2d
    8b4a:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    8b4e:	f001 f893 	bl	9c78 <cc2400_set>
	cc2400_set(SYNCL,   0x1584);
    8b52:	202c      	movs	r0, #44	; 0x2c
    8b54:	f241 5184 	movw	r1, #5508	; 0x1584
    8b58:	f001 f88e 	bl	9c78 <cc2400_set>
	cc2400_set(FREND,   8 | pa);
    8b5c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8b60:	f043 0308 	orr.w	r3, r3, #8
    8b64:	b2db      	uxtb	r3, r3
    8b66:	b29b      	uxth	r3, r3
    8b68:	2005      	movs	r0, #5
    8b6a:	4619      	mov	r1, r3
    8b6c:	f001 f884 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029);
    8b70:	2003      	movs	r0, #3
    8b72:	2129      	movs	r1, #41	; 0x29
    8b74:	f001 f880 	bl	9c78 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8b78:	bf00      	nop
    8b7a:	f001 f935 	bl	9de8 <cc2400_status>
    8b7e:	4603      	mov	r3, r0
    8b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8b84:	2b00      	cmp	r3, #0
    8b86:	d0f8      	beq.n	8b7a <cc2400_rangetest+0x1d6>
	cc2400_strobe(SFSON);
    8b88:	2061      	movs	r0, #97	; 0x61
    8b8a:	f001 f937 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8b8e:	bf00      	nop
    8b90:	f001 f92a 	bl	9de8 <cc2400_status>
    8b94:	4603      	mov	r3, r0
    8b96:	f003 0304 	and.w	r3, r3, #4
    8b9a:	2b00      	cmp	r3, #0
    8b9c:	d0f8      	beq.n	8b90 <cc2400_rangetest+0x1ec>
	TXLED_SET;
    8b9e:	4b60      	ldr	r3, [pc, #384]	; (8d20 <cc2400_rangetest+0x37c>)
    8ba0:	f44f 7280 	mov.w	r2, #256	; 0x100
    8ba4:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8ba6:	4b5f      	ldr	r3, [pc, #380]	; (8d24 <cc2400_rangetest+0x380>)
    8ba8:	2280      	movs	r2, #128	; 0x80
    8baa:	601a      	str	r2, [r3, #0]
#endif
	for (pa = 0; pa < 8; pa++) {
    8bac:	2300      	movs	r3, #0
    8bae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    8bb2:	e03e      	b.n	8c32 <cc2400_rangetest+0x28e>
		cc2400_set(FREND, 8 | pa);
    8bb4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8bb8:	f043 0308 	orr.w	r3, r3, #8
    8bbc:	b2db      	uxtb	r3, r3
    8bbe:	b29b      	uxth	r3, r3
    8bc0:	2005      	movs	r0, #5
    8bc2:	4619      	mov	r1, r3
    8bc4:	f001 f858 	bl	9c78 <cc2400_set>
		txbuf[18] = pa;
    8bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8bca:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
    8bce:	749a      	strb	r2, [r3, #18]
		for (i = 0; i < 16; i++) {
    8bd0:	2300      	movs	r3, #0
    8bd2:	64fb      	str	r3, [r7, #76]	; 0x4c
    8bd4:	e025      	b.n	8c22 <cc2400_rangetest+0x27e>
			txbuf[19] = i;
    8bd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8bd8:	b2da      	uxtb	r2, r3
    8bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8bdc:	74da      	strb	r2, [r3, #19]
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8bde:	bf00      	nop
    8be0:	200e      	movs	r0, #14
    8be2:	f001 f833 	bl	9c4c <cc2400_get>
    8be6:	4603      	mov	r3, r0
    8be8:	f003 031f 	and.w	r3, r3, #31
    8bec:	2b0f      	cmp	r3, #15
    8bee:	d1f7      	bne.n	8be0 <cc2400_rangetest+0x23c>
			// transmit a packet
			for (j = 0; j < len; j++)
    8bf0:	2300      	movs	r3, #0
    8bf2:	64bb      	str	r3, [r7, #72]	; 0x48
    8bf4:	e00a      	b.n	8c0c <cc2400_rangetest+0x268>
				cc2400_set8(FIFOREG, txbuf[j]);
    8bf6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    8bf8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8bfa:	4413      	add	r3, r2
    8bfc:	781b      	ldrb	r3, [r3, #0]
    8bfe:	2070      	movs	r0, #112	; 0x70
    8c00:	4619      	mov	r1, r3
    8c02:	f001 f867 	bl	9cd4 <cc2400_set8>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    8c06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8c08:	3301      	adds	r3, #1
    8c0a:	64bb      	str	r3, [r7, #72]	; 0x48
    8c0c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    8c10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8c12:	429a      	cmp	r2, r3
    8c14:	dcef      	bgt.n	8bf6 <cc2400_rangetest+0x252>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    8c16:	2063      	movs	r0, #99	; 0x63
    8c18:	f001 f8f0 	bl	9dfc <cc2400_strobe>
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    8c1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8c1e:	3301      	adds	r3, #1
    8c20:	64fb      	str	r3, [r7, #76]	; 0x4c
    8c22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8c24:	2b0f      	cmp	r3, #15
    8c26:	ddd6      	ble.n	8bd6 <cc2400_rangetest+0x232>
	while (!(cc2400_status() & FS_LOCK));
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
    8c28:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8c2c:	3301      	adds	r3, #1
    8c2e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    8c32:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8c36:	2b07      	cmp	r3, #7
    8c38:	d9bc      	bls.n	8bb4 <cc2400_rangetest+0x210>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
		}
	}
	// sent packet, now look for repeated packet
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8c3a:	bf00      	nop
    8c3c:	200e      	movs	r0, #14
    8c3e:	f001 f805 	bl	9c4c <cc2400_get>
    8c42:	4603      	mov	r3, r0
    8c44:	f003 031f 	and.w	r3, r3, #31
    8c48:	2b0f      	cmp	r3, #15
    8c4a:	d1f7      	bne.n	8c3c <cc2400_rangetest+0x298>
	TXLED_CLR;
    8c4c:	4b36      	ldr	r3, [pc, #216]	; (8d28 <cc2400_rangetest+0x384>)
    8c4e:	f44f 7280 	mov.w	r2, #256	; 0x100
    8c52:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SRFOFF);
    8c54:	2064      	movs	r0, #100	; 0x64
    8c56:	f001 f8d1 	bl	9dfc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    8c5a:	bf00      	nop
    8c5c:	f001 f8c4 	bl	9de8 <cc2400_status>
    8c60:	4603      	mov	r3, r0
    8c62:	f003 0304 	and.w	r3, r3, #4
    8c66:	2b00      	cmp	r3, #0
    8c68:	d1f8      	bne.n	8c5c <cc2400_rangetest+0x2b8>
	cc2400_set(FSDIV, *chan_ptr - 1);
    8c6a:	687b      	ldr	r3, [r7, #4]
    8c6c:	881b      	ldrh	r3, [r3, #0]
    8c6e:	b29b      	uxth	r3, r3
    8c70:	3b01      	subs	r3, #1
    8c72:	b29b      	uxth	r3, r3
    8c74:	2002      	movs	r0, #2
    8c76:	4619      	mov	r1, r3
    8c78:	f000 fffe 	bl	9c78 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8c7c:	bf00      	nop
    8c7e:	f001 f8b3 	bl	9de8 <cc2400_status>
    8c82:	4603      	mov	r3, r0
    8c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8c88:	2b00      	cmp	r3, #0
    8c8a:	d0f8      	beq.n	8c7e <cc2400_rangetest+0x2da>
	cc2400_strobe(SFSON);
    8c8c:	2061      	movs	r0, #97	; 0x61
    8c8e:	f001 f8b5 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8c92:	bf00      	nop
    8c94:	f001 f8a8 	bl	9de8 <cc2400_status>
    8c98:	4603      	mov	r3, r0
    8c9a:	f003 0304 	and.w	r3, r3, #4
    8c9e:	2b00      	cmp	r3, #0
    8ca0:	d0f8      	beq.n	8c94 <cc2400_rangetest+0x2f0>
	RXLED_SET;
    8ca2:	4b1f      	ldr	r3, [pc, #124]	; (8d20 <cc2400_rangetest+0x37c>)
    8ca4:	2210      	movs	r2, #16
    8ca6:	601a      	str	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8ca8:	bf00      	nop
    8caa:	200e      	movs	r0, #14
    8cac:	f000 ffce 	bl	9c4c <cc2400_get>
    8cb0:	4603      	mov	r3, r0
    8cb2:	f003 031f 	and.w	r3, r3, #31
    8cb6:	2b0f      	cmp	r3, #15
    8cb8:	d1f7      	bne.n	8caa <cc2400_rangetest+0x306>
		cc2400_strobe(SRX);
    8cba:	2062      	movs	r0, #98	; 0x62
    8cbc:	f001 f89e 	bl	9dfc <cc2400_strobe>
		while (!(cc2400_status() & SYNC_RECEIVED));
    8cc0:	bf00      	nop
    8cc2:	f001 f891 	bl	9de8 <cc2400_status>
    8cc6:	4603      	mov	r3, r0
    8cc8:	f003 0310 	and.w	r3, r3, #16
    8ccc:	2b00      	cmp	r3, #0
    8cce:	d0f8      	beq.n	8cc2 <cc2400_rangetest+0x31e>
		USRLED_SET;
    8cd0:	4b13      	ldr	r3, [pc, #76]	; (8d20 <cc2400_rangetest+0x37c>)
    8cd2:	2202      	movs	r2, #2
    8cd4:	601a      	str	r2, [r3, #0]
		for (j = 0; j < len; j++)
    8cd6:	2300      	movs	r3, #0
    8cd8:	64bb      	str	r3, [r7, #72]	; 0x48
    8cda:	e00c      	b.n	8cf6 <cc2400_rangetest+0x352>
			rxbuf[j] = cc2400_get8(FIFOREG);
    8cdc:	2070      	movs	r0, #112	; 0x70
    8cde:	f000 ffdf 	bl	9ca0 <cc2400_get8>
    8ce2:	4603      	mov	r3, r0
    8ce4:	4619      	mov	r1, r3
    8ce6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    8ce8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8cea:	4413      	add	r3, r2
    8cec:	460a      	mov	r2, r1
    8cee:	701a      	strb	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
		cc2400_strobe(SRX);
		while (!(cc2400_status() & SYNC_RECEIVED));
		USRLED_SET;
		for (j = 0; j < len; j++)
    8cf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8cf2:	3301      	adds	r3, #1
    8cf4:	64bb      	str	r3, [r7, #72]	; 0x48
    8cf6:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    8cfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8cfc:	429a      	cmp	r2, r3
    8cfe:	dced      	bgt.n	8cdc <cc2400_rangetest+0x338>
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
    8d00:	f001 f872 	bl	9de8 <cc2400_status>
    8d04:	4603      	mov	r3, r0
    8d06:	f003 0308 	and.w	r3, r3, #8
    8d0a:	2b00      	cmp	r3, #0
    8d0c:	d001      	beq.n	8d12 <cc2400_rangetest+0x36e>
			break;
    8d0e:	bf00      	nop
		USRLED_CLR;
	}

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8d10:	e00c      	b.n	8d2c <cc2400_rangetest+0x388>
		USRLED_SET;
		for (j = 0; j < len; j++)
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
			break;
		USRLED_CLR;
    8d12:	4b05      	ldr	r3, [pc, #20]	; (8d28 <cc2400_rangetest+0x384>)
    8d14:	2202      	movs	r2, #2
    8d16:	601a      	str	r2, [r3, #0]
	}
    8d18:	e7c6      	b.n	8ca8 <cc2400_rangetest+0x304>
    8d1a:	bf00      	nop
    8d1c:	100008a8 	.word	0x100008a8
    8d20:	2009c038 	.word	0x2009c038
    8d24:	2009c058 	.word	0x2009c058
    8d28:	2009c03c 	.word	0x2009c03c

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8d2c:	200e      	movs	r0, #14
    8d2e:	f000 ff8d 	bl	9c4c <cc2400_get>
    8d32:	4603      	mov	r3, r0
    8d34:	f003 031f 	and.w	r3, r3, #31
    8d38:	2b0f      	cmp	r3, #15
    8d3a:	d1f7      	bne.n	8d2c <cc2400_rangetest+0x388>
	cc2400_strobe(SRFOFF);
    8d3c:	2064      	movs	r0, #100	; 0x64
    8d3e:	f001 f85d 	bl	9dfc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    8d42:	bf00      	nop
    8d44:	f001 f850 	bl	9de8 <cc2400_status>
    8d48:	4603      	mov	r3, r0
    8d4a:	f003 0304 	and.w	r3, r3, #4
    8d4e:	2b00      	cmp	r3, #0
    8d50:	d1f8      	bne.n	8d44 <cc2400_rangetest+0x3a0>
#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    8d52:	4b20      	ldr	r3, [pc, #128]	; (8dd4 <cc2400_rangetest+0x430>)
    8d54:	2280      	movs	r2, #128	; 0x80
    8d56:	601a      	str	r2, [r3, #0]
#endif
	RXLED_CLR;
    8d58:	4b1f      	ldr	r3, [pc, #124]	; (8dd8 <cc2400_rangetest+0x434>)
    8d5a:	2210      	movs	r2, #16
    8d5c:	601a      	str	r2, [r3, #0]

	// get test result
	rr.valid       = 1;
    8d5e:	4b1f      	ldr	r3, [pc, #124]	; (8ddc <cc2400_rangetest+0x438>)
    8d60:	2201      	movs	r2, #1
    8d62:	701a      	strb	r2, [r3, #0]
	rr.request_pa  = rxbuf[18];
    8d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8d66:	7c9a      	ldrb	r2, [r3, #18]
    8d68:	4b1c      	ldr	r3, [pc, #112]	; (8ddc <cc2400_rangetest+0x438>)
    8d6a:	705a      	strb	r2, [r3, #1]
	rr.request_num = rxbuf[19];
    8d6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8d6e:	7cda      	ldrb	r2, [r3, #19]
    8d70:	4b1a      	ldr	r3, [pc, #104]	; (8ddc <cc2400_rangetest+0x438>)
    8d72:	709a      	strb	r2, [r3, #2]
	rr.reply_pa    = rxbuf[20];
    8d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8d76:	7d1a      	ldrb	r2, [r3, #20]
    8d78:	4b18      	ldr	r3, [pc, #96]	; (8ddc <cc2400_rangetest+0x438>)
    8d7a:	70da      	strb	r2, [r3, #3]
	rr.reply_num   = rxbuf[21];
    8d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8d7e:	7d5a      	ldrb	r2, [r3, #21]
    8d80:	4b16      	ldr	r3, [pc, #88]	; (8ddc <cc2400_rangetest+0x438>)
    8d82:	711a      	strb	r2, [r3, #4]

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
    8d84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8d86:	2201      	movs	r2, #1
    8d88:	705a      	strb	r2, [r3, #1]
	for (i = 0; i < 18; i++)
    8d8a:	2300      	movs	r3, #0
    8d8c:	64fb      	str	r3, [r7, #76]	; 0x4c
    8d8e:	e012      	b.n	8db6 <cc2400_rangetest+0x412>
		if (rxbuf[i] != txbuf[i])
    8d90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    8d92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d94:	4413      	add	r3, r2
    8d96:	781a      	ldrb	r2, [r3, #0]
    8d98:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    8d9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d9c:	440b      	add	r3, r1
    8d9e:	781b      	ldrb	r3, [r3, #0]
    8da0:	429a      	cmp	r2, r3
    8da2:	d005      	beq.n	8db0 <cc2400_rangetest+0x40c>
			rr.valid = 2 + i;
    8da4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8da6:	b2db      	uxtb	r3, r3
    8da8:	3302      	adds	r3, #2
    8daa:	b2da      	uxtb	r2, r3
    8dac:	4b0b      	ldr	r3, [pc, #44]	; (8ddc <cc2400_rangetest+0x438>)
    8dae:	701a      	strb	r2, [r3, #0]
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
    8db0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8db2:	3301      	adds	r3, #1
    8db4:	64fb      	str	r3, [r7, #76]	; 0x4c
    8db6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8db8:	2b11      	cmp	r3, #17
    8dba:	dde9      	ble.n	8d90 <cc2400_rangetest+0x3ec>
		if (rxbuf[i] != txbuf[i])
			rr.valid = 2 + i;

	USRLED_CLR;
    8dbc:	4b06      	ldr	r3, [pc, #24]	; (8dd8 <cc2400_rangetest+0x434>)
    8dbe:	2202      	movs	r2, #2
    8dc0:	601a      	str	r2, [r3, #0]
    8dc2:	2301      	movs	r3, #1
    8dc4:	f8d7 d000 	ldr.w	sp, [r7]
    8dc8:	2b01      	cmp	r3, #1
#endif
}
    8dca:	3754      	adds	r7, #84	; 0x54
    8dcc:	46bd      	mov	sp, r7
    8dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8dd2:	bf00      	nop
    8dd4:	2009c05c 	.word	0x2009c05c
    8dd8:	2009c03c 	.word	0x2009c03c
    8ddc:	10001070 	.word	0x10001070

00008de0 <cc2400_repeater>:

/* This is the repeater implementation to be used with cc2400_rangetest(). */
void cc2400_repeater(volatile u16 *chan_ptr)
{
    8de0:	b580      	push	{r7, lr}
    8de2:	b086      	sub	sp, #24
    8de4:	af00      	add	r7, sp, #0
    8de6:	6078      	str	r0, [r7, #4]
#ifdef TX_ENABLE
	int i;
	int j;

	u8 id_pkt1[9] = {0x54, 0x75, 0xc5, 0x8c, 0xc7, 0x33, 0x45, 0xe7, 0x2a};
    8de8:	4a34      	ldr	r2, [pc, #208]	; (8ebc <cc2400_repeater+0xdc>)
    8dea:	f107 030c 	add.w	r3, r7, #12
    8dee:	6810      	ldr	r0, [r2, #0]
    8df0:	6851      	ldr	r1, [r2, #4]
    8df2:	c303      	stmia	r3!, {r0, r1}
    8df4:	7a12      	ldrb	r2, [r2, #8]
    8df6:	701a      	strb	r2, [r3, #0]
	//FIXME allow to be turned off
//	while (1) {
	cc2400_set(MANAND, 0x7fff);
    8df8:	200d      	movs	r0, #13
    8dfa:	f647 71ff 	movw	r1, #32767	; 0x7fff
    8dfe:	f000 ff3b 	bl	9c78 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    8e02:	2012      	movs	r0, #18
    8e04:	f642 3122 	movw	r1, #11042	; 0x2b22
    8e08:	f000 ff36 	bl	9c78 <cc2400_set>
//		cc2400_set(MDMTST0, 0x134b);
	cc2400_set(MDMTST0, 0x164b);
    8e0c:	2014      	movs	r0, #20
    8e0e:	f241 614b 	movw	r1, #5707	; 0x164b
    8e12:	f000 ff31 	bl	9c78 <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr - 1);
    8e16:	687b      	ldr	r3, [r7, #4]
    8e18:	881b      	ldrh	r3, [r3, #0]
    8e1a:	b29b      	uxth	r3, r3
    8e1c:	3b01      	subs	r3, #1
    8e1e:	b29b      	uxth	r3, r3
    8e20:	2002      	movs	r0, #2
    8e22:	4619      	mov	r1, r3
    8e24:	f000 ff28 	bl	9c78 <cc2400_set>
//	cc2400_set(SYNCH,   0xf9ae);
//	cc2400_set(SYNCL,   0x1584);
//		cc2400_set(FREND,   0x0008); // minimum tx power
	cc2400_set(MDMCTRL, 0x0040); // 160 kHz frequency deviation
    8e28:	2003      	movs	r0, #3
    8e2a:	2140      	movs	r1, #64	; 0x40
    8e2c:	f000 ff24 	bl	9c78 <cc2400_set>
	cc2400_set(GRMDM, 0x0f60);
    8e30:	2020      	movs	r0, #32
    8e32:	f44f 6176 	mov.w	r1, #3936	; 0xf60
    8e36:	f000 ff1f 	bl	9c78 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    8e3a:	bf00      	nop
    8e3c:	f000 ffd4 	bl	9de8 <cc2400_status>
    8e40:	4603      	mov	r3, r0
    8e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8e46:	2b00      	cmp	r3, #0
    8e48:	d0f8      	beq.n	8e3c <cc2400_repeater+0x5c>
	cc2400_strobe(SFSON);
    8e4a:	2061      	movs	r0, #97	; 0x61
    8e4c:	f000 ffd6 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8e50:	bf00      	nop
    8e52:	f000 ffc9 	bl	9de8 <cc2400_status>
    8e56:	4603      	mov	r3, r0
    8e58:	f003 0304 	and.w	r3, r3, #4
    8e5c:	2b00      	cmp	r3, #0
    8e5e:	d0f8      	beq.n	8e52 <cc2400_repeater+0x72>
	RXLED_SET;
    8e60:	4b17      	ldr	r3, [pc, #92]	; (8ec0 <cc2400_repeater+0xe0>)
    8e62:	2210      	movs	r2, #16
    8e64:	601a      	str	r2, [r3, #0]
	TXLED_CLR;
    8e66:	4b17      	ldr	r3, [pc, #92]	; (8ec4 <cc2400_repeater+0xe4>)
    8e68:	f44f 7280 	mov.w	r2, #256	; 0x100
    8e6c:	601a      	str	r2, [r3, #0]
	USRLED_CLR;
    8e6e:	4b15      	ldr	r3, [pc, #84]	; (8ec4 <cc2400_repeater+0xe4>)
    8e70:	2202      	movs	r2, #2
    8e72:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8e74:	4b14      	ldr	r3, [pc, #80]	; (8ec8 <cc2400_repeater+0xe8>)
    8e76:	2280      	movs	r2, #128	; 0x80
    8e78:	601a      	str	r2, [r3, #0]
	HGM_SET;
    8e7a:	4b13      	ldr	r3, [pc, #76]	; (8ec8 <cc2400_repeater+0xe8>)
    8e7c:	f44f 7280 	mov.w	r2, #256	; 0x100
    8e80:	601a      	str	r2, [r3, #0]
#endif
//	while (1) {
//	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
//	USRLED_CLR;
	cc2400_strobe(SRX);
    8e82:	2062      	movs	r0, #98	; 0x62
    8e84:	f000 ffba 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & SYNC_RECEIVED));
    8e88:	bf00      	nop
    8e8a:	f000 ffad 	bl	9de8 <cc2400_status>
    8e8e:	4603      	mov	r3, r0
    8e90:	f003 0310 	and.w	r3, r3, #16
    8e94:	2b00      	cmp	r3, #0
    8e96:	d0f8      	beq.n	8e8a <cc2400_repeater+0xaa>
//				buf[i] = cc2400_get8(FIFOREG);
//			if (cc2400_status() & STATUS_CRC_OK)
//		break;
//	}
//	USRLED_CLR;
	RXLED_CLR;
    8e98:	4b0a      	ldr	r3, [pc, #40]	; (8ec4 <cc2400_repeater+0xe4>)
    8e9a:	2210      	movs	r2, #16
    8e9c:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SRFOFF);
    8e9e:	2064      	movs	r0, #100	; 0x64
    8ea0:	f000 ffac 	bl	9dfc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    8ea4:	bf00      	nop
    8ea6:	f000 ff9f 	bl	9de8 <cc2400_status>
    8eaa:	4603      	mov	r3, r0
    8eac:	f003 0304 	and.w	r3, r3, #4
    8eb0:	2b00      	cmp	r3, #0
    8eb2:	d1f8      	bne.n	8ea6 <cc2400_repeater+0xc6>
#endif
	cc2400_set(IOCFG, gio_save);
*/
#endif

}
    8eb4:	3718      	adds	r7, #24
    8eb6:	46bd      	mov	sp, r7
    8eb8:	bd80      	pop	{r7, pc}
    8eba:	bf00      	nop
    8ebc:	0000bb9c 	.word	0x0000bb9c
    8ec0:	2009c038 	.word	0x2009c038
    8ec4:	2009c03c 	.word	0x2009c03c
    8ec8:	2009c058 	.word	0x2009c058

00008ecc <cc2400_txtest>:
#endif
*/


void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
    8ecc:	b580      	push	{r7, lr}
    8ece:	b088      	sub	sp, #32
    8ed0:	af00      	add	r7, sp, #0
    8ed2:	6078      	str	r0, [r7, #4]
    8ed4:	6039      	str	r1, [r7, #0]
#ifdef TX_ENABLE
	u8 id_pkt1[9] = {0x54, 0x75, 0xc5, 0x8c, 0xc7, 0x33, 0x45, 0xe7, 0x2a};
    8ed6:	4a5a      	ldr	r2, [pc, #360]	; (9040 <cc2400_txtest+0x174>)
    8ed8:	f107 030c 	add.w	r3, r7, #12
    8edc:	6810      	ldr	r0, [r2, #0]
    8ede:	6851      	ldr	r1, [r2, #4]
    8ee0:	c303      	stmia	r3!, {r0, r1}
    8ee2:	7a12      	ldrb	r2, [r2, #8]
    8ee4:	701a      	strb	r2, [r3, #0]
//	u8 id_pkt1[9] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
//	u8 id_pkt2[9] = {0x52, 0x8e, 0xd3, 0xc3, 0x4c, 0xb3, 0x45, 0xe7, 0x2a};
//	u8 id_pkt3[9] = {0x52, 0x8e, 0xd3, 0xc3, 0x4c, 0xb3, 0x45, 0xe7, 0x2a};
	
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
    8ee6:	687b      	ldr	r3, [r7, #4]
    8ee8:	781b      	ldrb	r3, [r3, #0]
    8eea:	b2db      	uxtb	r3, r3
    8eec:	2b00      	cmp	r3, #0
    8eee:	d102      	bne.n	8ef6 <cc2400_txtest+0x2a>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    8ef0:	2329      	movs	r3, #41	; 0x29
    8ef2:	837b      	strh	r3, [r7, #26]
    8ef4:	e007      	b.n	8f06 <cc2400_txtest+0x3a>
	} else if (*mod_ptr == MOD_BT_LOW_ENERGY) {
    8ef6:	687b      	ldr	r3, [r7, #4]
    8ef8:	781b      	ldrb	r3, [r3, #0]
    8efa:	b2db      	uxtb	r3, r3
    8efc:	2b01      	cmp	r3, #1
    8efe:	f040 809b 	bne.w	9038 <cc2400_txtest+0x16c>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    8f02:	2340      	movs	r3, #64	; 0x40
    8f04:	837b      	strh	r3, [r7, #26]
	} else {
		/* oops */
		return;
	}

	cc2400_set(MANAND, 0x7fff);
    8f06:	200d      	movs	r0, #13
    8f08:	f647 71ff 	movw	r1, #32767	; 0x7fff
    8f0c:	f000 feb4 	bl	9c78 <cc2400_set>

	cc2400_set(LMTST,   0x2b22); // receiver
    8f10:	2012      	movs	r0, #18
    8f12:	f642 3122 	movw	r1, #11042	; 0x2b22
    8f16:	f000 feaf 	bl	9c78 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // wo PRNG
    8f1a:	2014      	movs	r0, #20
    8f1c:	f241 314b 	movw	r1, #4939	; 0x134b
    8f20:	f000 feaa 	bl	9c78 <cc2400_set>
	cc2400_set(GRMDM,   0x0f60); // 0 preamble, 8 bit cync word
    8f24:	2020      	movs	r0, #32
    8f26:	f44f 6176 	mov.w	r1, #3936	; 0xf60
    8f2a:	f000 fea5 	bl	9c78 <cc2400_set>
	cc2400_set(FSDIV,   2441);
    8f2e:	2002      	movs	r0, #2
    8f30:	f640 1189 	movw	r1, #2441	; 0x989
    8f34:	f000 fea0 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040); // 250 kHz 
    8f38:	2003      	movs	r0, #3
    8f3a:	2140      	movs	r1, #64	; 0x40
    8f3c:	f000 fe9c 	bl	9c78 <cc2400_set>
//	cc2400_set(MDMCTRL, 0x0029); // 250 kHz 
	//cc2400_set(MDMCTRL, 0x0029); // 250 kHz 
	cc2400_set(INT, 0x000b);
    8f40:	2023      	movs	r0, #35	; 0x23
    8f42:	210b      	movs	r1, #11
    8f44:	f000 fe98 	bl	9c78 <cc2400_set>
	cc2400_set(SYNCH,   0xf9ae);
    8f48:	202d      	movs	r0, #45	; 0x2d
    8f4a:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    8f4e:	f000 fe93 	bl	9c78 <cc2400_set>
	cc2400_set(SYNCL,   0x1584);
    8f52:	202c      	movs	r0, #44	; 0x2c
    8f54:	f241 5184 	movw	r1, #5508	; 0x1584
    8f58:	f000 fe8e 	bl	9c78 <cc2400_set>

	u16 gio_save;
	gio_save = cc2400_get(IOCFG);
    8f5c:	2008      	movs	r0, #8
    8f5e:	f000 fe75 	bl	9c4c <cc2400_get>
    8f62:	4603      	mov	r3, r0
    8f64:	833b      	strh	r3, [r7, #24]
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    8f66:	8b3b      	ldrh	r3, [r7, #24]
    8f68:	f3c3 0308 	ubfx	r3, r3, #0, #9
    8f6c:	b29b      	uxth	r3, r3
    8f6e:	f443 439c 	orr.w	r3, r3, #19968	; 0x4e00
    8f72:	b29b      	uxth	r3, r3
    8f74:	b29b      	uxth	r3, r3
    8f76:	2008      	movs	r0, #8
    8f78:	4619      	mov	r1, r3
    8f7a:	f000 fe7d 	bl	9c78 <cc2400_set>
//	u8 pa = 7;
//	cc2400_set(FREND, 0b1011);

//	cc2400_set(GRDEC, 49);

	while (!(cc2400_status() & XOSC16M_STABLE));
    8f7e:	bf00      	nop
    8f80:	f000 ff32 	bl	9de8 <cc2400_status>
    8f84:	4603      	mov	r3, r0
    8f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8f8a:	2b00      	cmp	r3, #0
    8f8c:	d0f8      	beq.n	8f80 <cc2400_txtest+0xb4>
	cc2400_strobe(SFSON);
    8f8e:	2061      	movs	r0, #97	; 0x61
    8f90:	f000 ff34 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8f94:	bf00      	nop
    8f96:	f000 ff27 	bl	9de8 <cc2400_status>
    8f9a:	4603      	mov	r3, r0
    8f9c:	f003 0304 	and.w	r3, r3, #4
    8fa0:	2b00      	cmp	r3, #0
    8fa2:	d0f8      	beq.n	8f96 <cc2400_txtest+0xca>
	TXLED_SET;
    8fa4:	4b27      	ldr	r3, [pc, #156]	; (9044 <cc2400_txtest+0x178>)
    8fa6:	f44f 7280 	mov.w	r2, #256	; 0x100
    8faa:	601a      	str	r2, [r3, #0]
//	cc2400_strobe(STX);
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8fac:	4b26      	ldr	r3, [pc, #152]	; (9048 <cc2400_txtest+0x17c>)
    8fae:	2280      	movs	r2, #128	; 0x80
    8fb0:	601a      	str	r2, [r3, #0]
#endif
		for (int j = 0; j < 1; j++)
    8fb2:	2300      	movs	r3, #0
    8fb4:	61fb      	str	r3, [r7, #28]
    8fb6:	e01c      	b.n	8ff2 <cc2400_txtest+0x126>
		{
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8fb8:	bf00      	nop
    8fba:	200e      	movs	r0, #14
    8fbc:	f000 fe46 	bl	9c4c <cc2400_get>
    8fc0:	4603      	mov	r3, r0
    8fc2:	f003 031f 	and.w	r3, r3, #31
    8fc6:	2b0f      	cmp	r3, #15
    8fc8:	d1f7      	bne.n	8fba <cc2400_txtest+0xee>
			cc2400_strobe (STX);
    8fca:	2063      	movs	r0, #99	; 0x63
    8fcc:	f000 ff16 	bl	9dfc <cc2400_strobe>
			
//			for (int i = 0; i < 9; i++)
			{
				while (GIO6);
    8fd0:	bf00      	nop
    8fd2:	4b1e      	ldr	r3, [pc, #120]	; (904c <cc2400_txtest+0x180>)
    8fd4:	681b      	ldr	r3, [r3, #0]
    8fd6:	f003 0304 	and.w	r3, r3, #4
    8fda:	2b00      	cmp	r3, #0
    8fdc:	d1f9      	bne.n	8fd2 <cc2400_txtest+0x106>
//				cc2400_set8(FIFOREG, id_pkt1[i]);
				cc2400_spi_buf(FIFOREG, 9, id_pkt1);				
    8fde:	f107 030c 	add.w	r3, r7, #12
    8fe2:	2070      	movs	r0, #112	; 0x70
    8fe4:	2109      	movs	r1, #9
    8fe6:	461a      	mov	r2, r3
    8fe8:	f000 fe88 	bl	9cfc <cc2400_spi_buf>
	TXLED_SET;
//	cc2400_strobe(STX);
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
		for (int j = 0; j < 1; j++)
    8fec:	69fb      	ldr	r3, [r7, #28]
    8fee:	3301      	adds	r3, #1
    8ff0:	61fb      	str	r3, [r7, #28]
    8ff2:	69fb      	ldr	r3, [r7, #28]
    8ff4:	2b00      	cmp	r3, #0
    8ff6:	dddf      	ble.n	8fb8 <cc2400_txtest+0xec>
				cc2400_spi_buf(FIFOREG, 9, id_pkt1);				
			}
//			int k = 10000; while (--k);

		}	
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8ff8:	bf00      	nop
    8ffa:	200e      	movs	r0, #14
    8ffc:	f000 fe26 	bl	9c4c <cc2400_get>
    9000:	4603      	mov	r3, r0
    9002:	f003 031f 	and.w	r3, r3, #31
    9006:	2b0f      	cmp	r3, #15
    9008:	d1f7      	bne.n	8ffa <cc2400_txtest+0x12e>
	TXLED_CLR;
    900a:	4b11      	ldr	r3, [pc, #68]	; (9050 <cc2400_txtest+0x184>)
    900c:	f44f 7280 	mov.w	r2, #256	; 0x100
    9010:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SRFOFF);
    9012:	2064      	movs	r0, #100	; 0x64
    9014:	f000 fef2 	bl	9dfc <cc2400_strobe>
	while ((cc2400_status () & FS_LOCK));
    9018:	bf00      	nop
    901a:	f000 fee5 	bl	9de8 <cc2400_status>
    901e:	4603      	mov	r3, r0
    9020:	f003 0304 	and.w	r3, r3, #4
    9024:	2b00      	cmp	r3, #0
    9026:	d1f8      	bne.n	901a <cc2400_txtest+0x14e>
#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    9028:	4b0a      	ldr	r3, [pc, #40]	; (9054 <cc2400_txtest+0x188>)
    902a:	2280      	movs	r2, #128	; 0x80
    902c:	601a      	str	r2, [r3, #0]
#endif
	cc2400_set(IOCFG, gio_save);
    902e:	8b3b      	ldrh	r3, [r7, #24]
    9030:	2008      	movs	r0, #8
    9032:	4619      	mov	r1, r3
    9034:	f000 fe20 	bl	9c78 <cc2400_set>

#endif
}
    9038:	3720      	adds	r7, #32
    903a:	46bd      	mov	sp, r7
    903c:	bd80      	pop	{r7, pc}
    903e:	bf00      	nop
    9040:	0000bb9c 	.word	0x0000bb9c
    9044:	2009c038 	.word	0x2009c038
    9048:	2009c058 	.word	0x2009c058
    904c:	2009c054 	.word	0x2009c054
    9050:	2009c03c 	.word	0x2009c03c
    9054:	2009c05c 	.word	0x2009c05c

00009058 <ssp_start>:
typedef struct _ego_packet_t {
	u8 rxbuf[EGO_PACKET_LEN];
	u32 rxtime;
} ego_packet_t;

static void ssp_start(void) {
    9058:	b480      	push	{r7}
    905a:	af00      	add	r7, sp, #0
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;
    905c:	4b08      	ldr	r3, [pc, #32]	; (9080 <ssp_start+0x28>)
    905e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    9062:	601a      	str	r2, [r3, #0]

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    9064:	4a07      	ldr	r2, [pc, #28]	; (9084 <ssp_start+0x2c>)
    9066:	4b07      	ldr	r3, [pc, #28]	; (9084 <ssp_start+0x2c>)
    9068:	681b      	ldr	r3, [r3, #0]
    906a:	f043 0302 	orr.w	r3, r3, #2
    906e:	6013      	str	r3, [r2, #0]

	// activate slave select pin
	DIO_SSEL_CLR;
    9070:	4b05      	ldr	r3, [pc, #20]	; (9088 <ssp_start+0x30>)
    9072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    9076:	601a      	str	r2, [r3, #0]
}
    9078:	46bd      	mov	sp, r7
    907a:	f85d 7b04 	ldr.w	r7, [sp], #4
    907e:	4770      	bx	lr
    9080:	2009c098 	.word	0x2009c098
    9084:	40030004 	.word	0x40030004
    9088:	2009c09c 	.word	0x2009c09c

0000908c <ssp_stop>:

static void ssp_stop() {
    908c:	b480      	push	{r7}
    908e:	af00      	add	r7, sp, #0
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    9090:	4b06      	ldr	r3, [pc, #24]	; (90ac <ssp_stop+0x20>)
    9092:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    9096:	601a      	str	r2, [r3, #0]

	// disable SSP
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    9098:	4a05      	ldr	r2, [pc, #20]	; (90b0 <ssp_stop+0x24>)
    909a:	4b05      	ldr	r3, [pc, #20]	; (90b0 <ssp_stop+0x24>)
    909c:	681b      	ldr	r3, [r3, #0]
    909e:	f023 0302 	bic.w	r3, r3, #2
    90a2:	6013      	str	r3, [r2, #0]
}
    90a4:	46bd      	mov	sp, r7
    90a6:	f85d 7b04 	ldr.w	r7, [sp], #4
    90aa:	4770      	bx	lr
    90ac:	2009c098 	.word	0x2009c098
    90b0:	40030004 	.word	0x40030004

000090b4 <ego_init>:

static void ego_init(void) {
    90b4:	b580      	push	{r7, lr}
    90b6:	af00      	add	r7, sp, #0
	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    90b8:	4b03      	ldr	r3, [pc, #12]	; (90c8 <ego_init+0x14>)
    90ba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    90be:	601a      	str	r2, [r3, #0]

	dio_ssp_init();
    90c0:	f000 fd08 	bl	9ad4 <dio_ssp_init>
}
    90c4:	bd80      	pop	{r7, pc}
    90c6:	bf00      	nop
    90c8:	e000e100 	.word	0xe000e100

000090cc <ego_deinit>:

static void ego_deinit(void) {
    90cc:	b580      	push	{r7, lr}
    90ce:	af00      	add	r7, sp, #0
	cc2400_strobe(SRFOFF);
    90d0:	2064      	movs	r0, #100	; 0x64
    90d2:	f000 fe93 	bl	9dfc <cc2400_strobe>
	ssp_stop(); // TODO disable SSP
    90d6:	f7ff ffd9 	bl	908c <ssp_stop>
	ICER0 = ICER0_ICE_USB;
    90da:	4b02      	ldr	r3, [pc, #8]	; (90e4 <ego_deinit+0x18>)
    90dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    90e0:	601a      	str	r2, [r3, #0]
}
    90e2:	bd80      	pop	{r7, pc}
    90e4:	e000e180 	.word	0xe000e180

000090e8 <rf_on>:

static void rf_on(void) {
    90e8:	b580      	push	{r7, lr}
    90ea:	af00      	add	r7, sp, #0
	cc2400_set(MANAND,  0x7fff);
    90ec:	200d      	movs	r0, #13
    90ee:	f647 71ff 	movw	r1, #32767	; 0x7fff
    90f2:	f000 fdc1 	bl	9c78 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    90f6:	2012      	movs	r0, #18
    90f8:	f642 3122 	movw	r1, #11042	; 0x2b22
    90fc:	f000 fdbc 	bl	9c78 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    9100:	2014      	movs	r0, #20
    9102:	f241 314b 	movw	r1, #4939	; 0x134b
    9106:	f000 fdb7 	bl	9c78 <cc2400_set>
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    910a:	2020      	movs	r0, #32
    910c:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    9110:	f000 fdb2 	bl	9c78 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    9114:	4b1e      	ldr	r3, [pc, #120]	; (9190 <rf_on+0xa8>)
    9116:	881b      	ldrh	r3, [r3, #0]
    9118:	b29b      	uxth	r3, r3
    911a:	3b01      	subs	r3, #1
    911c:	b29b      	uxth	r3, r3
    911e:	2002      	movs	r0, #2
    9120:	4619      	mov	r1, r3
    9122:	f000 fda9 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    9126:	2003      	movs	r0, #3
    9128:	2126      	movs	r1, #38	; 0x26
    912a:	f000 fda5 	bl	9c78 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    912e:	2021      	movs	r0, #33	; 0x21
    9130:	2103      	movs	r1, #3
    9132:	f000 fda1 	bl	9c78 <cc2400_set>

    // 630f9ffe86
	cc2400_set(SYNCH,   0x630f);
    9136:	202d      	movs	r0, #45	; 0x2d
    9138:	f246 310f 	movw	r1, #25359	; 0x630f
    913c:	f000 fd9c 	bl	9c78 <cc2400_set>
	cc2400_set(SYNCL,   0x9ffe);
    9140:	202c      	movs	r0, #44	; 0x2c
    9142:	f649 71fe 	movw	r1, #40958	; 0x9ffe
    9146:	f000 fd97 	bl	9c78 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    914a:	bf00      	nop
    914c:	f000 fe4c 	bl	9de8 <cc2400_status>
    9150:	4603      	mov	r3, r0
    9152:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9156:	2b00      	cmp	r3, #0
    9158:	d0f8      	beq.n	914c <rf_on+0x64>

	ssp_start();
    915a:	f7ff ff7d 	bl	9058 <ssp_start>

	cc2400_strobe(SFSON);
    915e:	2061      	movs	r0, #97	; 0x61
    9160:	f000 fe4c 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    9164:	bf00      	nop
    9166:	f000 fe3f 	bl	9de8 <cc2400_status>
    916a:	4603      	mov	r3, r0
    916c:	f003 0304 	and.w	r3, r3, #4
    9170:	2b00      	cmp	r3, #0
    9172:	d0f8      	beq.n	9166 <rf_on+0x7e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9174:	bf00      	nop
    9176:	200e      	movs	r0, #14
    9178:	f000 fd68 	bl	9c4c <cc2400_get>
    917c:	4603      	mov	r3, r0
    917e:	f003 031f 	and.w	r3, r3, #31
    9182:	2b0f      	cmp	r3, #15
    9184:	d1f7      	bne.n	9176 <rf_on+0x8e>

	cc2400_strobe(SRX);
    9186:	2062      	movs	r0, #98	; 0x62
    9188:	f000 fe38 	bl	9dfc <cc2400_strobe>
}
    918c:	bd80      	pop	{r7, pc}
    918e:	bf00      	nop
    9190:	1000049c 	.word	0x1000049c

00009194 <do_rx>:

void do_rx(ego_packet_t *packet) {
    9194:	b480      	push	{r7}
    9196:	b085      	sub	sp, #20
    9198:	af00      	add	r7, sp, #0
    919a:	6078      	str	r0, [r7, #4]
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    919c:	2300      	movs	r3, #0
    919e:	60fb      	str	r3, [r7, #12]
    91a0:	e011      	b.n	91c6 <do_rx+0x32>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
    91a2:	bf00      	nop
    91a4:	4b0c      	ldr	r3, [pc, #48]	; (91d8 <do_rx+0x44>)
    91a6:	681b      	ldr	r3, [r3, #0]
    91a8:	f003 0304 	and.w	r3, r3, #4
    91ac:	2b00      	cmp	r3, #0
    91ae:	d0f9      	beq.n	91a4 <do_rx+0x10>
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
    91b0:	4b0a      	ldr	r3, [pc, #40]	; (91dc <do_rx+0x48>)
    91b2:	681b      	ldr	r3, [r3, #0]
    91b4:	b2d9      	uxtb	r1, r3
    91b6:	687a      	ldr	r2, [r7, #4]
    91b8:	68fb      	ldr	r3, [r7, #12]
    91ba:	4413      	add	r3, r2
    91bc:	460a      	mov	r2, r1
    91be:	701a      	strb	r2, [r3, #0]
	cc2400_strobe(SRX);
}

void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    91c0:	68fb      	ldr	r3, [r7, #12]
    91c2:	3301      	adds	r3, #1
    91c4:	60fb      	str	r3, [r7, #12]
    91c6:	68fb      	ldr	r3, [r7, #12]
    91c8:	2b23      	cmp	r3, #35	; 0x23
    91ca:	ddea      	ble.n	91a2 <do_rx+0xe>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}
    91cc:	3714      	adds	r7, #20
    91ce:	46bd      	mov	sp, r7
    91d0:	f85d 7b04 	ldr.w	r7, [sp], #4
    91d4:	4770      	bx	lr
    91d6:	bf00      	nop
    91d8:	4003000c 	.word	0x4003000c
    91dc:	40030008 	.word	0x40030008

000091e0 <sync_received>:

static inline int sync_received(void) {
    91e0:	b580      	push	{r7, lr}
    91e2:	af00      	add	r7, sp, #0
	return cc2400_status() & SYNC_RECEIVED;
    91e4:	f000 fe00 	bl	9de8 <cc2400_status>
    91e8:	4603      	mov	r3, r0
    91ea:	f003 0310 	and.w	r3, r3, #16
}
    91ee:	4618      	mov	r0, r3
    91f0:	bd80      	pop	{r7, pc}
    91f2:	bf00      	nop

000091f4 <sleep_ms>:

// sleep for some milliseconds
static void sleep_ms(ego_fsm_state_t *state, u32 duration) {
    91f4:	b480      	push	{r7}
    91f6:	b083      	sub	sp, #12
    91f8:	af00      	add	r7, sp, #0
    91fa:	6078      	str	r0, [r7, #4]
    91fc:	6039      	str	r1, [r7, #0]
	state->sleep_start = CLK100NS;
    91fe:	4b0c      	ldr	r3, [pc, #48]	; (9230 <sleep_ms+0x3c>)
    9200:	681b      	ldr	r3, [r3, #0]
    9202:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9206:	f640 4235 	movw	r2, #3125	; 0xc35
    920a:	fb02 f203 	mul.w	r2, r2, r3
    920e:	4b09      	ldr	r3, [pc, #36]	; (9234 <sleep_ms+0x40>)
    9210:	681b      	ldr	r3, [r3, #0]
    9212:	441a      	add	r2, r3
    9214:	687b      	ldr	r3, [r7, #4]
    9216:	609a      	str	r2, [r3, #8]
	state->sleep_duration = duration * 1000*10;
    9218:	683b      	ldr	r3, [r7, #0]
    921a:	f242 7210 	movw	r2, #10000	; 0x2710
    921e:	fb02 f203 	mul.w	r2, r2, r3
    9222:	687b      	ldr	r3, [r7, #4]
    9224:	60da      	str	r2, [r3, #12]
}
    9226:	370c      	adds	r7, #12
    9228:	46bd      	mov	sp, r7
    922a:	f85d 7b04 	ldr.w	r7, [sp], #4
    922e:	4770      	bx	lr
    9230:	10000be4 	.word	0x10000be4
    9234:	40004008 	.word	0x40004008

00009238 <sleep_ms_anchor>:

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
    9238:	b480      	push	{r7}
    923a:	b083      	sub	sp, #12
    923c:	af00      	add	r7, sp, #0
    923e:	6078      	str	r0, [r7, #4]
    9240:	6039      	str	r1, [r7, #0]
	state->sleep_start = state->anchor;
    9242:	687b      	ldr	r3, [r7, #4]
    9244:	699a      	ldr	r2, [r3, #24]
    9246:	687b      	ldr	r3, [r7, #4]
    9248:	609a      	str	r2, [r3, #8]
	state->sleep_duration = duration * 1000*10;
    924a:	683b      	ldr	r3, [r7, #0]
    924c:	f242 7210 	movw	r2, #10000	; 0x2710
    9250:	fb02 f203 	mul.w	r2, r2, r3
    9254:	687b      	ldr	r3, [r7, #4]
    9256:	60da      	str	r2, [r3, #12]
}
    9258:	370c      	adds	r7, #12
    925a:	46bd      	mov	sp, r7
    925c:	f85d 7b04 	ldr.w	r7, [sp], #4
    9260:	4770      	bx	lr
    9262:	bf00      	nop

00009264 <sleep_elapsed>:

static inline int sleep_elapsed(ego_fsm_state_t *state) {
    9264:	b480      	push	{r7}
    9266:	b085      	sub	sp, #20
    9268:	af00      	add	r7, sp, #0
    926a:	6078      	str	r0, [r7, #4]
	u32 now = CLK100NS;
    926c:	4b13      	ldr	r3, [pc, #76]	; (92bc <sleep_elapsed+0x58>)
    926e:	681b      	ldr	r3, [r3, #0]
    9270:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9274:	f640 4235 	movw	r2, #3125	; 0xc35
    9278:	fb02 f203 	mul.w	r2, r2, r3
    927c:	4b10      	ldr	r3, [pc, #64]	; (92c0 <sleep_elapsed+0x5c>)
    927e:	681b      	ldr	r3, [r3, #0]
    9280:	4413      	add	r3, r2
    9282:	60fb      	str	r3, [r7, #12]
	if (now < state->sleep_start)
    9284:	687b      	ldr	r3, [r7, #4]
    9286:	689a      	ldr	r2, [r3, #8]
    9288:	68fb      	ldr	r3, [r7, #12]
    928a:	429a      	cmp	r2, r3
    928c:	d905      	bls.n	929a <sleep_elapsed+0x36>
		now += 3276800000;
    928e:	68fb      	ldr	r3, [r7, #12]
    9290:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    9294:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    9298:	60fb      	str	r3, [r7, #12]
	return (now - state->sleep_start) >= state->sleep_duration;
    929a:	687b      	ldr	r3, [r7, #4]
    929c:	689b      	ldr	r3, [r3, #8]
    929e:	68fa      	ldr	r2, [r7, #12]
    92a0:	1ad2      	subs	r2, r2, r3
    92a2:	687b      	ldr	r3, [r7, #4]
    92a4:	68db      	ldr	r3, [r3, #12]
    92a6:	429a      	cmp	r2, r3
    92a8:	bf2c      	ite	cs
    92aa:	2301      	movcs	r3, #1
    92ac:	2300      	movcc	r3, #0
    92ae:	b2db      	uxtb	r3, r3
}
    92b0:	4618      	mov	r0, r3
    92b2:	3714      	adds	r7, #20
    92b4:	46bd      	mov	sp, r7
    92b6:	f85d 7b04 	ldr.w	r7, [sp], #4
    92ba:	4770      	bx	lr
    92bc:	10000be4 	.word	0x10000be4
    92c0:	40004008 	.word	0x40004008

000092c4 <nop_state>:

/////////////
// states

// do nothing
void nop_state(ego_fsm_state_t *state) {
    92c4:	b480      	push	{r7}
    92c6:	b083      	sub	sp, #12
    92c8:	af00      	add	r7, sp, #0
    92ca:	6078      	str	r0, [r7, #4]
}
    92cc:	370c      	adds	r7, #12
    92ce:	46bd      	mov	sp, r7
    92d0:	f85d 7b04 	ldr.w	r7, [sp], #4
    92d4:	4770      	bx	lr
    92d6:	bf00      	nop

000092d8 <init_state>:

// used in follow and jam mode, override the channel supplied by user
void init_state(ego_fsm_state_t *state) {
    92d8:	b480      	push	{r7}
    92da:	b083      	sub	sp, #12
    92dc:	af00      	add	r7, sp, #0
    92de:	6078      	str	r0, [r7, #4]
	state->channel_index = 0;
    92e0:	687b      	ldr	r3, [r7, #4]
    92e2:	2200      	movs	r2, #0
    92e4:	605a      	str	r2, [r3, #4]
	channel = channels[state->channel_index];
    92e6:	687b      	ldr	r3, [r7, #4]
    92e8:	685b      	ldr	r3, [r3, #4]
    92ea:	4a06      	ldr	r2, [pc, #24]	; (9304 <init_state+0x2c>)
    92ec:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    92f0:	4b05      	ldr	r3, [pc, #20]	; (9308 <init_state+0x30>)
    92f2:	801a      	strh	r2, [r3, #0]
	state->state = EGO_ST_START_RX;
    92f4:	687b      	ldr	r3, [r7, #4]
    92f6:	2201      	movs	r2, #1
    92f8:	701a      	strb	r2, [r3, #0]
}
    92fa:	370c      	adds	r7, #12
    92fc:	46bd      	mov	sp, r7
    92fe:	f85d 7b04 	ldr.w	r7, [sp], #4
    9302:	4770      	bx	lr
    9304:	100008b0 	.word	0x100008b0
    9308:	1000049c 	.word	0x1000049c

0000930c <start_rf_state>:

void start_rf_state(ego_fsm_state_t *state) {
    930c:	b580      	push	{r7, lr}
    930e:	b082      	sub	sp, #8
    9310:	af00      	add	r7, sp, #0
    9312:	6078      	str	r0, [r7, #4]
	rf_on();
    9314:	f7ff fee8 	bl	90e8 <rf_on>
	state->state = EGO_ST_CAP;
    9318:	687b      	ldr	r3, [r7, #4]
    931a:	2202      	movs	r2, #2
    931c:	701a      	strb	r2, [r3, #0]
}
    931e:	3708      	adds	r7, #8
    9320:	46bd      	mov	sp, r7
    9322:	bd80      	pop	{r7, pc}

00009324 <cap_state>:

void cap_state(ego_fsm_state_t *state) {
    9324:	b580      	push	{r7, lr}
    9326:	b08c      	sub	sp, #48	; 0x30
    9328:	af00      	add	r7, sp, #0
    932a:	6078      	str	r0, [r7, #4]
	ego_packet_t packet = {
    932c:	f107 0308 	add.w	r3, r7, #8
    9330:	2200      	movs	r2, #0
    9332:	601a      	str	r2, [r3, #0]
    9334:	3304      	adds	r3, #4
    9336:	2200      	movs	r2, #0
    9338:	601a      	str	r2, [r3, #0]
    933a:	3304      	adds	r3, #4
    933c:	2200      	movs	r2, #0
    933e:	601a      	str	r2, [r3, #0]
    9340:	3304      	adds	r3, #4
    9342:	2200      	movs	r2, #0
    9344:	601a      	str	r2, [r3, #0]
    9346:	3304      	adds	r3, #4
    9348:	2200      	movs	r2, #0
    934a:	601a      	str	r2, [r3, #0]
    934c:	3304      	adds	r3, #4
    934e:	2200      	movs	r2, #0
    9350:	601a      	str	r2, [r3, #0]
    9352:	3304      	adds	r3, #4
    9354:	2200      	movs	r2, #0
    9356:	601a      	str	r2, [r3, #0]
    9358:	3304      	adds	r3, #4
    935a:	2200      	movs	r2, #0
    935c:	601a      	str	r2, [r3, #0]
    935e:	3304      	adds	r3, #4
    9360:	2200      	movs	r2, #0
    9362:	601a      	str	r2, [r3, #0]
    9364:	3304      	adds	r3, #4
    9366:	2200      	movs	r2, #0
    9368:	601a      	str	r2, [r3, #0]
    936a:	3304      	adds	r3, #4
		.rxtime = CLK100NS,
    936c:	4b23      	ldr	r3, [pc, #140]	; (93fc <cap_state+0xd8>)
    936e:	681b      	ldr	r3, [r3, #0]
    9370:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9374:	f640 4235 	movw	r2, #3125	; 0xc35
    9378:	fb02 f203 	mul.w	r2, r2, r3
    937c:	4b20      	ldr	r3, [pc, #128]	; (9400 <cap_state+0xdc>)
    937e:	681b      	ldr	r3, [r3, #0]
    9380:	4413      	add	r3, r2
	rf_on();
	state->state = EGO_ST_CAP;
}

void cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    9382:	62fb      	str	r3, [r7, #44]	; 0x2c
		.rxtime = CLK100NS,
	};

	if (sleep_elapsed(state)) {
    9384:	6878      	ldr	r0, [r7, #4]
    9386:	f7ff ff6d 	bl	9264 <sleep_elapsed>
    938a:	4603      	mov	r3, r0
    938c:	2b00      	cmp	r3, #0
    938e:	d006      	beq.n	939e <cap_state+0x7a>
		sleep_ms(state, 4);
    9390:	6878      	ldr	r0, [r7, #4]
    9392:	2104      	movs	r1, #4
    9394:	f7ff ff2e 	bl	91f4 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    9398:	687b      	ldr	r3, [r7, #4]
    939a:	2203      	movs	r2, #3
    939c:	701a      	strb	r2, [r3, #0]
	}

	if (sync_received()) {
    939e:	f7ff ff1f 	bl	91e0 <sync_received>
    93a2:	4603      	mov	r3, r0
    93a4:	2b00      	cmp	r3, #0
    93a6:	d019      	beq.n	93dc <cap_state+0xb8>
		RXLED_SET;
    93a8:	4b16      	ldr	r3, [pc, #88]	; (9404 <cap_state+0xe0>)
    93aa:	2210      	movs	r2, #16
    93ac:	601a      	str	r2, [r3, #0]
		do_rx(&packet);
    93ae:	f107 0308 	add.w	r3, r7, #8
    93b2:	4618      	mov	r0, r3
    93b4:	f7ff feee 	bl	9194 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    93b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    93ba:	f107 0208 	add.w	r2, r7, #8
    93be:	2006      	movs	r0, #6
    93c0:	4611      	mov	r1, r2
    93c2:	461a      	mov	r2, r3
    93c4:	f7fb f962 	bl	468c <enqueue_with_ts>
		RXLED_CLR;
    93c8:	4b0f      	ldr	r3, [pc, #60]	; (9408 <cap_state+0xe4>)
    93ca:	2210      	movs	r2, #16
    93cc:	601a      	str	r2, [r3, #0]

		sleep_ms(state, 6);
    93ce:	6878      	ldr	r0, [r7, #4]
    93d0:	2106      	movs	r1, #6
    93d2:	f7ff ff0f 	bl	91f4 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    93d6:	687b      	ldr	r3, [r7, #4]
    93d8:	2203      	movs	r2, #3
    93da:	701a      	strb	r2, [r3, #0]
	}

	// kill RF on state change
	if (state->state != EGO_ST_CAP) {
    93dc:	687b      	ldr	r3, [r7, #4]
    93de:	781b      	ldrb	r3, [r3, #0]
    93e0:	2b02      	cmp	r3, #2
    93e2:	d007      	beq.n	93f4 <cap_state+0xd0>
		cc2400_strobe(SRFOFF);
    93e4:	2064      	movs	r0, #100	; 0x64
    93e6:	f000 fd09 	bl	9dfc <cc2400_strobe>
		ssp_stop();
    93ea:	f7ff fe4f 	bl	908c <ssp_stop>
		state->timer_active = 1;
    93ee:	687b      	ldr	r3, [r7, #4]
    93f0:	2201      	movs	r2, #1
    93f2:	611a      	str	r2, [r3, #16]
	}
}
    93f4:	3730      	adds	r7, #48	; 0x30
    93f6:	46bd      	mov	sp, r7
    93f8:	bd80      	pop	{r7, pc}
    93fa:	bf00      	nop
    93fc:	10000be4 	.word	0x10000be4
    9400:	40004008 	.word	0x40004008
    9404:	2009c038 	.word	0x2009c038
    9408:	2009c03c 	.word	0x2009c03c

0000940c <sleep_state>:

void sleep_state(ego_fsm_state_t *state) {
    940c:	b580      	push	{r7, lr}
    940e:	b082      	sub	sp, #8
    9410:	af00      	add	r7, sp, #0
    9412:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    9414:	6878      	ldr	r0, [r7, #4]
    9416:	f7ff ff25 	bl	9264 <sleep_elapsed>
    941a:	4603      	mov	r3, r0
    941c:	2b00      	cmp	r3, #0
    941e:	d01e      	beq.n	945e <sleep_state+0x52>
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    9420:	687b      	ldr	r3, [r7, #4]
    9422:	685b      	ldr	r3, [r3, #4]
    9424:	1c5a      	adds	r2, r3, #1
    9426:	4b0f      	ldr	r3, [pc, #60]	; (9464 <sleep_state+0x58>)
    9428:	4013      	ands	r3, r2
    942a:	2b00      	cmp	r3, #0
    942c:	da03      	bge.n	9436 <sleep_state+0x2a>
    942e:	3b01      	subs	r3, #1
    9430:	f063 0303 	orn	r3, r3, #3
    9434:	3301      	adds	r3, #1
    9436:	461a      	mov	r2, r3
    9438:	687b      	ldr	r3, [r7, #4]
    943a:	605a      	str	r2, [r3, #4]
		channel = channels[state->channel_index];
    943c:	687b      	ldr	r3, [r7, #4]
    943e:	685b      	ldr	r3, [r3, #4]
    9440:	4a09      	ldr	r2, [pc, #36]	; (9468 <sleep_state+0x5c>)
    9442:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    9446:	4b09      	ldr	r3, [pc, #36]	; (946c <sleep_state+0x60>)
    9448:	801a      	strh	r2, [r3, #0]

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    944a:	6878      	ldr	r0, [r7, #4]
    944c:	2107      	movs	r1, #7
    944e:	f7ff fed1 	bl	91f4 <sleep_ms>
		state->timer_active = 1;
    9452:	687b      	ldr	r3, [r7, #4]
    9454:	2201      	movs	r2, #1
    9456:	611a      	str	r2, [r3, #16]

		state->state = EGO_ST_START_RX;
    9458:	687b      	ldr	r3, [r7, #4]
    945a:	2201      	movs	r2, #1
    945c:	701a      	strb	r2, [r3, #0]
	}
}
    945e:	3708      	adds	r7, #8
    9460:	46bd      	mov	sp, r7
    9462:	bd80      	pop	{r7, pc}
    9464:	80000003 	.word	0x80000003
    9468:	100008b0 	.word	0x100008b0
    946c:	1000049c 	.word	0x1000049c

00009470 <continuous_init_state>:

// continuous cap states (reuses START_RX state)
void continuous_init_state(ego_fsm_state_t *state) {
    9470:	b480      	push	{r7}
    9472:	b083      	sub	sp, #12
    9474:	af00      	add	r7, sp, #0
    9476:	6078      	str	r0, [r7, #4]
	state->state = EGO_ST_START_RX;
    9478:	687b      	ldr	r3, [r7, #4]
    947a:	2201      	movs	r2, #1
    947c:	701a      	strb	r2, [r3, #0]
}
    947e:	370c      	adds	r7, #12
    9480:	46bd      	mov	sp, r7
    9482:	f85d 7b04 	ldr.w	r7, [sp], #4
    9486:	4770      	bx	lr

00009488 <continuous_cap_state>:

void continuous_cap_state(ego_fsm_state_t *state) {
    9488:	b580      	push	{r7, lr}
    948a:	b08c      	sub	sp, #48	; 0x30
    948c:	af00      	add	r7, sp, #0
    948e:	6078      	str	r0, [r7, #4]
	ego_packet_t packet = {
    9490:	f107 0308 	add.w	r3, r7, #8
    9494:	2200      	movs	r2, #0
    9496:	601a      	str	r2, [r3, #0]
    9498:	3304      	adds	r3, #4
    949a:	2200      	movs	r2, #0
    949c:	601a      	str	r2, [r3, #0]
    949e:	3304      	adds	r3, #4
    94a0:	2200      	movs	r2, #0
    94a2:	601a      	str	r2, [r3, #0]
    94a4:	3304      	adds	r3, #4
    94a6:	2200      	movs	r2, #0
    94a8:	601a      	str	r2, [r3, #0]
    94aa:	3304      	adds	r3, #4
    94ac:	2200      	movs	r2, #0
    94ae:	601a      	str	r2, [r3, #0]
    94b0:	3304      	adds	r3, #4
    94b2:	2200      	movs	r2, #0
    94b4:	601a      	str	r2, [r3, #0]
    94b6:	3304      	adds	r3, #4
    94b8:	2200      	movs	r2, #0
    94ba:	601a      	str	r2, [r3, #0]
    94bc:	3304      	adds	r3, #4
    94be:	2200      	movs	r2, #0
    94c0:	601a      	str	r2, [r3, #0]
    94c2:	3304      	adds	r3, #4
    94c4:	2200      	movs	r2, #0
    94c6:	601a      	str	r2, [r3, #0]
    94c8:	3304      	adds	r3, #4
    94ca:	2200      	movs	r2, #0
    94cc:	601a      	str	r2, [r3, #0]
    94ce:	3304      	adds	r3, #4
		.rxtime = CLK100NS,
    94d0:	4b1e      	ldr	r3, [pc, #120]	; (954c <continuous_cap_state+0xc4>)
    94d2:	681b      	ldr	r3, [r3, #0]
    94d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
    94d8:	f640 4235 	movw	r2, #3125	; 0xc35
    94dc:	fb02 f203 	mul.w	r2, r2, r3
    94e0:	4b1b      	ldr	r3, [pc, #108]	; (9550 <continuous_cap_state+0xc8>)
    94e2:	681b      	ldr	r3, [r3, #0]
    94e4:	4413      	add	r3, r2
void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    94e6:	62fb      	str	r3, [r7, #44]	; 0x2c
		.rxtime = CLK100NS,
	};

	if (sync_received()) {
    94e8:	f7ff fe7a 	bl	91e0 <sync_received>
    94ec:	4603      	mov	r3, r0
    94ee:	2b00      	cmp	r3, #0
    94f0:	d029      	beq.n	9546 <continuous_cap_state+0xbe>
		RXLED_SET;
    94f2:	4b18      	ldr	r3, [pc, #96]	; (9554 <continuous_cap_state+0xcc>)
    94f4:	2210      	movs	r2, #16
    94f6:	601a      	str	r2, [r3, #0]
		do_rx(&packet);
    94f8:	f107 0308 	add.w	r3, r7, #8
    94fc:	4618      	mov	r0, r3
    94fe:	f7ff fe49 	bl	9194 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    9502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9504:	f107 0208 	add.w	r2, r7, #8
    9508:	2006      	movs	r0, #6
    950a:	4611      	mov	r1, r2
    950c:	461a      	mov	r2, r3
    950e:	f7fb f8bd 	bl	468c <enqueue_with_ts>
		RXLED_CLR;
    9512:	4b11      	ldr	r3, [pc, #68]	; (9558 <continuous_cap_state+0xd0>)
    9514:	2210      	movs	r2, #16
    9516:	601a      	str	r2, [r3, #0]

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    9518:	2061      	movs	r0, #97	; 0x61
    951a:	f000 fc6f 	bl	9dfc <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    951e:	bf00      	nop
    9520:	f000 fc62 	bl	9de8 <cc2400_status>
    9524:	4603      	mov	r3, r0
    9526:	f003 0304 	and.w	r3, r3, #4
    952a:	2b00      	cmp	r3, #0
    952c:	d0f8      	beq.n	9520 <continuous_cap_state+0x98>
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    952e:	bf00      	nop
    9530:	200e      	movs	r0, #14
    9532:	f000 fb8b 	bl	9c4c <cc2400_get>
    9536:	4603      	mov	r3, r0
    9538:	f003 031f 	and.w	r3, r3, #31
    953c:	2b0f      	cmp	r3, #15
    953e:	d1f7      	bne.n	9530 <continuous_cap_state+0xa8>
		cc2400_strobe(SRX);
    9540:	2062      	movs	r0, #98	; 0x62
    9542:	f000 fc5b 	bl	9dfc <cc2400_strobe>
	}
}
    9546:	3730      	adds	r7, #48	; 0x30
    9548:	46bd      	mov	sp, r7
    954a:	bd80      	pop	{r7, pc}
    954c:	10000be4 	.word	0x10000be4
    9550:	40004008 	.word	0x40004008
    9554:	2009c038 	.word	0x2009c038
    9558:	2009c03c 	.word	0x2009c03c

0000955c <jam_cap_state>:

// jammer states
void jam_cap_state(ego_fsm_state_t *state) {
    955c:	b580      	push	{r7, lr}
    955e:	b082      	sub	sp, #8
    9560:	af00      	add	r7, sp, #0
    9562:	6078      	str	r0, [r7, #4]
	if (sync_received()) {
    9564:	f7ff fe3c 	bl	91e0 <sync_received>
    9568:	4603      	mov	r3, r0
    956a:	2b00      	cmp	r3, #0
    956c:	d012      	beq.n	9594 <jam_cap_state+0x38>
		state->state = EGO_ST_START_JAMMING;
    956e:	687b      	ldr	r3, [r7, #4]
    9570:	2204      	movs	r2, #4
    9572:	701a      	strb	r2, [r3, #0]
		state->packet_observed = 1;
    9574:	687b      	ldr	r3, [r7, #4]
    9576:	2201      	movs	r2, #1
    9578:	615a      	str	r2, [r3, #20]
		state->anchor = CLK100NS;
    957a:	4b16      	ldr	r3, [pc, #88]	; (95d4 <jam_cap_state+0x78>)
    957c:	681b      	ldr	r3, [r3, #0]
    957e:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9582:	f640 4235 	movw	r2, #3125	; 0xc35
    9586:	fb02 f203 	mul.w	r2, r2, r3
    958a:	4b13      	ldr	r3, [pc, #76]	; (95d8 <jam_cap_state+0x7c>)
    958c:	681b      	ldr	r3, [r3, #0]
    958e:	441a      	add	r2, r3
    9590:	687b      	ldr	r3, [r7, #4]
    9592:	619a      	str	r2, [r3, #24]
	}
	if (state->timer_active && sleep_elapsed(state)) {
    9594:	687b      	ldr	r3, [r7, #4]
    9596:	691b      	ldr	r3, [r3, #16]
    9598:	2b00      	cmp	r3, #0
    959a:	d00f      	beq.n	95bc <jam_cap_state+0x60>
    959c:	6878      	ldr	r0, [r7, #4]
    959e:	f7ff fe61 	bl	9264 <sleep_elapsed>
    95a2:	4603      	mov	r3, r0
    95a4:	2b00      	cmp	r3, #0
    95a6:	d009      	beq.n	95bc <jam_cap_state+0x60>
		state->state = EGO_ST_START_JAMMING;
    95a8:	687b      	ldr	r3, [r7, #4]
    95aa:	2204      	movs	r2, #4
    95ac:	701a      	strb	r2, [r3, #0]
		state->packet_observed = 0;
    95ae:	687b      	ldr	r3, [r7, #4]
    95b0:	2200      	movs	r2, #0
    95b2:	615a      	str	r2, [r3, #20]
		sleep_ms(state, 11); // 11 ms hop interval
    95b4:	6878      	ldr	r0, [r7, #4]
    95b6:	210b      	movs	r1, #11
    95b8:	f7ff fe1c 	bl	91f4 <sleep_ms>
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
    95bc:	687b      	ldr	r3, [r7, #4]
    95be:	781b      	ldrb	r3, [r3, #0]
    95c0:	2b02      	cmp	r3, #2
    95c2:	d004      	beq.n	95ce <jam_cap_state+0x72>
		cc2400_strobe(SRFOFF);
    95c4:	2064      	movs	r0, #100	; 0x64
    95c6:	f000 fc19 	bl	9dfc <cc2400_strobe>
		ssp_stop();
    95ca:	f7ff fd5f 	bl	908c <ssp_stop>
	}
}
    95ce:	3708      	adds	r7, #8
    95d0:	46bd      	mov	sp, r7
    95d2:	bd80      	pop	{r7, pc}
    95d4:	10000be4 	.word	0x10000be4
    95d8:	40004008 	.word	0x40004008

000095dc <start_jamming_state>:

void start_jamming_state(ego_fsm_state_t *state) {
    95dc:	b580      	push	{r7, lr}
    95de:	b082      	sub	sp, #8
    95e0:	af00      	add	r7, sp, #0
    95e2:	6078      	str	r0, [r7, #4]
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    95e4:	200d      	movs	r0, #13
    95e6:	f647 71ff 	movw	r1, #32767	; 0x7fff
    95ea:	f000 fb45 	bl	9c78 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    95ee:	2012      	movs	r0, #18
    95f0:	f642 3122 	movw	r1, #11042	; 0x2b22
    95f4:	f000 fb40 	bl	9c78 <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    95f8:	2014      	movs	r0, #20
    95fa:	f243 314b 	movw	r1, #13131	; 0x334b
    95fe:	f000 fb3b 	bl	9c78 <cc2400_set>
	// cc2400_set(GRMDM,   0x04e0); // un-buffered mode, 2FSK
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    9602:	2020      	movs	r0, #32
    9604:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    9608:	f000 fb36 	bl	9c78 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel); // no IF for TX
    960c:	4b21      	ldr	r3, [pc, #132]	; (9694 <start_jamming_state+0xb8>)
    960e:	881b      	ldrh	r3, [r3, #0]
    9610:	b29b      	uxth	r3, r3
    9612:	2002      	movs	r0, #2
    9614:	4619      	mov	r1, r3
    9616:	f000 fb2f 	bl	9c78 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    961a:	2003      	movs	r0, #3
    961c:	2126      	movs	r1, #38	; 0x26
    961e:	f000 fb2b 	bl	9c78 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    9622:	2021      	movs	r0, #33	; 0x21
    9624:	2103      	movs	r1, #3
    9626:	f000 fb27 	bl	9c78 <cc2400_set>
	cc2400_set(FREND, 0xf);
    962a:	2005      	movs	r0, #5
    962c:	210f      	movs	r1, #15
    962e:	f000 fb23 	bl	9c78 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    9632:	bf00      	nop
    9634:	f000 fbd8 	bl	9de8 <cc2400_status>
    9638:	4603      	mov	r3, r0
    963a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    963e:	2b00      	cmp	r3, #0
    9640:	d0f8      	beq.n	9634 <start_jamming_state+0x58>

	cc2400_strobe(SFSON);
    9642:	2061      	movs	r0, #97	; 0x61
    9644:	f000 fbda 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    9648:	bf00      	nop
    964a:	f000 fbcd 	bl	9de8 <cc2400_status>
    964e:	4603      	mov	r3, r0
    9650:	f003 0304 	and.w	r3, r3, #4
    9654:	2b00      	cmp	r3, #0
    9656:	d0f8      	beq.n	964a <start_jamming_state+0x6e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9658:	bf00      	nop
    965a:	200e      	movs	r0, #14
    965c:	f000 faf6 	bl	9c4c <cc2400_get>
    9660:	4603      	mov	r3, r0
    9662:	f003 031f 	and.w	r3, r3, #31
    9666:	2b0f      	cmp	r3, #15
    9668:	d1f7      	bne.n	965a <start_jamming_state+0x7e>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    966a:	4b0b      	ldr	r3, [pc, #44]	; (9698 <start_jamming_state+0xbc>)
    966c:	2280      	movs	r2, #128	; 0x80
    966e:	601a      	str	r2, [r3, #0]
#endif

	cc2400_strobe(STX);
    9670:	2063      	movs	r0, #99	; 0x63
    9672:	f000 fbc3 	bl	9dfc <cc2400_strobe>
	TXLED_SET;
    9676:	4b09      	ldr	r3, [pc, #36]	; (969c <start_jamming_state+0xc0>)
    9678:	f44f 7280 	mov.w	r2, #256	; 0x100
    967c:	601a      	str	r2, [r3, #0]
#endif

	state->state = EGO_ST_JAMMING;
    967e:	687b      	ldr	r3, [r7, #4]
    9680:	2205      	movs	r2, #5
    9682:	701a      	strb	r2, [r3, #0]
	sleep_ms_anchor(state, 2);
    9684:	6878      	ldr	r0, [r7, #4]
    9686:	2102      	movs	r1, #2
    9688:	f7ff fdd6 	bl	9238 <sleep_ms_anchor>
}
    968c:	3708      	adds	r7, #8
    968e:	46bd      	mov	sp, r7
    9690:	bd80      	pop	{r7, pc}
    9692:	bf00      	nop
    9694:	1000049c 	.word	0x1000049c
    9698:	2009c058 	.word	0x2009c058
    969c:	2009c038 	.word	0x2009c038

000096a0 <jamming_state>:

void jamming_state(ego_fsm_state_t *state) {
    96a0:	b580      	push	{r7, lr}
    96a2:	b082      	sub	sp, #8
    96a4:	af00      	add	r7, sp, #0
    96a6:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    96a8:	6878      	ldr	r0, [r7, #4]
    96aa:	f7ff fddb 	bl	9264 <sleep_elapsed>
    96ae:	4603      	mov	r3, r0
    96b0:	2b00      	cmp	r3, #0
    96b2:	d025      	beq.n	9700 <jamming_state+0x60>
		cc2400_strobe(SRFOFF);
    96b4:	2064      	movs	r0, #100	; 0x64
    96b6:	f000 fba1 	bl	9dfc <cc2400_strobe>
#ifdef UBERTOOTH_ONE
		PAEN_CLR;
    96ba:	4b13      	ldr	r3, [pc, #76]	; (9708 <jamming_state+0x68>)
    96bc:	2280      	movs	r2, #128	; 0x80
    96be:	601a      	str	r2, [r3, #0]
#endif
		TXLED_CLR;
    96c0:	4b12      	ldr	r3, [pc, #72]	; (970c <jamming_state+0x6c>)
    96c2:	f44f 7280 	mov.w	r2, #256	; 0x100
    96c6:	601a      	str	r2, [r3, #0]

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    96c8:	687b      	ldr	r3, [r7, #4]
    96ca:	685b      	ldr	r3, [r3, #4]
    96cc:	1c5a      	adds	r2, r3, #1
    96ce:	4b10      	ldr	r3, [pc, #64]	; (9710 <jamming_state+0x70>)
    96d0:	4013      	ands	r3, r2
    96d2:	2b00      	cmp	r3, #0
    96d4:	da03      	bge.n	96de <jamming_state+0x3e>
    96d6:	3b01      	subs	r3, #1
    96d8:	f063 0303 	orn	r3, r3, #3
    96dc:	3301      	adds	r3, #1
    96de:	461a      	mov	r2, r3
    96e0:	687b      	ldr	r3, [r7, #4]
    96e2:	605a      	str	r2, [r3, #4]
		channel = channels[state->channel_index];
    96e4:	687b      	ldr	r3, [r7, #4]
    96e6:	685b      	ldr	r3, [r3, #4]
    96e8:	4a0a      	ldr	r2, [pc, #40]	; (9714 <jamming_state+0x74>)
    96ea:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    96ee:	4b0a      	ldr	r3, [pc, #40]	; (9718 <jamming_state+0x78>)
    96f0:	801a      	strh	r2, [r3, #0]

		state->state = EGO_ST_SLEEP;
    96f2:	687b      	ldr	r3, [r7, #4]
    96f4:	2203      	movs	r2, #3
    96f6:	701a      	strb	r2, [r3, #0]
		sleep_ms_anchor(state, 6);
    96f8:	6878      	ldr	r0, [r7, #4]
    96fa:	2106      	movs	r1, #6
    96fc:	f7ff fd9c 	bl	9238 <sleep_ms_anchor>
	}
}
    9700:	3708      	adds	r7, #8
    9702:	46bd      	mov	sp, r7
    9704:	bd80      	pop	{r7, pc}
    9706:	bf00      	nop
    9708:	2009c05c 	.word	0x2009c05c
    970c:	2009c03c 	.word	0x2009c03c
    9710:	80000003 	.word	0x80000003
    9714:	100008b0 	.word	0x100008b0
    9718:	1000049c 	.word	0x1000049c

0000971c <jam_sleep_state>:

void jam_sleep_state(ego_fsm_state_t *state) {
    971c:	b580      	push	{r7, lr}
    971e:	b082      	sub	sp, #8
    9720:	af00      	add	r7, sp, #0
    9722:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    9724:	6878      	ldr	r0, [r7, #4]
    9726:	f7ff fd9d 	bl	9264 <sleep_elapsed>
    972a:	4603      	mov	r3, r0
    972c:	2b00      	cmp	r3, #0
    972e:	d009      	beq.n	9744 <jam_sleep_state+0x28>
		state->state = EGO_ST_START_RX;
    9730:	687b      	ldr	r3, [r7, #4]
    9732:	2201      	movs	r2, #1
    9734:	701a      	strb	r2, [r3, #0]
		state->timer_active = 1;
    9736:	687b      	ldr	r3, [r7, #4]
    9738:	2201      	movs	r2, #1
    973a:	611a      	str	r2, [r3, #16]
		sleep_ms_anchor(state, 11);
    973c:	6878      	ldr	r0, [r7, #4]
    973e:	210b      	movs	r1, #11
    9740:	f7ff fd7a 	bl	9238 <sleep_ms_anchor>
	}
}
    9744:	3708      	adds	r7, #8
    9746:	46bd      	mov	sp, r7
    9748:	bd80      	pop	{r7, pc}
    974a:	bf00      	nop

0000974c <ego_main>:

void ego_main(ego_mode_t mode) {
    974c:	b5b0      	push	{r4, r5, r7, lr}
    974e:	b09e      	sub	sp, #120	; 0x78
    9750:	af00      	add	r7, sp, #0
    9752:	4603      	mov	r3, r0
    9754:	71fb      	strb	r3, [r7, #7]
	ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    9756:	f107 0358 	add.w	r3, r7, #88	; 0x58
    975a:	2200      	movs	r2, #0
    975c:	601a      	str	r2, [r3, #0]
    975e:	3304      	adds	r3, #4
    9760:	2200      	movs	r2, #0
    9762:	601a      	str	r2, [r3, #0]
    9764:	3304      	adds	r3, #4
    9766:	2200      	movs	r2, #0
    9768:	601a      	str	r2, [r3, #0]
    976a:	3304      	adds	r3, #4
    976c:	2200      	movs	r2, #0
    976e:	601a      	str	r2, [r3, #0]
    9770:	3304      	adds	r3, #4
    9772:	2200      	movs	r2, #0
    9774:	601a      	str	r2, [r3, #0]
    9776:	3304      	adds	r3, #4
    9778:	2200      	movs	r2, #0
    977a:	601a      	str	r2, [r3, #0]
    977c:	3304      	adds	r3, #4
    977e:	2200      	movs	r2, #0
    9780:	601a      	str	r2, [r3, #0]
    9782:	3304      	adds	r3, #4
		.channel_index = 0,
		.timer_active = 0,
	};

	// hopping connection following
	ego_st_handler follow_handler[] = {
    9784:	4b26      	ldr	r3, [pc, #152]	; (9820 <ego_main+0xd4>)
    9786:	f107 043c 	add.w	r4, r7, #60	; 0x3c
    978a:	461d      	mov	r5, r3
    978c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    978e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9790:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    9794:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		nop_state,
		nop_state,
	};

	// continuous rx on a single channel
	ego_st_handler continuous_rx_handler[] = {
    9798:	4b22      	ldr	r3, [pc, #136]	; (9824 <ego_main+0xd8>)
    979a:	f107 0424 	add.w	r4, r7, #36	; 0x24
    979e:	461d      	mov	r5, r3
    97a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    97a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    97a4:	e895 0003 	ldmia.w	r5, {r0, r1}
    97a8:	e884 0003 	stmia.w	r4, {r0, r1}
		nop_state,
		nop_state,
	};

	// jamming
	ego_st_handler jam_handler[] = {
    97ac:	4b1e      	ldr	r3, [pc, #120]	; (9828 <ego_main+0xdc>)
    97ae:	f107 040c 	add.w	r4, r7, #12
    97b2:	461d      	mov	r5, r3
    97b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    97b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    97b8:	e895 0003 	ldmia.w	r5, {r0, r1}
    97bc:	e884 0003 	stmia.w	r4, {r0, r1}
		jam_sleep_state,
		start_jamming_state,
		jamming_state,
	};

	switch (mode) {
    97c0:	79fb      	ldrb	r3, [r7, #7]
    97c2:	2b01      	cmp	r3, #1
    97c4:	d007      	beq.n	97d6 <ego_main+0x8a>
    97c6:	2b02      	cmp	r3, #2
    97c8:	d009      	beq.n	97de <ego_main+0x92>
    97ca:	2b00      	cmp	r3, #0
    97cc:	d10b      	bne.n	97e6 <ego_main+0x9a>
		case EGO_FOLLOW:
			handler = follow_handler;
    97ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
    97d2:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    97d4:	e00b      	b.n	97ee <ego_main+0xa2>
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
    97d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
    97da:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    97dc:	e007      	b.n	97ee <ego_main+0xa2>
#ifdef TX_ENABLE
		case EGO_JAM:
			handler = jam_handler;
    97de:	f107 030c 	add.w	r3, r7, #12
    97e2:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    97e4:	e003      	b.n	97ee <ego_main+0xa2>
#endif
		default: // should never happen
			requested_mode = MODE_IDLE;
    97e6:	4b11      	ldr	r3, [pc, #68]	; (982c <ego_main+0xe0>)
    97e8:	2200      	movs	r2, #0
    97ea:	701a      	strb	r2, [r3, #0]
    97ec:	e015      	b.n	981a <ego_main+0xce>
			return;
	}

	ego_init();
    97ee:	f7ff fc61 	bl	90b4 <ego_init>

	while (1) {
		if (requested_mode != MODE_EGO)
    97f2:	4b0e      	ldr	r3, [pc, #56]	; (982c <ego_main+0xe0>)
    97f4:	781b      	ldrb	r3, [r3, #0]
    97f6:	b2db      	uxtb	r3, r3
    97f8:	2b0d      	cmp	r3, #13
    97fa:	d003      	beq.n	9804 <ego_main+0xb8>
			break;
    97fc:	bf00      	nop
		handler[state.state](&state);
	}

	ego_deinit();
    97fe:	f7ff fc65 	bl	90cc <ego_deinit>
    9802:	e00a      	b.n	981a <ego_main+0xce>
	ego_init();

	while (1) {
		if (requested_mode != MODE_EGO)
			break;
		handler[state.state](&state);
    9804:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
    9808:	009b      	lsls	r3, r3, #2
    980a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    980c:	4413      	add	r3, r2
    980e:	681b      	ldr	r3, [r3, #0]
    9810:	f107 0258 	add.w	r2, r7, #88	; 0x58
    9814:	4610      	mov	r0, r2
    9816:	4798      	blx	r3
	}
    9818:	e7eb      	b.n	97f2 <ego_main+0xa6>

	ego_deinit();
}
    981a:	3778      	adds	r7, #120	; 0x78
    981c:	46bd      	mov	sp, r7
    981e:	bdb0      	pop	{r4, r5, r7, pc}
    9820:	0000bba8 	.word	0x0000bba8
    9824:	0000bbc4 	.word	0x0000bbc4
    9828:	0000bbdc 	.word	0x0000bbdc
    982c:	10000a3f 	.word	0x10000a3f

00009830 <USB_IRQHandler>:
	
	return fifo_get(&rxfifo, &c) ? c : EOF;
}

void USB_IRQHandler()
{
    9830:	b580      	push	{r7, lr}
    9832:	af00      	add	r7, sp, #0
	USBHwISR();
    9834:	f000 ffb6 	bl	a7a4 <USBHwISR>
}
    9838:	bd80      	pop	{r7, pc}
    983a:	bf00      	nop

0000983c <Reset_Handler>:
extern void __libc_init_array(void);
extern int main(void);

/* Reset Handler */
void Reset_Handler(void)
{
    983c:	b580      	push	{r7, lr}
    983e:	b082      	sub	sp, #8
    9840:	af00      	add	r7, sp, #0
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
    9842:	4b12      	ldr	r3, [pc, #72]	; (988c <Reset_Handler+0x50>)
    9844:	607b      	str	r3, [r7, #4]
	for(dest = &_data; dest < &_edata; )
    9846:	4b12      	ldr	r3, [pc, #72]	; (9890 <Reset_Handler+0x54>)
    9848:	603b      	str	r3, [r7, #0]
    984a:	e007      	b.n	985c <Reset_Handler+0x20>
	{
		*dest++ = *src++;
    984c:	683b      	ldr	r3, [r7, #0]
    984e:	1d1a      	adds	r2, r3, #4
    9850:	603a      	str	r2, [r7, #0]
    9852:	687a      	ldr	r2, [r7, #4]
    9854:	1d11      	adds	r1, r2, #4
    9856:	6079      	str	r1, [r7, #4]
    9858:	6812      	ldr	r2, [r2, #0]
    985a:	601a      	str	r2, [r3, #0]
{
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    985c:	683b      	ldr	r3, [r7, #0]
    985e:	4a0d      	ldr	r2, [pc, #52]	; (9894 <Reset_Handler+0x58>)
    9860:	4293      	cmp	r3, r2
    9862:	d3f3      	bcc.n	984c <Reset_Handler+0x10>
	{
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
    9864:	4b0c      	ldr	r3, [pc, #48]	; (9898 <Reset_Handler+0x5c>)
    9866:	607b      	str	r3, [r7, #4]
	while (src < &_ebss)
    9868:	e004      	b.n	9874 <Reset_Handler+0x38>
	{
		*src++ = 0;
    986a:	687b      	ldr	r3, [r7, #4]
    986c:	1d1a      	adds	r2, r3, #4
    986e:	607a      	str	r2, [r7, #4]
    9870:	2200      	movs	r2, #0
    9872:	601a      	str	r2, [r3, #0]
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
	while (src < &_ebss)
    9874:	687b      	ldr	r3, [r7, #4]
    9876:	4a09      	ldr	r2, [pc, #36]	; (989c <Reset_Handler+0x60>)
    9878:	4293      	cmp	r3, r2
    987a:	d3f6      	bcc.n	986a <Reset_Handler+0x2e>
	{
		*src++ = 0;
	}

    __libc_init_array();
    987c:	f7fa fc54 	bl	4128 <__libc_init_array>
    
    // Set the vector table location.
    SCB_VTOR = &_interrupt_vector_table;
    9880:	4b07      	ldr	r3, [pc, #28]	; (98a0 <Reset_Handler+0x64>)
    9882:	4a08      	ldr	r2, [pc, #32]	; (98a4 <Reset_Handler+0x68>)
    9884:	601a      	str	r2, [r3, #0]
    
	main();
    9886:	f7fe fabb 	bl	7e00 <main>

	// In case main() fails, have something to breakpoint
	while (1) {;}
    988a:	e7fe      	b.n	988a <Reset_Handler+0x4e>
    988c:	0000bc40 	.word	0x0000bc40
    9890:	10000020 	.word	0x10000020
    9894:	1000095e 	.word	0x1000095e
    9898:	10000960 	.word	0x10000960
    989c:	10003278 	.word	0x10003278
    98a0:	e000ed08 	.word	0xe000ed08
    98a4:	00004000 	.word	0x00004000

000098a8 <ADC_IRQHandler>:
extern unsigned long _StackTop;

extern void Reset_Handler(void);

/* Default interrupt handler */
static void Default_Handler(void) { while(1) {;} }
    98a8:	b480      	push	{r7}
    98aa:	af00      	add	r7, sp, #0
    98ac:	e7fe      	b.n	98ac <ADC_IRQHandler+0x4>
    98ae:	bf00      	nop

000098b0 <wait>:
 */

#include "ubertooth.h"
/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
    98b0:	b580      	push	{r7, lr}
    98b2:	b082      	sub	sp, #8
    98b4:	af00      	add	r7, sp, #0
    98b6:	4603      	mov	r3, r0
    98b8:	71fb      	strb	r3, [r7, #7]
	wait_us(seconds * 1000000);
    98ba:	79fb      	ldrb	r3, [r7, #7]
    98bc:	4a04      	ldr	r2, [pc, #16]	; (98d0 <wait+0x20>)
    98be:	fb02 f303 	mul.w	r3, r2, r3
    98c2:	4618      	mov	r0, r3
    98c4:	f000 f818 	bl	98f8 <wait_us>
}
    98c8:	3708      	adds	r7, #8
    98ca:	46bd      	mov	sp, r7
    98cc:	bd80      	pop	{r7, pc}
    98ce:	bf00      	nop
    98d0:	000f4240 	.word	0x000f4240

000098d4 <rbit>:
{
	wait_us(ms * 1000);
}

/* efficiently reverse the bits of a 32-bit word */
u32 rbit(u32 value) {
    98d4:	b480      	push	{r7}
    98d6:	b085      	sub	sp, #20
    98d8:	af00      	add	r7, sp, #0
    98da:	6078      	str	r0, [r7, #4]
  u32 result = 0;
    98dc:	2300      	movs	r3, #0
    98de:	60fb      	str	r3, [r7, #12]
  asm("rbit %0, %1" : "=r" (result) : "r" (value));
    98e0:	687b      	ldr	r3, [r7, #4]
    98e2:	fa93 f3a3 	rbit	r3, r3
    98e6:	60fb      	str	r3, [r7, #12]
  return result;
    98e8:	68fb      	ldr	r3, [r7, #12]
}
    98ea:	4618      	mov	r0, r3
    98ec:	3714      	adds	r7, #20
    98ee:	46bd      	mov	sp, r7
    98f0:	f85d 7b04 	ldr.w	r7, [sp], #4
    98f4:	4770      	bx	lr
    98f6:	bf00      	nop

000098f8 <wait_us>:

/* delay a number of microseconds while on internal oscillator (4 MHz) */
/* we only have a resolution of 1000/400, so to the nearest 2.5        */
static volatile u32 wait_us_counter;
void wait_us(u32 us)
{
    98f8:	b480      	push	{r7}
    98fa:	b083      	sub	sp, #12
    98fc:	af00      	add	r7, sp, #0
    98fe:	6078      	str	r0, [r7, #4]
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    9900:	687b      	ldr	r3, [r7, #4]
    9902:	089a      	lsrs	r2, r3, #2
    9904:	687b      	ldr	r3, [r7, #4]
    9906:	08db      	lsrs	r3, r3, #3
    9908:	441a      	add	r2, r3
    990a:	687b      	ldr	r3, [r7, #4]
    990c:	099b      	lsrs	r3, r3, #6
    990e:	441a      	add	r2, r3
    9910:	687b      	ldr	r3, [r7, #4]
    9912:	09db      	lsrs	r3, r3, #7
    9914:	441a      	add	r2, r3
    9916:	687b      	ldr	r3, [r7, #4]
    9918:	0a9b      	lsrs	r3, r3, #10
    991a:	441a      	add	r2, r3
    991c:	687b      	ldr	r3, [r7, #4]
    991e:	0adb      	lsrs	r3, r3, #11
    9920:	4413      	add	r3, r2
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    9922:	4a07      	ldr	r2, [pc, #28]	; (9940 <wait_us+0x48>)
    9924:	6013      	str	r3, [r2, #0]
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
	while(--wait_us_counter);
    9926:	bf00      	nop
    9928:	4b05      	ldr	r3, [pc, #20]	; (9940 <wait_us+0x48>)
    992a:	681b      	ldr	r3, [r3, #0]
    992c:	3b01      	subs	r3, #1
    992e:	4a04      	ldr	r2, [pc, #16]	; (9940 <wait_us+0x48>)
    9930:	6013      	str	r3, [r2, #0]
    9932:	2b00      	cmp	r3, #0
    9934:	d1f8      	bne.n	9928 <wait_us+0x30>
}
    9936:	370c      	adds	r7, #12
    9938:	46bd      	mov	sp, r7
    993a:	f85d 7b04 	ldr.w	r7, [sp], #4
    993e:	4770      	bx	lr
    9940:	10000a68 	.word	0x10000a68

00009944 <gpio_init>:
/*
 * This should be called very early by every firmware in order to ensure safe
 * operating conditions for the CC2400.
 */
void gpio_init()
{
    9944:	b580      	push	{r7, lr}
    9946:	af00      	add	r7, sp, #0
	/* 
	 * Set all pins for GPIO.  This shouldn't be necessary after a reset, but
	 * we might get called at other times.
	 */
	all_pins_off();
    9948:	f000 f836 	bl	99b8 <all_pins_off>
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    994c:	4b10      	ldr	r3, [pc, #64]	; (9990 <gpio_init+0x4c>)
    994e:	2200      	movs	r2, #0
    9950:	601a      	str	r2, [r3, #0]
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    9952:	4b10      	ldr	r3, [pc, #64]	; (9994 <gpio_init+0x50>)
    9954:	f24c 7212 	movw	r2, #50962	; 0xc712
    9958:	601a      	str	r2, [r3, #0]
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
    995a:	4b0f      	ldr	r3, [pc, #60]	; (9998 <gpio_init+0x54>)
    995c:	f240 12b1 	movw	r2, #433	; 0x1b1
    9960:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    9962:	4b0e      	ldr	r3, [pc, #56]	; (999c <gpio_init+0x58>)
    9964:	2200      	movs	r2, #0
    9966:	601a      	str	r2, [r3, #0]
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    9968:	4b0d      	ldr	r3, [pc, #52]	; (99a0 <gpio_init+0x5c>)
    996a:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
    996e:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
	FIO4DIR = 0;
#endif

	/* set all outputs low */
	FIO0PIN = 0;
    9970:	4b0c      	ldr	r3, [pc, #48]	; (99a4 <gpio_init+0x60>)
    9972:	2200      	movs	r2, #0
    9974:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    9976:	4b0c      	ldr	r3, [pc, #48]	; (99a8 <gpio_init+0x64>)
    9978:	2200      	movs	r2, #0
    997a:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    997c:	4b0b      	ldr	r3, [pc, #44]	; (99ac <gpio_init+0x68>)
    997e:	2200      	movs	r2, #0
    9980:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    9982:	4b0b      	ldr	r3, [pc, #44]	; (99b0 <gpio_init+0x6c>)
    9984:	2200      	movs	r2, #0
    9986:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    9988:	4b0a      	ldr	r3, [pc, #40]	; (99b4 <gpio_init+0x70>)
    998a:	2200      	movs	r2, #0
    998c:	601a      	str	r2, [r3, #0]

#ifdef TC13BADGE
	/* R8C_CTL is active low */
	R8C_CTL_SET;
#endif
}
    998e:	bd80      	pop	{r7, pc}
    9990:	2009c000 	.word	0x2009c000
    9994:	2009c020 	.word	0x2009c020
    9998:	2009c040 	.word	0x2009c040
    999c:	2009c060 	.word	0x2009c060
    99a0:	2009c080 	.word	0x2009c080
    99a4:	2009c014 	.word	0x2009c014
    99a8:	2009c034 	.word	0x2009c034
    99ac:	2009c054 	.word	0x2009c054
    99b0:	2009c074 	.word	0x2009c074
    99b4:	2009c094 	.word	0x2009c094

000099b8 <all_pins_off>:

void all_pins_off(void)
{
    99b8:	b480      	push	{r7}
    99ba:	af00      	add	r7, sp, #0
	/* configure all pins for GPIO */
	PINSEL0 = 0;
    99bc:	4b27      	ldr	r3, [pc, #156]	; (9a5c <all_pins_off+0xa4>)
    99be:	2200      	movs	r2, #0
    99c0:	601a      	str	r2, [r3, #0]
	PINSEL1 = 0;
    99c2:	4b27      	ldr	r3, [pc, #156]	; (9a60 <all_pins_off+0xa8>)
    99c4:	2200      	movs	r2, #0
    99c6:	601a      	str	r2, [r3, #0]
	PINSEL2 = 0;
    99c8:	4b26      	ldr	r3, [pc, #152]	; (9a64 <all_pins_off+0xac>)
    99ca:	2200      	movs	r2, #0
    99cc:	601a      	str	r2, [r3, #0]
	PINSEL3 = 0;
    99ce:	4b26      	ldr	r3, [pc, #152]	; (9a68 <all_pins_off+0xb0>)
    99d0:	2200      	movs	r2, #0
    99d2:	601a      	str	r2, [r3, #0]
	PINSEL4 = 0;
    99d4:	4b25      	ldr	r3, [pc, #148]	; (9a6c <all_pins_off+0xb4>)
    99d6:	2200      	movs	r2, #0
    99d8:	601a      	str	r2, [r3, #0]
	PINSEL7 = 0;
    99da:	4b25      	ldr	r3, [pc, #148]	; (9a70 <all_pins_off+0xb8>)
    99dc:	2200      	movs	r2, #0
    99de:	601a      	str	r2, [r3, #0]
	PINSEL9 = 0;
    99e0:	4b24      	ldr	r3, [pc, #144]	; (9a74 <all_pins_off+0xbc>)
    99e2:	2200      	movs	r2, #0
    99e4:	601a      	str	r2, [r3, #0]
	PINSEL10 = 0;
    99e6:	4b24      	ldr	r3, [pc, #144]	; (9a78 <all_pins_off+0xc0>)
    99e8:	2200      	movs	r2, #0
    99ea:	601a      	str	r2, [r3, #0]

	/* configure all pins as inputs */
	FIO0DIR = 0;
    99ec:	4b23      	ldr	r3, [pc, #140]	; (9a7c <all_pins_off+0xc4>)
    99ee:	2200      	movs	r2, #0
    99f0:	601a      	str	r2, [r3, #0]
	FIO1DIR = 0;
    99f2:	4b23      	ldr	r3, [pc, #140]	; (9a80 <all_pins_off+0xc8>)
    99f4:	2200      	movs	r2, #0
    99f6:	601a      	str	r2, [r3, #0]
	FIO2DIR = 0;
    99f8:	4b22      	ldr	r3, [pc, #136]	; (9a84 <all_pins_off+0xcc>)
    99fa:	2200      	movs	r2, #0
    99fc:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    99fe:	4b22      	ldr	r3, [pc, #136]	; (9a88 <all_pins_off+0xd0>)
    9a00:	2200      	movs	r2, #0
    9a02:	601a      	str	r2, [r3, #0]
	FIO4DIR = 0;
    9a04:	4b21      	ldr	r3, [pc, #132]	; (9a8c <all_pins_off+0xd4>)
    9a06:	2200      	movs	r2, #0
    9a08:	601a      	str	r2, [r3, #0]

	/* pull-up on every pin */
	PINMODE0 = 0;
    9a0a:	4b21      	ldr	r3, [pc, #132]	; (9a90 <all_pins_off+0xd8>)
    9a0c:	2200      	movs	r2, #0
    9a0e:	601a      	str	r2, [r3, #0]
	PINMODE1 = 0;
    9a10:	4b20      	ldr	r3, [pc, #128]	; (9a94 <all_pins_off+0xdc>)
    9a12:	2200      	movs	r2, #0
    9a14:	601a      	str	r2, [r3, #0]
	PINMODE2 = 0;
    9a16:	4b20      	ldr	r3, [pc, #128]	; (9a98 <all_pins_off+0xe0>)
    9a18:	2200      	movs	r2, #0
    9a1a:	601a      	str	r2, [r3, #0]
	PINMODE3 = 0;
    9a1c:	4b1f      	ldr	r3, [pc, #124]	; (9a9c <all_pins_off+0xe4>)
    9a1e:	2200      	movs	r2, #0
    9a20:	601a      	str	r2, [r3, #0]
	PINMODE4 = 0;
    9a22:	4b1f      	ldr	r3, [pc, #124]	; (9aa0 <all_pins_off+0xe8>)
    9a24:	2200      	movs	r2, #0
    9a26:	601a      	str	r2, [r3, #0]
	PINMODE7 = 0;
    9a28:	4b1e      	ldr	r3, [pc, #120]	; (9aa4 <all_pins_off+0xec>)
    9a2a:	2200      	movs	r2, #0
    9a2c:	601a      	str	r2, [r3, #0]
	PINMODE9 = 0;
    9a2e:	4b1e      	ldr	r3, [pc, #120]	; (9aa8 <all_pins_off+0xf0>)
    9a30:	2200      	movs	r2, #0
    9a32:	601a      	str	r2, [r3, #0]

	/* set all outputs low */
	FIO0PIN = 0;
    9a34:	4b1d      	ldr	r3, [pc, #116]	; (9aac <all_pins_off+0xf4>)
    9a36:	2200      	movs	r2, #0
    9a38:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    9a3a:	4b1d      	ldr	r3, [pc, #116]	; (9ab0 <all_pins_off+0xf8>)
    9a3c:	2200      	movs	r2, #0
    9a3e:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    9a40:	4b1c      	ldr	r3, [pc, #112]	; (9ab4 <all_pins_off+0xfc>)
    9a42:	2200      	movs	r2, #0
    9a44:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    9a46:	4b1c      	ldr	r3, [pc, #112]	; (9ab8 <all_pins_off+0x100>)
    9a48:	2200      	movs	r2, #0
    9a4a:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    9a4c:	4b1b      	ldr	r3, [pc, #108]	; (9abc <all_pins_off+0x104>)
    9a4e:	2200      	movs	r2, #0
    9a50:	601a      	str	r2, [r3, #0]
}
    9a52:	46bd      	mov	sp, r7
    9a54:	f85d 7b04 	ldr.w	r7, [sp], #4
    9a58:	4770      	bx	lr
    9a5a:	bf00      	nop
    9a5c:	4002c000 	.word	0x4002c000
    9a60:	4002c004 	.word	0x4002c004
    9a64:	4002c008 	.word	0x4002c008
    9a68:	4002c00c 	.word	0x4002c00c
    9a6c:	4002c010 	.word	0x4002c010
    9a70:	4002c01c 	.word	0x4002c01c
    9a74:	4002c024 	.word	0x4002c024
    9a78:	4002c028 	.word	0x4002c028
    9a7c:	2009c000 	.word	0x2009c000
    9a80:	2009c020 	.word	0x2009c020
    9a84:	2009c040 	.word	0x2009c040
    9a88:	2009c060 	.word	0x2009c060
    9a8c:	2009c080 	.word	0x2009c080
    9a90:	4002c040 	.word	0x4002c040
    9a94:	4002c044 	.word	0x4002c044
    9a98:	4002c048 	.word	0x4002c048
    9a9c:	4002c04c 	.word	0x4002c04c
    9aa0:	4002c050 	.word	0x4002c050
    9aa4:	4002c05c 	.word	0x4002c05c
    9aa8:	4002c064 	.word	0x4002c064
    9aac:	2009c014 	.word	0x2009c014
    9ab0:	2009c034 	.word	0x2009c034
    9ab4:	2009c054 	.word	0x2009c054
    9ab8:	2009c074 	.word	0x2009c074
    9abc:	2009c094 	.word	0x2009c094

00009ac0 <ubertooth_init>:
/*
 * Every application that uses the main oscillator (including any that use both
 * USB and the CC2400) should start with this.
 */
void ubertooth_init()
{
    9ac0:	b580      	push	{r7, lr}
    9ac2:	af00      	add	r7, sp, #0
	gpio_init();
    9ac4:	f7ff ff3e 	bl	9944 <gpio_init>
	cc2400_init();
    9ac8:	f000 f860 	bl	9b8c <cc2400_init>
	clock_start();
    9acc:	f000 f9c2 	bl	9e54 <clock_start>
}
    9ad0:	bd80      	pop	{r7, pc}
    9ad2:	bf00      	nop

00009ad4 <dio_ssp_init>:

/* configure SSP for CC2400's secondary serial data interface */
void dio_ssp_init()
{
    9ad4:	b480      	push	{r7}
    9ad6:	af00      	add	r7, sp, #0
	/* set P1.18 as MOSI0 */
	PINSEL1 = (PINSEL1 & ~(3 << 4)) | (2 << 4);
#endif
#if defined UBERTOOTH_ONE || defined TC13BADGE
	/* set P0.7 as SCK1 */
	PINSEL0 = (PINSEL0 & ~(3 << 14)) | (2 << 14);
    9ad8:	4a16      	ldr	r2, [pc, #88]	; (9b34 <dio_ssp_init+0x60>)
    9ada:	4b16      	ldr	r3, [pc, #88]	; (9b34 <dio_ssp_init+0x60>)
    9adc:	681b      	ldr	r3, [r3, #0]
    9ade:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    9ae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    9ae6:	6013      	str	r3, [r2, #0]

	/* set P0.6 as SSEL1 */
	PINSEL0 = (PINSEL0 & ~(3 << 12)) | (2 << 12);
    9ae8:	4a12      	ldr	r2, [pc, #72]	; (9b34 <dio_ssp_init+0x60>)
    9aea:	4b12      	ldr	r3, [pc, #72]	; (9b34 <dio_ssp_init+0x60>)
    9aec:	681b      	ldr	r3, [r3, #0]
    9aee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
    9af2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    9af6:	6013      	str	r3, [r2, #0]

	/* set P0.8 as MISO1 */
	PINSEL0 = (PINSEL0 & ~(3 << 16)) | (2 << 16);
    9af8:	4a0e      	ldr	r2, [pc, #56]	; (9b34 <dio_ssp_init+0x60>)
    9afa:	4b0e      	ldr	r3, [pc, #56]	; (9b34 <dio_ssp_init+0x60>)
    9afc:	681b      	ldr	r3, [r3, #0]
    9afe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    9b02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    9b06:	6013      	str	r3, [r2, #0]

	/* set P0.9 as MOSI1 */
	PINSEL0 = (PINSEL0 & ~(3 << 18)) | (2 << 18);
    9b08:	4a0a      	ldr	r2, [pc, #40]	; (9b34 <dio_ssp_init+0x60>)
    9b0a:	4b0a      	ldr	r3, [pc, #40]	; (9b34 <dio_ssp_init+0x60>)
    9b0c:	681b      	ldr	r3, [r3, #0]
    9b0e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
    9b12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    9b16:	6013      	str	r3, [r2, #0]
	 * interface.  Since the CC2400 doesn't have a slave select output, we
	 * control it with this.  DIO_SSEL should already be configured by
	 * gpio_init().  We set it high by default because it is an active low
	 * signal.
	 */
	DIO_SSEL_SET;
    9b18:	4b07      	ldr	r3, [pc, #28]	; (9b38 <dio_ssp_init+0x64>)
    9b1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    9b1e:	601a      	str	r2, [r3, #0]

	/* configure DIO_SSP */
	DIO_SSP_CR0 = (0x7 /* 8 bit transfer */ | SSPCR0_CPOL | SSPCR0_CPHA);
    9b20:	4b06      	ldr	r3, [pc, #24]	; (9b3c <dio_ssp_init+0x68>)
    9b22:	22c7      	movs	r2, #199	; 0xc7
    9b24:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 = (SSPCR1_MS | SSPCR1_SOD);
    9b26:	4b06      	ldr	r3, [pc, #24]	; (9b40 <dio_ssp_init+0x6c>)
    9b28:	220c      	movs	r2, #12
    9b2a:	601a      	str	r2, [r3, #0]
}
    9b2c:	46bd      	mov	sp, r7
    9b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
    9b32:	4770      	bx	lr
    9b34:	4002c000 	.word	0x4002c000
    9b38:	2009c098 	.word	0x2009c098
    9b3c:	40030000 	.word	0x40030000
    9b40:	40030004 	.word	0x40030004

00009b44 <atest_init>:

void atest_init()
{
    9b44:	b480      	push	{r7}
    9b46:	af00      	add	r7, sp, #0
	 * ADC can optionally be configured for ATEST1 and ATEST2, but for now we
	 * set them as floating inputs.
	 */

	/* P0.25 is ATEST1, P0.26 is ATEST2 */
	PINSEL1 &= ~((0x3 << 20) | (0x3 << 18)); // set as GPIO
    9b48:	4a0d      	ldr	r2, [pc, #52]	; (9b80 <atest_init+0x3c>)
    9b4a:	4b0d      	ldr	r3, [pc, #52]	; (9b80 <atest_init+0x3c>)
    9b4c:	681b      	ldr	r3, [r3, #0]
    9b4e:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
    9b52:	6013      	str	r3, [r2, #0]
	FIO0DIR &= ~(0x3 << 25); // set as input
    9b54:	4a0b      	ldr	r2, [pc, #44]	; (9b84 <atest_init+0x40>)
    9b56:	4b0b      	ldr	r3, [pc, #44]	; (9b84 <atest_init+0x40>)
    9b58:	681b      	ldr	r3, [r3, #0]
    9b5a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
    9b5e:	6013      	str	r3, [r2, #0]
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
    9b60:	4a09      	ldr	r2, [pc, #36]	; (9b88 <atest_init+0x44>)
    9b62:	4b09      	ldr	r3, [pc, #36]	; (9b88 <atest_init+0x44>)
    9b64:	681b      	ldr	r3, [r3, #0]
    9b66:	f443 1320 	orr.w	r3, r3, #2621440	; 0x280000
    9b6a:	6013      	str	r3, [r2, #0]
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
    9b6c:	4a06      	ldr	r2, [pc, #24]	; (9b88 <atest_init+0x44>)
    9b6e:	4b06      	ldr	r3, [pc, #24]	; (9b88 <atest_init+0x44>)
    9b70:	681b      	ldr	r3, [r3, #0]
    9b72:	f423 13a0 	bic.w	r3, r3, #1310720	; 0x140000
    9b76:	6013      	str	r3, [r2, #0]
}
    9b78:	46bd      	mov	sp, r7
    9b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
    9b7e:	4770      	bx	lr
    9b80:	4002c004 	.word	0x4002c004
    9b84:	2009c000 	.word	0x2009c000
    9b88:	4002c044 	.word	0x4002c044

00009b8c <cc2400_init>:

void cc2400_init()
{
    9b8c:	b580      	push	{r7, lr}
    9b8e:	af00      	add	r7, sp, #0
	FIO1PIN = 0; /* assuming we have already asserted R8C_CTL low */
	FIO2PIN = 0;
	FIO3PIN = 0;
	FIO4PIN = 0;
#else
	atest_init();
    9b90:	f7ff ffd8 	bl	9b44 <atest_init>
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    9b94:	4b09      	ldr	r3, [pc, #36]	; (9bbc <cc2400_init+0x30>)
    9b96:	f44f 7200 	mov.w	r2, #512	; 0x200
    9b9a:	601a      	str	r2, [r3, #0]
	wait_us(50);
    9b9c:	2032      	movs	r0, #50	; 0x32
    9b9e:	f7ff feab 	bl	98f8 <wait_us>

	/* CSN (slave select) is active low */
	CSN_SET;
    9ba2:	4b07      	ldr	r3, [pc, #28]	; (9bc0 <cc2400_init+0x34>)
    9ba4:	2220      	movs	r2, #32
    9ba6:	601a      	str	r2, [r3, #0]

	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;
    9ba8:	4b04      	ldr	r3, [pc, #16]	; (9bbc <cc2400_init+0x30>)
    9baa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    9bae:	601a      	str	r2, [r3, #0]

	/* initialise various cc2400 settings - see datasheet pg63 */
	cc2400_set(MANAND,  0x7fff);
    9bb0:	200d      	movs	r0, #13
    9bb2:	f647 71ff 	movw	r1, #32767	; 0x7fff
    9bb6:	f000 f85f 	bl	9c78 <cc2400_set>
}
    9bba:	bd80      	pop	{r7, pc}
    9bbc:	2009c038 	.word	0x2009c038
    9bc0:	2009c058 	.word	0x2009c058

00009bc4 <cc2400_spi>:
 * 2. We're saving the second SPI peripheral for an expansion port.
 * 3. The CC2400 needs CSN held low for the entire transaction which the
 *    LPC17xx SPI peripheral won't do without some workaround anyway.
 */
u32 cc2400_spi(u8 len, u32 data)
{
    9bc4:	b480      	push	{r7}
    9bc6:	b085      	sub	sp, #20
    9bc8:	af00      	add	r7, sp, #0
    9bca:	4603      	mov	r3, r0
    9bcc:	6039      	str	r1, [r7, #0]
    9bce:	71fb      	strb	r3, [r7, #7]
	u32 msb = 1 << (len - 1);
    9bd0:	79fb      	ldrb	r3, [r7, #7]
    9bd2:	3b01      	subs	r3, #1
    9bd4:	2201      	movs	r2, #1
    9bd6:	fa02 f303 	lsl.w	r3, r2, r3
    9bda:	60fb      	str	r3, [r7, #12]

	/* start transaction by dropping CSN */
	CSN_CLR;
    9bdc:	4b18      	ldr	r3, [pc, #96]	; (9c40 <cc2400_spi+0x7c>)
    9bde:	2220      	movs	r2, #32
    9be0:	601a      	str	r2, [r3, #0]

	while (len--) {
    9be2:	e01e      	b.n	9c22 <cc2400_spi+0x5e>
		if (data & msb)
    9be4:	683a      	ldr	r2, [r7, #0]
    9be6:	68fb      	ldr	r3, [r7, #12]
    9be8:	4013      	ands	r3, r2
    9bea:	2b00      	cmp	r3, #0
    9bec:	d003      	beq.n	9bf6 <cc2400_spi+0x32>
			MOSI_SET;
    9bee:	4b15      	ldr	r3, [pc, #84]	; (9c44 <cc2400_spi+0x80>)
    9bf0:	2201      	movs	r2, #1
    9bf2:	601a      	str	r2, [r3, #0]
    9bf4:	e002      	b.n	9bfc <cc2400_spi+0x38>
		else
			MOSI_CLR;
    9bf6:	4b12      	ldr	r3, [pc, #72]	; (9c40 <cc2400_spi+0x7c>)
    9bf8:	2201      	movs	r2, #1
    9bfa:	601a      	str	r2, [r3, #0]
		data <<= 1;
    9bfc:	683b      	ldr	r3, [r7, #0]
    9bfe:	005b      	lsls	r3, r3, #1
    9c00:	603b      	str	r3, [r7, #0]

		SCLK_SET;
    9c02:	4b10      	ldr	r3, [pc, #64]	; (9c44 <cc2400_spi+0x80>)
    9c04:	2210      	movs	r2, #16
    9c06:	601a      	str	r2, [r3, #0]
		if (MISO)
    9c08:	4b0f      	ldr	r3, [pc, #60]	; (9c48 <cc2400_spi+0x84>)
    9c0a:	681b      	ldr	r3, [r3, #0]
    9c0c:	f003 0302 	and.w	r3, r3, #2
    9c10:	2b00      	cmp	r3, #0
    9c12:	d003      	beq.n	9c1c <cc2400_spi+0x58>
			data |= 1;
    9c14:	683b      	ldr	r3, [r7, #0]
    9c16:	f043 0301 	orr.w	r3, r3, #1
    9c1a:	603b      	str	r3, [r7, #0]

		SCLK_CLR;
    9c1c:	4b08      	ldr	r3, [pc, #32]	; (9c40 <cc2400_spi+0x7c>)
    9c1e:	2210      	movs	r2, #16
    9c20:	601a      	str	r2, [r3, #0]
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    9c22:	79fb      	ldrb	r3, [r7, #7]
    9c24:	1e5a      	subs	r2, r3, #1
    9c26:	71fa      	strb	r2, [r7, #7]
    9c28:	2b00      	cmp	r3, #0
    9c2a:	d1db      	bne.n	9be4 <cc2400_spi+0x20>

		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    9c2c:	4b05      	ldr	r3, [pc, #20]	; (9c44 <cc2400_spi+0x80>)
    9c2e:	2220      	movs	r2, #32
    9c30:	601a      	str	r2, [r3, #0]

	return data;
    9c32:	683b      	ldr	r3, [r7, #0]
}
    9c34:	4618      	mov	r0, r3
    9c36:	3714      	adds	r7, #20
    9c38:	46bd      	mov	sp, r7
    9c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
    9c3e:	4770      	bx	lr
    9c40:	2009c05c 	.word	0x2009c05c
    9c44:	2009c058 	.word	0x2009c058
    9c48:	2009c054 	.word	0x2009c054

00009c4c <cc2400_get>:

/* read 16 bit value from a register */
u16 cc2400_get(u8 reg)
{
    9c4c:	b580      	push	{r7, lr}
    9c4e:	b084      	sub	sp, #16
    9c50:	af00      	add	r7, sp, #0
    9c52:	4603      	mov	r3, r0
    9c54:	71fb      	strb	r3, [r7, #7]
	u32 in;

	u32 out = (reg | 0x80) << 16;
    9c56:	79fb      	ldrb	r3, [r7, #7]
    9c58:	f063 037f 	orn	r3, r3, #127	; 0x7f
    9c5c:	b2db      	uxtb	r3, r3
    9c5e:	041b      	lsls	r3, r3, #16
    9c60:	60fb      	str	r3, [r7, #12]
	in = cc2400_spi(24, out);
    9c62:	2018      	movs	r0, #24
    9c64:	68f9      	ldr	r1, [r7, #12]
    9c66:	f7ff ffad 	bl	9bc4 <cc2400_spi>
    9c6a:	60b8      	str	r0, [r7, #8]
	return in & 0xFFFF;
    9c6c:	68bb      	ldr	r3, [r7, #8]
    9c6e:	b29b      	uxth	r3, r3
}
    9c70:	4618      	mov	r0, r3
    9c72:	3710      	adds	r7, #16
    9c74:	46bd      	mov	sp, r7
    9c76:	bd80      	pop	{r7, pc}

00009c78 <cc2400_set>:

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
    9c78:	b580      	push	{r7, lr}
    9c7a:	b084      	sub	sp, #16
    9c7c:	af00      	add	r7, sp, #0
    9c7e:	4603      	mov	r3, r0
    9c80:	460a      	mov	r2, r1
    9c82:	71fb      	strb	r3, [r7, #7]
    9c84:	4613      	mov	r3, r2
    9c86:	80bb      	strh	r3, [r7, #4]
	u32 out = (reg << 16) | val;
    9c88:	79fb      	ldrb	r3, [r7, #7]
    9c8a:	041a      	lsls	r2, r3, #16
    9c8c:	88bb      	ldrh	r3, [r7, #4]
    9c8e:	4313      	orrs	r3, r2
    9c90:	60fb      	str	r3, [r7, #12]
	cc2400_spi(24, out);
    9c92:	2018      	movs	r0, #24
    9c94:	68f9      	ldr	r1, [r7, #12]
    9c96:	f7ff ff95 	bl	9bc4 <cc2400_spi>
}
    9c9a:	3710      	adds	r7, #16
    9c9c:	46bd      	mov	sp, r7
    9c9e:	bd80      	pop	{r7, pc}

00009ca0 <cc2400_get8>:

/* read 8 bit value from a register */
u8 cc2400_get8(u8 reg)
{
    9ca0:	b580      	push	{r7, lr}
    9ca2:	b084      	sub	sp, #16
    9ca4:	af00      	add	r7, sp, #0
    9ca6:	4603      	mov	r3, r0
    9ca8:	71fb      	strb	r3, [r7, #7]
	u16 in;

	u16 out = (reg | 0x80) << 8;
    9caa:	79fb      	ldrb	r3, [r7, #7]
    9cac:	f063 037f 	orn	r3, r3, #127	; 0x7f
    9cb0:	b2db      	uxtb	r3, r3
    9cb2:	b29b      	uxth	r3, r3
    9cb4:	021b      	lsls	r3, r3, #8
    9cb6:	81fb      	strh	r3, [r7, #14]
	in = cc2400_spi(16, out);
    9cb8:	89fb      	ldrh	r3, [r7, #14]
    9cba:	2010      	movs	r0, #16
    9cbc:	4619      	mov	r1, r3
    9cbe:	f7ff ff81 	bl	9bc4 <cc2400_spi>
    9cc2:	4603      	mov	r3, r0
    9cc4:	81bb      	strh	r3, [r7, #12]
	return in & 0xFF;
    9cc6:	89bb      	ldrh	r3, [r7, #12]
    9cc8:	b2db      	uxtb	r3, r3
}
    9cca:	4618      	mov	r0, r3
    9ccc:	3710      	adds	r7, #16
    9cce:	46bd      	mov	sp, r7
    9cd0:	bd80      	pop	{r7, pc}
    9cd2:	bf00      	nop

00009cd4 <cc2400_set8>:

/* write 8 bit value to a register */
void cc2400_set8(u8 reg, u8 val)
{
    9cd4:	b580      	push	{r7, lr}
    9cd6:	b084      	sub	sp, #16
    9cd8:	af00      	add	r7, sp, #0
    9cda:	4603      	mov	r3, r0
    9cdc:	460a      	mov	r2, r1
    9cde:	71fb      	strb	r3, [r7, #7]
    9ce0:	4613      	mov	r3, r2
    9ce2:	71bb      	strb	r3, [r7, #6]
	u32 out = (reg << 8) | val;
    9ce4:	79fb      	ldrb	r3, [r7, #7]
    9ce6:	021a      	lsls	r2, r3, #8
    9ce8:	79bb      	ldrb	r3, [r7, #6]
    9cea:	4313      	orrs	r3, r2
    9cec:	60fb      	str	r3, [r7, #12]
	cc2400_spi(16, out);
    9cee:	2010      	movs	r0, #16
    9cf0:	68f9      	ldr	r1, [r7, #12]
    9cf2:	f7ff ff67 	bl	9bc4 <cc2400_spi>
}
    9cf6:	3710      	adds	r7, #16
    9cf8:	46bd      	mov	sp, r7
    9cfa:	bd80      	pop	{r7, pc}

00009cfc <cc2400_spi_buf>:

/* write multiple bytes to SPI */
void cc2400_spi_buf(u8 reg, u8 len, u8 *data)
{
    9cfc:	b480      	push	{r7}
    9cfe:	b085      	sub	sp, #20
    9d00:	af00      	add	r7, sp, #0
    9d02:	4603      	mov	r3, r0
    9d04:	603a      	str	r2, [r7, #0]
    9d06:	71fb      	strb	r3, [r7, #7]
    9d08:	460b      	mov	r3, r1
    9d0a:	71bb      	strb	r3, [r7, #6]
	u8 msb = 1 << 7;
    9d0c:	2380      	movs	r3, #128	; 0x80
    9d0e:	733b      	strb	r3, [r7, #12]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;
    9d10:	4b33      	ldr	r3, [pc, #204]	; (9de0 <cc2400_spi_buf+0xe4>)
    9d12:	2220      	movs	r2, #32
    9d14:	601a      	str	r2, [r3, #0]

	for (i = 0; i < 8; ++i) {
    9d16:	2300      	movs	r3, #0
    9d18:	73fb      	strb	r3, [r7, #15]
    9d1a:	e018      	b.n	9d4e <cc2400_spi_buf+0x52>
		if (reg & msb)
    9d1c:	79fa      	ldrb	r2, [r7, #7]
    9d1e:	7b3b      	ldrb	r3, [r7, #12]
    9d20:	4013      	ands	r3, r2
    9d22:	b2db      	uxtb	r3, r3
    9d24:	2b00      	cmp	r3, #0
    9d26:	d003      	beq.n	9d30 <cc2400_spi_buf+0x34>
			MOSI_SET;
    9d28:	4b2e      	ldr	r3, [pc, #184]	; (9de4 <cc2400_spi_buf+0xe8>)
    9d2a:	2201      	movs	r2, #1
    9d2c:	601a      	str	r2, [r3, #0]
    9d2e:	e002      	b.n	9d36 <cc2400_spi_buf+0x3a>
		else
			MOSI_CLR;
    9d30:	4b2b      	ldr	r3, [pc, #172]	; (9de0 <cc2400_spi_buf+0xe4>)
    9d32:	2201      	movs	r2, #1
    9d34:	601a      	str	r2, [r3, #0]
		reg <<= 1;
    9d36:	79fb      	ldrb	r3, [r7, #7]
    9d38:	005b      	lsls	r3, r3, #1
    9d3a:	71fb      	strb	r3, [r7, #7]
		SCLK_SET;
    9d3c:	4b29      	ldr	r3, [pc, #164]	; (9de4 <cc2400_spi_buf+0xe8>)
    9d3e:	2210      	movs	r2, #16
    9d40:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
    9d42:	4b27      	ldr	r3, [pc, #156]	; (9de0 <cc2400_spi_buf+0xe4>)
    9d44:	2210      	movs	r2, #16
    9d46:	601a      	str	r2, [r3, #0]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    9d48:	7bfb      	ldrb	r3, [r7, #15]
    9d4a:	3301      	adds	r3, #1
    9d4c:	73fb      	strb	r3, [r7, #15]
    9d4e:	7bfb      	ldrb	r3, [r7, #15]
    9d50:	2b07      	cmp	r3, #7
    9d52:	d9e3      	bls.n	9d1c <cc2400_spi_buf+0x20>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    9d54:	2300      	movs	r3, #0
    9d56:	73fb      	strb	r3, [r7, #15]
    9d58:	e026      	b.n	9da8 <cc2400_spi_buf+0xac>
		temp = data[i];
    9d5a:	7bfb      	ldrb	r3, [r7, #15]
    9d5c:	683a      	ldr	r2, [r7, #0]
    9d5e:	4413      	add	r3, r2
    9d60:	781b      	ldrb	r3, [r3, #0]
    9d62:	737b      	strb	r3, [r7, #13]
		for (j = 0; j < 8; ++j) {
    9d64:	2300      	movs	r3, #0
    9d66:	73bb      	strb	r3, [r7, #14]
    9d68:	e018      	b.n	9d9c <cc2400_spi_buf+0xa0>
			if (temp & msb)
    9d6a:	7b7a      	ldrb	r2, [r7, #13]
    9d6c:	7b3b      	ldrb	r3, [r7, #12]
    9d6e:	4013      	ands	r3, r2
    9d70:	b2db      	uxtb	r3, r3
    9d72:	2b00      	cmp	r3, #0
    9d74:	d003      	beq.n	9d7e <cc2400_spi_buf+0x82>
				MOSI_SET;
    9d76:	4b1b      	ldr	r3, [pc, #108]	; (9de4 <cc2400_spi_buf+0xe8>)
    9d78:	2201      	movs	r2, #1
    9d7a:	601a      	str	r2, [r3, #0]
    9d7c:	e002      	b.n	9d84 <cc2400_spi_buf+0x88>
			else
				MOSI_CLR;
    9d7e:	4b18      	ldr	r3, [pc, #96]	; (9de0 <cc2400_spi_buf+0xe4>)
    9d80:	2201      	movs	r2, #1
    9d82:	601a      	str	r2, [r3, #0]
			temp <<= 1;
    9d84:	7b7b      	ldrb	r3, [r7, #13]
    9d86:	005b      	lsls	r3, r3, #1
    9d88:	737b      	strb	r3, [r7, #13]
			SCLK_SET;
    9d8a:	4b16      	ldr	r3, [pc, #88]	; (9de4 <cc2400_spi_buf+0xe8>)
    9d8c:	2210      	movs	r2, #16
    9d8e:	601a      	str	r2, [r3, #0]
			SCLK_CLR;
    9d90:	4b13      	ldr	r3, [pc, #76]	; (9de0 <cc2400_spi_buf+0xe4>)
    9d92:	2210      	movs	r2, #16
    9d94:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    9d96:	7bbb      	ldrb	r3, [r7, #14]
    9d98:	3301      	adds	r3, #1
    9d9a:	73bb      	strb	r3, [r7, #14]
    9d9c:	7bbb      	ldrb	r3, [r7, #14]
    9d9e:	2b07      	cmp	r3, #7
    9da0:	d9e3      	bls.n	9d6a <cc2400_spi_buf+0x6e>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    9da2:	7bfb      	ldrb	r3, [r7, #15]
    9da4:	3301      	adds	r3, #1
    9da6:	73fb      	strb	r3, [r7, #15]
    9da8:	7bfa      	ldrb	r2, [r7, #15]
    9daa:	79bb      	ldrb	r3, [r7, #6]
    9dac:	429a      	cmp	r2, r3
    9dae:	d3d4      	bcc.n	9d5a <cc2400_spi_buf+0x5e>
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    9db0:	2300      	movs	r3, #0
    9db2:	73fb      	strb	r3, [r7, #15]
    9db4:	e008      	b.n	9dc8 <cc2400_spi_buf+0xcc>
		SCLK_SET;
    9db6:	4b0b      	ldr	r3, [pc, #44]	; (9de4 <cc2400_spi_buf+0xe8>)
    9db8:	2210      	movs	r2, #16
    9dba:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
    9dbc:	4b08      	ldr	r3, [pc, #32]	; (9de0 <cc2400_spi_buf+0xe4>)
    9dbe:	2210      	movs	r2, #16
    9dc0:	601a      	str	r2, [r3, #0]
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    9dc2:	7bfb      	ldrb	r3, [r7, #15]
    9dc4:	3301      	adds	r3, #1
    9dc6:	73fb      	strb	r3, [r7, #15]
    9dc8:	7bfb      	ldrb	r3, [r7, #15]
    9dca:	2b07      	cmp	r3, #7
    9dcc:	d9f3      	bls.n	9db6 <cc2400_spi_buf+0xba>
		SCLK_SET;
		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    9dce:	4b05      	ldr	r3, [pc, #20]	; (9de4 <cc2400_spi_buf+0xe8>)
    9dd0:	2220      	movs	r2, #32
    9dd2:	601a      	str	r2, [r3, #0]
}
    9dd4:	3714      	adds	r7, #20
    9dd6:	46bd      	mov	sp, r7
    9dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
    9ddc:	4770      	bx	lr
    9dde:	bf00      	nop
    9de0:	2009c05c 	.word	0x2009c05c
    9de4:	2009c058 	.word	0x2009c058

00009de8 <cc2400_status>:

/* get the status */
u8 cc2400_status()
{
    9de8:	b580      	push	{r7, lr}
    9dea:	af00      	add	r7, sp, #0
	return cc2400_spi(8, 0);
    9dec:	2008      	movs	r0, #8
    9dee:	2100      	movs	r1, #0
    9df0:	f7ff fee8 	bl	9bc4 <cc2400_spi>
    9df4:	4603      	mov	r3, r0
    9df6:	b2db      	uxtb	r3, r3
}
    9df8:	4618      	mov	r0, r3
    9dfa:	bd80      	pop	{r7, pc}

00009dfc <cc2400_strobe>:

/* strobe register, return status */
u8 cc2400_strobe(u8 reg)
{
    9dfc:	b580      	push	{r7, lr}
    9dfe:	b082      	sub	sp, #8
    9e00:	af00      	add	r7, sp, #0
    9e02:	4603      	mov	r3, r0
    9e04:	71fb      	strb	r3, [r7, #7]
	return cc2400_spi(8, reg);
    9e06:	79fb      	ldrb	r3, [r7, #7]
    9e08:	2008      	movs	r0, #8
    9e0a:	4619      	mov	r1, r3
    9e0c:	f7ff feda 	bl	9bc4 <cc2400_spi>
    9e10:	4603      	mov	r3, r0
    9e12:	b2db      	uxtb	r3, r3
}
    9e14:	4618      	mov	r0, r3
    9e16:	3708      	adds	r7, #8
    9e18:	46bd      	mov	sp, r7
    9e1a:	bd80      	pop	{r7, pc}

00009e1c <cc2400_reset>:
/*
 * Warning: This should only be called when running on the internal oscillator.
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
    9e1c:	b580      	push	{r7, lr}
    9e1e:	af00      	add	r7, sp, #0
	cc2400_set(MAIN, 0x0000);
    9e20:	2000      	movs	r0, #0
    9e22:	2100      	movs	r1, #0
    9e24:	f7ff ff28 	bl	9c78 <cc2400_set>
	while (cc2400_get(MAIN) != 0x0000);
    9e28:	bf00      	nop
    9e2a:	2000      	movs	r0, #0
    9e2c:	f7ff ff0e 	bl	9c4c <cc2400_get>
    9e30:	4603      	mov	r3, r0
    9e32:	2b00      	cmp	r3, #0
    9e34:	d1f9      	bne.n	9e2a <cc2400_reset+0xe>
	cc2400_set(MAIN, 0x8000);
    9e36:	2000      	movs	r0, #0
    9e38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    9e3c:	f7ff ff1c 	bl	9c78 <cc2400_set>
	while (cc2400_get(MAIN) != 0x8000);
    9e40:	bf00      	nop
    9e42:	2000      	movs	r0, #0
    9e44:	f7ff ff02 	bl	9c4c <cc2400_get>
    9e48:	4603      	mov	r3, r0
    9e4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    9e4e:	d1f8      	bne.n	9e42 <cc2400_reset+0x26>
}
    9e50:	bd80      	pop	{r7, pc}
    9e52:	bf00      	nop

00009e54 <clock_start>:

/* activate the CC2400's 16 MHz oscillator and sync LPC175x to it */
void clock_start()
{
    9e54:	b580      	push	{r7, lr}
    9e56:	af00      	add	r7, sp, #0
	/* configure flash accelerator for higher clock rate */
	FLASHCFG = (0x03A | (FLASHTIM << 12));
    9e58:	4b5e      	ldr	r3, [pc, #376]	; (9fd4 <clock_start+0x180>)
    9e5a:	f244 023a 	movw	r2, #16442	; 0x403a
    9e5e:	601a      	str	r2, [r3, #0]

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;
    9e60:	4b5d      	ldr	r3, [pc, #372]	; (9fd8 <clock_start+0x184>)
    9e62:	2200      	movs	r2, #0
    9e64:	601a      	str	r2, [r3, #0]

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    9e66:	4a5d      	ldr	r2, [pc, #372]	; (9fdc <clock_start+0x188>)
    9e68:	4b5c      	ldr	r3, [pc, #368]	; (9fdc <clock_start+0x188>)
    9e6a:	681b      	ldr	r3, [r3, #0]
    9e6c:	f023 0302 	bic.w	r3, r3, #2
    9e70:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9e72:	4b5b      	ldr	r3, [pc, #364]	; (9fe0 <clock_start+0x18c>)
    9e74:	22aa      	movs	r2, #170	; 0xaa
    9e76:	601a      	str	r2, [r3, #0]
    9e78:	4b59      	ldr	r3, [pc, #356]	; (9fe0 <clock_start+0x18c>)
    9e7a:	2255      	movs	r2, #85	; 0x55
    9e7c:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLC0_STAT);
    9e7e:	bf00      	nop
    9e80:	4b58      	ldr	r3, [pc, #352]	; (9fe4 <clock_start+0x190>)
    9e82:	681b      	ldr	r3, [r3, #0]
    9e84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    9e88:	2b00      	cmp	r3, #0
    9e8a:	d1f9      	bne.n	9e80 <clock_start+0x2c>

	/* turn off PLL0 */
	PLL0CON &= ~PLL0CON_PLLE0;
    9e8c:	4a53      	ldr	r2, [pc, #332]	; (9fdc <clock_start+0x188>)
    9e8e:	4b53      	ldr	r3, [pc, #332]	; (9fdc <clock_start+0x188>)
    9e90:	681b      	ldr	r3, [r3, #0]
    9e92:	f023 0301 	bic.w	r3, r3, #1
    9e96:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9e98:	4b51      	ldr	r3, [pc, #324]	; (9fe0 <clock_start+0x18c>)
    9e9a:	22aa      	movs	r2, #170	; 0xaa
    9e9c:	601a      	str	r2, [r3, #0]
    9e9e:	4b50      	ldr	r3, [pc, #320]	; (9fe0 <clock_start+0x18c>)
    9ea0:	2255      	movs	r2, #85	; 0x55
    9ea2:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLE0_STAT);
    9ea4:	bf00      	nop
    9ea6:	4b4f      	ldr	r3, [pc, #316]	; (9fe4 <clock_start+0x190>)
    9ea8:	681b      	ldr	r3, [r3, #0]
    9eaa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    9eae:	2b00      	cmp	r3, #0
    9eb0:	d1f9      	bne.n	9ea6 <clock_start+0x52>

	/* temporarily set CPU clock divider to 1 */
	CCLKCFG = 0;
    9eb2:	4b4d      	ldr	r3, [pc, #308]	; (9fe8 <clock_start+0x194>)
    9eb4:	2200      	movs	r2, #0
    9eb6:	601a      	str	r2, [r3, #0]

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
    9eb8:	f7ff ffb0 	bl	9e1c <cc2400_reset>
	cc2400_set(IOCFG, (GIO_CARRIER_SENSE_N << 9) | (GIO_CLK_16M << 3));
    9ebc:	2008      	movs	r0, #8
    9ebe:	f241 5170 	movw	r1, #5488	; 0x1570
    9ec2:	f7ff fed9 	bl	9c78 <cc2400_set>
	cc2400_strobe(SXOSCON);
    9ec6:	2060      	movs	r0, #96	; 0x60
    9ec8:	f7ff ff98 	bl	9dfc <cc2400_strobe>
	while (!(cc2400_status() & XOSC16M_STABLE));
    9ecc:	bf00      	nop
    9ece:	f7ff ff8b 	bl	9de8 <cc2400_status>
    9ed2:	4603      	mov	r3, r0
    9ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9ed8:	2b00      	cmp	r3, #0
    9eda:	d0f8      	beq.n	9ece <clock_start+0x7a>

	/* activate main oscillator */
	SCS = SCS_OSCEN;
    9edc:	4b43      	ldr	r3, [pc, #268]	; (9fec <clock_start+0x198>)
    9ede:	2220      	movs	r2, #32
    9ee0:	601a      	str	r2, [r3, #0]
	while (!(SCS & SCS_OSCSTAT));
    9ee2:	bf00      	nop
    9ee4:	4b41      	ldr	r3, [pc, #260]	; (9fec <clock_start+0x198>)
    9ee6:	681b      	ldr	r3, [r3, #0]
    9ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9eec:	2b00      	cmp	r3, #0
    9eee:	d0f9      	beq.n	9ee4 <clock_start+0x90>
	 * connecting PLL0
 	 */
#ifdef TC13BADGE
	PCLKSEL0  = (1 << 2); /* TIMER0 at cclk (30 MHz) */
#else
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
    9ef0:	4b3f      	ldr	r3, [pc, #252]	; (9ff0 <clock_start+0x19c>)
    9ef2:	2208      	movs	r2, #8
    9ef4:	601a      	str	r2, [r3, #0]
#endif
	PCLKSEL1  = 0;
    9ef6:	4b3f      	ldr	r3, [pc, #252]	; (9ff4 <clock_start+0x1a0>)
    9ef8:	2200      	movs	r2, #0
    9efa:	601a      	str	r2, [r3, #0]

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    9efc:	4b36      	ldr	r3, [pc, #216]	; (9fd8 <clock_start+0x184>)
    9efe:	2201      	movs	r2, #1
    9f00:	601a      	str	r2, [r3, #0]

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    9f02:	4b3d      	ldr	r3, [pc, #244]	; (9ff8 <clock_start+0x1a4>)
    9f04:	4a3d      	ldr	r2, [pc, #244]	; (9ffc <clock_start+0x1a8>)
    9f06:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    9f08:	4b35      	ldr	r3, [pc, #212]	; (9fe0 <clock_start+0x18c>)
    9f0a:	22aa      	movs	r2, #170	; 0xaa
    9f0c:	601a      	str	r2, [r3, #0]
    9f0e:	4b34      	ldr	r3, [pc, #208]	; (9fe0 <clock_start+0x18c>)
    9f10:	2255      	movs	r2, #85	; 0x55
    9f12:	601a      	str	r2, [r3, #0]

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    9f14:	4a31      	ldr	r2, [pc, #196]	; (9fdc <clock_start+0x188>)
    9f16:	4b31      	ldr	r3, [pc, #196]	; (9fdc <clock_start+0x188>)
    9f18:	681b      	ldr	r3, [r3, #0]
    9f1a:	f043 0301 	orr.w	r3, r3, #1
    9f1e:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9f20:	4b2f      	ldr	r3, [pc, #188]	; (9fe0 <clock_start+0x18c>)
    9f22:	22aa      	movs	r2, #170	; 0xaa
    9f24:	601a      	str	r2, [r3, #0]
    9f26:	4b2e      	ldr	r3, [pc, #184]	; (9fe0 <clock_start+0x18c>)
    9f28:	2255      	movs	r2, #85	; 0x55
    9f2a:	601a      	str	r2, [r3, #0]
	while (!(PLL0STAT & PLL0STAT_PLLE0_STAT));
    9f2c:	bf00      	nop
    9f2e:	4b2d      	ldr	r3, [pc, #180]	; (9fe4 <clock_start+0x190>)
    9f30:	681b      	ldr	r3, [r3, #0]
    9f32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    9f36:	2b00      	cmp	r3, #0
    9f38:	d0f9      	beq.n	9f2e <clock_start+0xda>

	/* set CPU clock divider */
	CCLKCFG = CCLKSEL;
    9f3a:	4b2b      	ldr	r3, [pc, #172]	; (9fe8 <clock_start+0x194>)
    9f3c:	2203      	movs	r2, #3
    9f3e:	601a      	str	r2, [r3, #0]

	/* connect PLL0 */
	PLL0CON |= PLL0CON_PLLC0;
    9f40:	4a26      	ldr	r2, [pc, #152]	; (9fdc <clock_start+0x188>)
    9f42:	4b26      	ldr	r3, [pc, #152]	; (9fdc <clock_start+0x188>)
    9f44:	681b      	ldr	r3, [r3, #0]
    9f46:	f043 0302 	orr.w	r3, r3, #2
    9f4a:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9f4c:	4b24      	ldr	r3, [pc, #144]	; (9fe0 <clock_start+0x18c>)
    9f4e:	22aa      	movs	r2, #170	; 0xaa
    9f50:	601a      	str	r2, [r3, #0]
    9f52:	4b23      	ldr	r3, [pc, #140]	; (9fe0 <clock_start+0x18c>)
    9f54:	2255      	movs	r2, #85	; 0x55
    9f56:	601a      	str	r2, [r3, #0]
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));
    9f58:	bf00      	nop
    9f5a:	4b22      	ldr	r3, [pc, #136]	; (9fe4 <clock_start+0x190>)
    9f5c:	681b      	ldr	r3, [r3, #0]
    9f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    9f62:	2b00      	cmp	r3, #0
    9f64:	d0f9      	beq.n	9f5a <clock_start+0x106>

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
    9f66:	4b26      	ldr	r3, [pc, #152]	; (a000 <clock_start+0x1ac>)
    9f68:	2222      	movs	r2, #34	; 0x22
    9f6a:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    9f6c:	4b25      	ldr	r3, [pc, #148]	; (a004 <clock_start+0x1b0>)
    9f6e:	22aa      	movs	r2, #170	; 0xaa
    9f70:	601a      	str	r2, [r3, #0]
    9f72:	4b24      	ldr	r3, [pc, #144]	; (a004 <clock_start+0x1b0>)
    9f74:	2255      	movs	r2, #85	; 0x55
    9f76:	601a      	str	r2, [r3, #0]

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    9f78:	4a23      	ldr	r2, [pc, #140]	; (a008 <clock_start+0x1b4>)
    9f7a:	4b23      	ldr	r3, [pc, #140]	; (a008 <clock_start+0x1b4>)
    9f7c:	681b      	ldr	r3, [r3, #0]
    9f7e:	f043 0301 	orr.w	r3, r3, #1
    9f82:	6013      	str	r3, [r2, #0]
	PLL1FEED_SEQUENCE;
    9f84:	4b1f      	ldr	r3, [pc, #124]	; (a004 <clock_start+0x1b0>)
    9f86:	22aa      	movs	r2, #170	; 0xaa
    9f88:	601a      	str	r2, [r3, #0]
    9f8a:	4b1e      	ldr	r3, [pc, #120]	; (a004 <clock_start+0x1b0>)
    9f8c:	2255      	movs	r2, #85	; 0x55
    9f8e:	601a      	str	r2, [r3, #0]
	while (!(PLL1STAT & PLL1STAT_PLLE1_STAT));
    9f90:	bf00      	nop
    9f92:	4b1e      	ldr	r3, [pc, #120]	; (a00c <clock_start+0x1b8>)
    9f94:	681b      	ldr	r3, [r3, #0]
    9f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
    9f9a:	2b00      	cmp	r3, #0
    9f9c:	d0f9      	beq.n	9f92 <clock_start+0x13e>
	while (!(PLL1STAT & PLL1STAT_PLOCK1));
    9f9e:	bf00      	nop
    9fa0:	4b1a      	ldr	r3, [pc, #104]	; (a00c <clock_start+0x1b8>)
    9fa2:	681b      	ldr	r3, [r3, #0]
    9fa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    9fa8:	2b00      	cmp	r3, #0
    9faa:	d0f9      	beq.n	9fa0 <clock_start+0x14c>

	/* connect PLL1 */
	PLL1CON |= PLL1CON_PLLC1;
    9fac:	4a16      	ldr	r2, [pc, #88]	; (a008 <clock_start+0x1b4>)
    9fae:	4b16      	ldr	r3, [pc, #88]	; (a008 <clock_start+0x1b4>)
    9fb0:	681b      	ldr	r3, [r3, #0]
    9fb2:	f043 0302 	orr.w	r3, r3, #2
    9fb6:	6013      	str	r3, [r2, #0]
	PLL1FEED_SEQUENCE;
    9fb8:	4b12      	ldr	r3, [pc, #72]	; (a004 <clock_start+0x1b0>)
    9fba:	22aa      	movs	r2, #170	; 0xaa
    9fbc:	601a      	str	r2, [r3, #0]
    9fbe:	4b11      	ldr	r3, [pc, #68]	; (a004 <clock_start+0x1b0>)
    9fc0:	2255      	movs	r2, #85	; 0x55
    9fc2:	601a      	str	r2, [r3, #0]
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
    9fc4:	bf00      	nop
    9fc6:	4b11      	ldr	r3, [pc, #68]	; (a00c <clock_start+0x1b8>)
    9fc8:	681b      	ldr	r3, [r3, #0]
    9fca:	f403 7300 	and.w	r3, r3, #512	; 0x200
    9fce:	2b00      	cmp	r3, #0
    9fd0:	d0f9      	beq.n	9fc6 <clock_start+0x172>
}
    9fd2:	bd80      	pop	{r7, pc}
    9fd4:	400fc000 	.word	0x400fc000
    9fd8:	400fc10c 	.word	0x400fc10c
    9fdc:	400fc080 	.word	0x400fc080
    9fe0:	400fc08c 	.word	0x400fc08c
    9fe4:	400fc088 	.word	0x400fc088
    9fe8:	400fc104 	.word	0x400fc104
    9fec:	400fc1a0 	.word	0x400fc1a0
    9ff0:	400fc1a8 	.word	0x400fc1a8
    9ff4:	400fc1ac 	.word	0x400fc1ac
    9ff8:	400fc084 	.word	0x400fc084
    9ffc:	00010018 	.word	0x00010018
    a000:	400fc0a4 	.word	0x400fc0a4
    a004:	400fc0ac 	.word	0x400fc0ac
    a008:	400fc0a0 	.word	0x400fc0a0
    a00c:	400fc0a8 	.word	0x400fc0a8

0000a010 <reset>:

/* reset the LPC17xx, the cc2400 will be handled by the boot code */
void reset()
{
    a010:	b580      	push	{r7, lr}
    a012:	af00      	add	r7, sp, #0
	all_pins_off();
    a014:	f7ff fcd0 	bl	99b8 <all_pins_off>

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
    a018:	4b0a      	ldr	r3, [pc, #40]	; (a044 <reset+0x34>)
    a01a:	2202      	movs	r2, #2
    a01c:	601a      	str	r2, [r3, #0]
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    a01e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    a022:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    a026:	681b      	ldr	r3, [r3, #0]
    a028:	f043 0303 	orr.w	r3, r3, #3
    a02c:	6013      	str	r3, [r2, #0]
	WDFEED_SEQUENCE;
    a02e:	4b06      	ldr	r3, [pc, #24]	; (a048 <reset+0x38>)
    a030:	22aa      	movs	r2, #170	; 0xaa
    a032:	601a      	str	r2, [r3, #0]
    a034:	4b04      	ldr	r3, [pc, #16]	; (a048 <reset+0x38>)
    a036:	2255      	movs	r2, #85	; 0x55
    a038:	601a      	str	r2, [r3, #0]
	
	/* Set watchdog timeout to 256us (minimum) */
	
	/* sleep for 1s (minimum) */
	wait(1);
    a03a:	2001      	movs	r0, #1
    a03c:	f7ff fc38 	bl	98b0 <wait>
}
    a040:	bd80      	pop	{r7, pc}
    a042:	bf00      	nop
    a044:	2009c03c 	.word	0x2009c03c
    a048:	40000008 	.word	0x40000008

0000a04c <_HandleRequest>:
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handles successfully
 */
static BOOL _HandleRequest(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
    a04c:	b580      	push	{r7, lr}
    a04e:	b088      	sub	sp, #32
    a050:	af00      	add	r7, sp, #0
    a052:	60f8      	str	r0, [r7, #12]
    a054:	60b9      	str	r1, [r7, #8]
    a056:	607a      	str	r2, [r7, #4]
	TFnHandleRequest *pfnHandler;
	int iType;
	
	iType = REQTYPE_GET_TYPE(pSetup->bmRequestType);
    a058:	68fb      	ldr	r3, [r7, #12]
    a05a:	781b      	ldrb	r3, [r3, #0]
    a05c:	095b      	lsrs	r3, r3, #5
    a05e:	b2db      	uxtb	r3, r3
    a060:	f003 0303 	and.w	r3, r3, #3
    a064:	61fb      	str	r3, [r7, #28]
	
	if(iType == REQTYPE_TYPE_VENDOR) {
    a066:	69fb      	ldr	r3, [r7, #28]
    a068:	2b02      	cmp	r3, #2
    a06a:	d10e      	bne.n	a08a <_HandleRequest+0x3e>
		BOOL fFilterStatus = FALSE;
    a06c:	2300      	movs	r3, #0
    a06e:	617b      	str	r3, [r7, #20]
		if(USBFilterOsVendorMessage(pSetup, &fFilterStatus, piLen, ppbData)) {
    a070:	f107 0314 	add.w	r3, r7, #20
    a074:	68f8      	ldr	r0, [r7, #12]
    a076:	4619      	mov	r1, r3
    a078:	68ba      	ldr	r2, [r7, #8]
    a07a:	687b      	ldr	r3, [r7, #4]
    a07c:	f000 fcd2 	bl	aa24 <USBFilterOsVendorMessage>
    a080:	4603      	mov	r3, r0
    a082:	2b00      	cmp	r3, #0
    a084:	d001      	beq.n	a08a <_HandleRequest+0x3e>
			return fFilterStatus;
    a086:	697b      	ldr	r3, [r7, #20]
    a088:	e00f      	b.n	a0aa <_HandleRequest+0x5e>
		}
	}
	
	pfnHandler = apfnReqHandlers[iType];
    a08a:	4a0a      	ldr	r2, [pc, #40]	; (a0b4 <_HandleRequest+0x68>)
    a08c:	69fb      	ldr	r3, [r7, #28]
    a08e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a092:	61bb      	str	r3, [r7, #24]
	if (pfnHandler == NULL) {
    a094:	69bb      	ldr	r3, [r7, #24]
    a096:	2b00      	cmp	r3, #0
    a098:	d101      	bne.n	a09e <_HandleRequest+0x52>
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
    a09a:	2300      	movs	r3, #0
    a09c:	e005      	b.n	a0aa <_HandleRequest+0x5e>
	}

	return pfnHandler(pSetup, piLen, ppbData);
    a09e:	69bb      	ldr	r3, [r7, #24]
    a0a0:	68f8      	ldr	r0, [r7, #12]
    a0a2:	68b9      	ldr	r1, [r7, #8]
    a0a4:	687a      	ldr	r2, [r7, #4]
    a0a6:	4798      	blx	r3
    a0a8:	4603      	mov	r3, r0
}
    a0aa:	4618      	mov	r0, r3
    a0ac:	3720      	adds	r7, #32
    a0ae:	46bd      	mov	sp, r7
    a0b0:	bd80      	pop	{r7, pc}
    a0b2:	bf00      	nop
    a0b4:	10000a80 	.word	0x10000a80

0000a0b8 <StallControlPipe>:
	Local function to stall the control endpoint
	
	@param [in]	bEPStat	Endpoint status
 */
static void StallControlPipe(U8 bEPStat)
{
    a0b8:	b580      	push	{r7, lr}
    a0ba:	b084      	sub	sp, #16
    a0bc:	af00      	add	r7, sp, #0
    a0be:	4603      	mov	r3, r0
    a0c0:	71fb      	strb	r3, [r7, #7]
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    a0c2:	2080      	movs	r0, #128	; 0x80
    a0c4:	2101      	movs	r1, #1
    a0c6:	f000 fa83 	bl	a5d0 <USBHwEPStall>

// dump setup packet
	DBG("STALL on [");
	pb = (U8 *)&Setup;
    a0ca:	4b07      	ldr	r3, [pc, #28]	; (a0e8 <StallControlPipe+0x30>)
    a0cc:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 8; i++) {
    a0ce:	2300      	movs	r3, #0
    a0d0:	60fb      	str	r3, [r7, #12]
    a0d2:	e002      	b.n	a0da <StallControlPipe+0x22>
    a0d4:	68fb      	ldr	r3, [r7, #12]
    a0d6:	3301      	adds	r3, #1
    a0d8:	60fb      	str	r3, [r7, #12]
    a0da:	68fb      	ldr	r3, [r7, #12]
    a0dc:	2b07      	cmp	r3, #7
    a0de:	ddf9      	ble.n	a0d4 <StallControlPipe+0x1c>
		DBG(" %02x", *pb++);
	}
	DBG("] stat=%x\n", bEPStat);
}
    a0e0:	3710      	adds	r7, #16
    a0e2:	46bd      	mov	sp, r7
    a0e4:	bd80      	pop	{r7, pc}
    a0e6:	bf00      	nop
    a0e8:	10000a6c 	.word	0x10000a6c

0000a0ec <DataIn>:

/**
	Sends next chunk of data (possibly 0 bytes) to host
 */
static void DataIn(void)
{
    a0ec:	b580      	push	{r7, lr}
    a0ee:	b082      	sub	sp, #8
    a0f0:	af00      	add	r7, sp, #0
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    a0f2:	4b0e      	ldr	r3, [pc, #56]	; (a12c <DataIn+0x40>)
    a0f4:	681b      	ldr	r3, [r3, #0]
    a0f6:	2b40      	cmp	r3, #64	; 0x40
    a0f8:	bfa8      	it	ge
    a0fa:	2340      	movge	r3, #64	; 0x40
    a0fc:	607b      	str	r3, [r7, #4]
	USBHwEPWrite(0x80, pbData, iChunk);
    a0fe:	4b0c      	ldr	r3, [pc, #48]	; (a130 <DataIn+0x44>)
    a100:	681a      	ldr	r2, [r3, #0]
    a102:	687b      	ldr	r3, [r7, #4]
    a104:	2080      	movs	r0, #128	; 0x80
    a106:	4611      	mov	r1, r2
    a108:	461a      	mov	r2, r3
    a10a:	f000 fa85 	bl	a618 <USBHwEPWrite>
	pbData += iChunk;
    a10e:	4b08      	ldr	r3, [pc, #32]	; (a130 <DataIn+0x44>)
    a110:	681a      	ldr	r2, [r3, #0]
    a112:	687b      	ldr	r3, [r7, #4]
    a114:	4413      	add	r3, r2
    a116:	4a06      	ldr	r2, [pc, #24]	; (a130 <DataIn+0x44>)
    a118:	6013      	str	r3, [r2, #0]
	iResidue -= iChunk;
    a11a:	4b04      	ldr	r3, [pc, #16]	; (a12c <DataIn+0x40>)
    a11c:	681a      	ldr	r2, [r3, #0]
    a11e:	687b      	ldr	r3, [r7, #4]
    a120:	1ad3      	subs	r3, r2, r3
    a122:	4a02      	ldr	r2, [pc, #8]	; (a12c <DataIn+0x40>)
    a124:	6013      	str	r3, [r2, #0]
}
    a126:	3708      	adds	r7, #8
    a128:	46bd      	mov	sp, r7
    a12a:	bd80      	pop	{r7, pc}
    a12c:	10000a78 	.word	0x10000a78
    a130:	10000a74 	.word	0x10000a74

0000a134 <USBHandleControlTransfer>:
 *
 *	@param [in]	bEP		Endpoint address
 *	@param [in]	bEPStat	Endpoint status
 */
void USBHandleControlTransfer(U8 bEP, U8 bEPStat)
{
    a134:	b580      	push	{r7, lr}
    a136:	b084      	sub	sp, #16
    a138:	af00      	add	r7, sp, #0
    a13a:	4603      	mov	r3, r0
    a13c:	460a      	mov	r2, r1
    a13e:	71fb      	strb	r3, [r7, #7]
    a140:	4613      	mov	r3, r2
    a142:	71bb      	strb	r3, [r7, #6]
	int iChunk, iType;

	if (bEP == 0x00) {
    a144:	79fb      	ldrb	r3, [r7, #7]
    a146:	2b00      	cmp	r3, #0
    a148:	f040 8091 	bne.w	a26e <USBHandleControlTransfer+0x13a>
		// OUT transfer
		if (bEPStat & EP_STATUS_SETUP) {
    a14c:	79bb      	ldrb	r3, [r7, #6]
    a14e:	f003 0304 	and.w	r3, r3, #4
    a152:	2b00      	cmp	r3, #0
    a154:	d041      	beq.n	a1da <USBHandleControlTransfer+0xa6>
			// setup packet, reset request message state machine
			USBHwEPRead(0x00, (U8 *)&Setup, sizeof(Setup));
    a156:	2000      	movs	r0, #0
    a158:	4949      	ldr	r1, [pc, #292]	; (a280 <USBHandleControlTransfer+0x14c>)
    a15a:	2208      	movs	r2, #8
    a15c:	f000 faaa 	bl	a6b4 <USBHwEPRead>
			DBG("S%x", Setup.bRequest);

			// defaults for data pointer and residue
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    a160:	4b47      	ldr	r3, [pc, #284]	; (a280 <USBHandleControlTransfer+0x14c>)
    a162:	781b      	ldrb	r3, [r3, #0]
    a164:	095b      	lsrs	r3, r3, #5
    a166:	b2db      	uxtb	r3, r3
    a168:	f003 0303 	and.w	r3, r3, #3
    a16c:	60fb      	str	r3, [r7, #12]
			pbData = apbDataStore[iType];
    a16e:	4a45      	ldr	r2, [pc, #276]	; (a284 <USBHandleControlTransfer+0x150>)
    a170:	68fb      	ldr	r3, [r7, #12]
    a172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a176:	4a44      	ldr	r2, [pc, #272]	; (a288 <USBHandleControlTransfer+0x154>)
    a178:	6013      	str	r3, [r2, #0]
			iResidue = Setup.wLength;
    a17a:	4b41      	ldr	r3, [pc, #260]	; (a280 <USBHandleControlTransfer+0x14c>)
    a17c:	88db      	ldrh	r3, [r3, #6]
    a17e:	461a      	mov	r2, r3
    a180:	4b42      	ldr	r3, [pc, #264]	; (a28c <USBHandleControlTransfer+0x158>)
    a182:	601a      	str	r2, [r3, #0]
			iLen = Setup.wLength;
    a184:	4b3e      	ldr	r3, [pc, #248]	; (a280 <USBHandleControlTransfer+0x14c>)
    a186:	88db      	ldrh	r3, [r3, #6]
    a188:	461a      	mov	r2, r3
    a18a:	4b41      	ldr	r3, [pc, #260]	; (a290 <USBHandleControlTransfer+0x15c>)
    a18c:	601a      	str	r2, [r3, #0]

			if ((Setup.wLength == 0) ||
    a18e:	4b3c      	ldr	r3, [pc, #240]	; (a280 <USBHandleControlTransfer+0x14c>)
    a190:	88db      	ldrh	r3, [r3, #6]
    a192:	2b00      	cmp	r3, #0
    a194:	d007      	beq.n	a1a6 <USBHandleControlTransfer+0x72>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
    a196:	4b3a      	ldr	r3, [pc, #232]	; (a280 <USBHandleControlTransfer+0x14c>)
    a198:	781b      	ldrb	r3, [r3, #0]
    a19a:	09db      	lsrs	r3, r3, #7
    a19c:	b2db      	uxtb	r3, r3
    a19e:	f003 0301 	and.w	r3, r3, #1
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
			pbData = apbDataStore[iType];
			iResidue = Setup.wLength;
			iLen = Setup.wLength;

			if ((Setup.wLength == 0) ||
    a1a2:	2b00      	cmp	r3, #0
    a1a4:	d068      	beq.n	a278 <USBHandleControlTransfer+0x144>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
				// ask installed handler to process request
				if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    a1a6:	4836      	ldr	r0, [pc, #216]	; (a280 <USBHandleControlTransfer+0x14c>)
    a1a8:	4939      	ldr	r1, [pc, #228]	; (a290 <USBHandleControlTransfer+0x15c>)
    a1aa:	4a37      	ldr	r2, [pc, #220]	; (a288 <USBHandleControlTransfer+0x154>)
    a1ac:	f7ff ff4e 	bl	a04c <_HandleRequest>
    a1b0:	4603      	mov	r3, r0
    a1b2:	2b00      	cmp	r3, #0
    a1b4:	d104      	bne.n	a1c0 <USBHandleControlTransfer+0x8c>
					DBG("_HandleRequest1 failed\n");
					StallControlPipe(bEPStat);
    a1b6:	79bb      	ldrb	r3, [r7, #6]
    a1b8:	4618      	mov	r0, r3
    a1ba:	f7ff ff7d 	bl	a0b8 <StallControlPipe>
					return;
    a1be:	e05b      	b.n	a278 <USBHandleControlTransfer+0x144>
				}
				// send smallest of requested and offered length
				iResidue = MIN(iLen, Setup.wLength);
    a1c0:	4b2f      	ldr	r3, [pc, #188]	; (a280 <USBHandleControlTransfer+0x14c>)
    a1c2:	88db      	ldrh	r3, [r3, #6]
    a1c4:	461a      	mov	r2, r3
    a1c6:	4b32      	ldr	r3, [pc, #200]	; (a290 <USBHandleControlTransfer+0x15c>)
    a1c8:	681b      	ldr	r3, [r3, #0]
    a1ca:	4293      	cmp	r3, r2
    a1cc:	bfa8      	it	ge
    a1ce:	4613      	movge	r3, r2
    a1d0:	4a2e      	ldr	r2, [pc, #184]	; (a28c <USBHandleControlTransfer+0x158>)
    a1d2:	6013      	str	r3, [r2, #0]
				// send first part (possibly a zero-length status message)
				DataIn();
    a1d4:	f7ff ff8a 	bl	a0ec <DataIn>
    a1d8:	e04e      	b.n	a278 <USBHandleControlTransfer+0x144>
			}
		}
		else {		
			if (iResidue > 0) {
    a1da:	4b2c      	ldr	r3, [pc, #176]	; (a28c <USBHandleControlTransfer+0x158>)
    a1dc:	681b      	ldr	r3, [r3, #0]
    a1de:	2b00      	cmp	r3, #0
    a1e0:	dd3e      	ble.n	a260 <USBHandleControlTransfer+0x12c>
				// store data
				iChunk = USBHwEPRead(0x00, pbData, iResidue);
    a1e2:	4b29      	ldr	r3, [pc, #164]	; (a288 <USBHandleControlTransfer+0x154>)
    a1e4:	681a      	ldr	r2, [r3, #0]
    a1e6:	4b29      	ldr	r3, [pc, #164]	; (a28c <USBHandleControlTransfer+0x158>)
    a1e8:	681b      	ldr	r3, [r3, #0]
    a1ea:	2000      	movs	r0, #0
    a1ec:	4611      	mov	r1, r2
    a1ee:	461a      	mov	r2, r3
    a1f0:	f000 fa60 	bl	a6b4 <USBHwEPRead>
    a1f4:	60b8      	str	r0, [r7, #8]
				if (iChunk < 0) {
    a1f6:	68bb      	ldr	r3, [r7, #8]
    a1f8:	2b00      	cmp	r3, #0
    a1fa:	da04      	bge.n	a206 <USBHandleControlTransfer+0xd2>
					StallControlPipe(bEPStat);
    a1fc:	79bb      	ldrb	r3, [r7, #6]
    a1fe:	4618      	mov	r0, r3
    a200:	f7ff ff5a 	bl	a0b8 <StallControlPipe>
					return;
    a204:	e038      	b.n	a278 <USBHandleControlTransfer+0x144>
				}
				pbData += iChunk;
    a206:	4b20      	ldr	r3, [pc, #128]	; (a288 <USBHandleControlTransfer+0x154>)
    a208:	681a      	ldr	r2, [r3, #0]
    a20a:	68bb      	ldr	r3, [r7, #8]
    a20c:	4413      	add	r3, r2
    a20e:	4a1e      	ldr	r2, [pc, #120]	; (a288 <USBHandleControlTransfer+0x154>)
    a210:	6013      	str	r3, [r2, #0]
				iResidue -= iChunk;
    a212:	4b1e      	ldr	r3, [pc, #120]	; (a28c <USBHandleControlTransfer+0x158>)
    a214:	681a      	ldr	r2, [r3, #0]
    a216:	68bb      	ldr	r3, [r7, #8]
    a218:	1ad3      	subs	r3, r2, r3
    a21a:	4a1c      	ldr	r2, [pc, #112]	; (a28c <USBHandleControlTransfer+0x158>)
    a21c:	6013      	str	r3, [r2, #0]
				if (iResidue == 0) {
    a21e:	4b1b      	ldr	r3, [pc, #108]	; (a28c <USBHandleControlTransfer+0x158>)
    a220:	681b      	ldr	r3, [r3, #0]
    a222:	2b00      	cmp	r3, #0
    a224:	d128      	bne.n	a278 <USBHandleControlTransfer+0x144>
					// received all, send data to handler
					iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    a226:	4b16      	ldr	r3, [pc, #88]	; (a280 <USBHandleControlTransfer+0x14c>)
    a228:	781b      	ldrb	r3, [r3, #0]
    a22a:	095b      	lsrs	r3, r3, #5
    a22c:	b2db      	uxtb	r3, r3
    a22e:	f003 0303 	and.w	r3, r3, #3
    a232:	60fb      	str	r3, [r7, #12]
					pbData = apbDataStore[iType];
    a234:	4a13      	ldr	r2, [pc, #76]	; (a284 <USBHandleControlTransfer+0x150>)
    a236:	68fb      	ldr	r3, [r7, #12]
    a238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a23c:	4a12      	ldr	r2, [pc, #72]	; (a288 <USBHandleControlTransfer+0x154>)
    a23e:	6013      	str	r3, [r2, #0]
					if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    a240:	480f      	ldr	r0, [pc, #60]	; (a280 <USBHandleControlTransfer+0x14c>)
    a242:	4913      	ldr	r1, [pc, #76]	; (a290 <USBHandleControlTransfer+0x15c>)
    a244:	4a10      	ldr	r2, [pc, #64]	; (a288 <USBHandleControlTransfer+0x154>)
    a246:	f7ff ff01 	bl	a04c <_HandleRequest>
    a24a:	4603      	mov	r3, r0
    a24c:	2b00      	cmp	r3, #0
    a24e:	d104      	bne.n	a25a <USBHandleControlTransfer+0x126>
						DBG("_HandleRequest2 failed\n");
						StallControlPipe(bEPStat);
    a250:	79bb      	ldrb	r3, [r7, #6]
    a252:	4618      	mov	r0, r3
    a254:	f7ff ff30 	bl	a0b8 <StallControlPipe>
						return;
    a258:	e00e      	b.n	a278 <USBHandleControlTransfer+0x144>
					}
					// send status to host
					DataIn();
    a25a:	f7ff ff47 	bl	a0ec <DataIn>
    a25e:	e00b      	b.n	a278 <USBHandleControlTransfer+0x144>
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    a260:	2000      	movs	r0, #0
    a262:	2100      	movs	r1, #0
    a264:	2200      	movs	r2, #0
    a266:	f000 fa25 	bl	a6b4 <USBHwEPRead>
    a26a:	60b8      	str	r0, [r7, #8]
    a26c:	e004      	b.n	a278 <USBHandleControlTransfer+0x144>
				DBG(iChunk > 0 ? "?" : "");
			}
		}
	}
	else if (bEP == 0x80) {
    a26e:	79fb      	ldrb	r3, [r7, #7]
    a270:	2b80      	cmp	r3, #128	; 0x80
    a272:	d101      	bne.n	a278 <USBHandleControlTransfer+0x144>
		// IN transfer
		// send more data if available (possibly a 0-length packet)
		DataIn();
    a274:	f7ff ff3a 	bl	a0ec <DataIn>
	}
	else {
		ASSERT(FALSE);
	}
}
    a278:	3710      	adds	r7, #16
    a27a:	46bd      	mov	sp, r7
    a27c:	bd80      	pop	{r7, pc}
    a27e:	bf00      	nop
    a280:	10000a6c 	.word	0x10000a6c
    a284:	10000a90 	.word	0x10000a90
    a288:	10000a74 	.word	0x10000a74
    a28c:	10000a78 	.word	0x10000a78
    a290:	10000a7c 	.word	0x10000a7c

0000a294 <USBRegisterRequestHandler>:
	@param [in]	iType			Type of request, e.g. REQTYPE_TYPE_STANDARD
	@param [in]	*pfnHandler		Callback function pointer
	@param [in]	*pbDataStore	Data storage area for this type of request
 */
void USBRegisterRequestHandler(int iType, TFnHandleRequest *pfnHandler, U8 *pbDataStore)
{
    a294:	b480      	push	{r7}
    a296:	b085      	sub	sp, #20
    a298:	af00      	add	r7, sp, #0
    a29a:	60f8      	str	r0, [r7, #12]
    a29c:	60b9      	str	r1, [r7, #8]
    a29e:	607a      	str	r2, [r7, #4]
	ASSERT(iType >= 0);
	ASSERT(iType < 4);
	apfnReqHandlers[iType] = pfnHandler;
    a2a0:	4907      	ldr	r1, [pc, #28]	; (a2c0 <USBRegisterRequestHandler+0x2c>)
    a2a2:	68fb      	ldr	r3, [r7, #12]
    a2a4:	68ba      	ldr	r2, [r7, #8]
    a2a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	apbDataStore[iType] = pbDataStore;
    a2aa:	4906      	ldr	r1, [pc, #24]	; (a2c4 <USBRegisterRequestHandler+0x30>)
    a2ac:	68fb      	ldr	r3, [r7, #12]
    a2ae:	687a      	ldr	r2, [r7, #4]
    a2b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    a2b4:	3714      	adds	r7, #20
    a2b6:	46bd      	mov	sp, r7
    a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
    a2bc:	4770      	bx	lr
    a2be:	bf00      	nop
    a2c0:	10000a80 	.word	0x10000a80
    a2c4:	10000a90 	.word	0x10000a90

0000a2c8 <HandleUsbReset>:
	USB reset handler
	
	@param [in] bDevStatus	Device status
 */
static void HandleUsbReset(U8 bDevStatus)
{
    a2c8:	b480      	push	{r7}
    a2ca:	b083      	sub	sp, #12
    a2cc:	af00      	add	r7, sp, #0
    a2ce:	4603      	mov	r3, r0
    a2d0:	71fb      	strb	r3, [r7, #7]
	if (bDevStatus & DEV_STATUS_RESET) {
		DBG("\n!");
	}
}
    a2d2:	370c      	adds	r7, #12
    a2d4:	46bd      	mov	sp, r7
    a2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
    a2da:	4770      	bx	lr

0000a2dc <USBInit>:
	installing default callbacks.
	
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
    a2dc:	b580      	push	{r7, lr}
    a2de:	af00      	add	r7, sp, #0
	// init hardware
	USBHwInit();
    a2e0:	f000 fb2a 	bl	a938 <USBHwInit>
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
    a2e4:	480d      	ldr	r0, [pc, #52]	; (a31c <USBInit+0x40>)
    a2e6:	f000 f913 	bl	a510 <USBHwRegisterDevIntHandler>
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    a2ea:	2000      	movs	r0, #0
    a2ec:	490c      	ldr	r1, [pc, #48]	; (a320 <USBInit+0x44>)
    a2ee:	f000 f8dd 	bl	a4ac <USBHwRegisterEPIntHandler>
	USBHwRegisterEPIntHandler(0x80, USBHandleControlTransfer);
    a2f2:	2080      	movs	r0, #128	; 0x80
    a2f4:	490a      	ldr	r1, [pc, #40]	; (a320 <USBInit+0x44>)
    a2f6:	f000 f8d9 	bl	a4ac <USBHwRegisterEPIntHandler>
	
	// setup control endpoints
	USBHwEPConfig(0x00, MAX_PACKET_SIZE0);
    a2fa:	2000      	movs	r0, #0
    a2fc:	2140      	movs	r1, #64	; 0x40
    a2fe:	f000 f8b7 	bl	a470 <USBHwEPConfig>
	USBHwEPConfig(0x80, MAX_PACKET_SIZE0);
    a302:	2080      	movs	r0, #128	; 0x80
    a304:	2140      	movs	r1, #64	; 0x40
    a306:	f000 f8b3 	bl	a470 <USBHwEPConfig>
	
	// register standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_STANDARD, USBHandleStandardRequest, abStdReqData);
    a30a:	2000      	movs	r0, #0
    a30c:	4905      	ldr	r1, [pc, #20]	; (a324 <USBInit+0x48>)
    a30e:	4a06      	ldr	r2, [pc, #24]	; (a328 <USBInit+0x4c>)
    a310:	f7ff ffc0 	bl	a294 <USBRegisterRequestHandler>

	return TRUE;
    a314:	2301      	movs	r3, #1
}
    a316:	4618      	mov	r0, r3
    a318:	bd80      	pop	{r7, pc}
    a31a:	bf00      	nop
    a31c:	0000a2c9 	.word	0x0000a2c9
    a320:	0000a135 	.word	0x0000a135
    a324:	0000af71 	.word	0x0000af71
    a328:	10000aa0 	.word	0x10000aa0

0000a32c <Wait4DevInt>:
    Local function to wait for a device interrupt (and clear it)
        
    @param [in] dwIntr      Bitmask of interrupts to wait for   
 */
static void Wait4DevInt(U32 dwIntr)
{
    a32c:	b480      	push	{r7}
    a32e:	b083      	sub	sp, #12
    a330:	af00      	add	r7, sp, #0
    a332:	6078      	str	r0, [r7, #4]
    // wait for specific interrupt
    while ((USBDevIntSt & dwIntr) != dwIntr);
    a334:	bf00      	nop
    a336:	4b07      	ldr	r3, [pc, #28]	; (a354 <Wait4DevInt+0x28>)
    a338:	681a      	ldr	r2, [r3, #0]
    a33a:	687b      	ldr	r3, [r7, #4]
    a33c:	401a      	ands	r2, r3
    a33e:	687b      	ldr	r3, [r7, #4]
    a340:	429a      	cmp	r2, r3
    a342:	d1f8      	bne.n	a336 <Wait4DevInt+0xa>
    // clear the interrupt bits
    USBDevIntClr = dwIntr;
    a344:	4a04      	ldr	r2, [pc, #16]	; (a358 <Wait4DevInt+0x2c>)
    a346:	687b      	ldr	r3, [r7, #4]
    a348:	6013      	str	r3, [r2, #0]
}
    a34a:	370c      	adds	r7, #12
    a34c:	46bd      	mov	sp, r7
    a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
    a352:	4770      	bx	lr
    a354:	5000c200 	.word	0x5000c200
    a358:	5000c208 	.word	0x5000c208

0000a35c <USBHwCmd>:
    Local function to send a command to the USB protocol engine
        
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    a35c:	b580      	push	{r7, lr}
    a35e:	b082      	sub	sp, #8
    a360:	af00      	add	r7, sp, #0
    a362:	4603      	mov	r3, r0
    a364:	71fb      	strb	r3, [r7, #7]
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    a366:	4b07      	ldr	r3, [pc, #28]	; (a384 <USBHwCmd+0x28>)
    a368:	2230      	movs	r2, #48	; 0x30
    a36a:	601a      	str	r2, [r3, #0]
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    a36c:	4a06      	ldr	r2, [pc, #24]	; (a388 <USBHwCmd+0x2c>)
    a36e:	79fb      	ldrb	r3, [r7, #7]
    a370:	041b      	lsls	r3, r3, #16
    a372:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    a376:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CCEMTY);
    a378:	2010      	movs	r0, #16
    a37a:	f7ff ffd7 	bl	a32c <Wait4DevInt>
}
    a37e:	3708      	adds	r7, #8
    a380:	46bd      	mov	sp, r7
    a382:	bd80      	pop	{r7, pc}
    a384:	5000c208 	.word	0x5000c208
    a388:	5000c210 	.word	0x5000c210

0000a38c <USBHwCmdWrite>:
        
    @param [in] bCmd        Command to send
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    a38c:	b580      	push	{r7, lr}
    a38e:	b082      	sub	sp, #8
    a390:	af00      	add	r7, sp, #0
    a392:	4603      	mov	r3, r0
    a394:	460a      	mov	r2, r1
    a396:	71fb      	strb	r3, [r7, #7]
    a398:	4613      	mov	r3, r2
    a39a:	80bb      	strh	r3, [r7, #4]
    // write command code
    USBHwCmd(bCmd);
    a39c:	79fb      	ldrb	r3, [r7, #7]
    a39e:	4618      	mov	r0, r3
    a3a0:	f7ff ffdc 	bl	a35c <USBHwCmd>

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    a3a4:	4a05      	ldr	r2, [pc, #20]	; (a3bc <USBHwCmdWrite+0x30>)
    a3a6:	88bb      	ldrh	r3, [r7, #4]
    a3a8:	041b      	lsls	r3, r3, #16
    a3aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    a3ae:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CCEMTY);
    a3b0:	2010      	movs	r0, #16
    a3b2:	f7ff ffbb 	bl	a32c <Wait4DevInt>
}
    a3b6:	3708      	adds	r7, #8
    a3b8:	46bd      	mov	sp, r7
    a3ba:	bd80      	pop	{r7, pc}
    a3bc:	5000c210 	.word	0x5000c210

0000a3c0 <USBHwCmdRead>:
    @param [in] bCmd        Command to send

    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    a3c0:	b580      	push	{r7, lr}
    a3c2:	b082      	sub	sp, #8
    a3c4:	af00      	add	r7, sp, #0
    a3c6:	4603      	mov	r3, r0
    a3c8:	71fb      	strb	r3, [r7, #7]
    // write command code
    USBHwCmd(bCmd);
    a3ca:	79fb      	ldrb	r3, [r7, #7]
    a3cc:	4618      	mov	r0, r3
    a3ce:	f7ff ffc5 	bl	a35c <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    a3d2:	4a08      	ldr	r2, [pc, #32]	; (a3f4 <USBHwCmdRead+0x34>)
    a3d4:	79fb      	ldrb	r3, [r7, #7]
    a3d6:	041b      	lsls	r3, r3, #16
    a3d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    a3dc:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CDFULL);
    a3de:	2020      	movs	r0, #32
    a3e0:	f7ff ffa4 	bl	a32c <Wait4DevInt>
    return USBCmdData;
    a3e4:	4b04      	ldr	r3, [pc, #16]	; (a3f8 <USBHwCmdRead+0x38>)
    a3e6:	681b      	ldr	r3, [r3, #0]
    a3e8:	b2db      	uxtb	r3, r3
}
    a3ea:	4618      	mov	r0, r3
    a3ec:	3708      	adds	r7, #8
    a3ee:	46bd      	mov	sp, r7
    a3f0:	bd80      	pop	{r7, pc}
    a3f2:	bf00      	nop
    a3f4:	5000c210 	.word	0x5000c210
    a3f8:	5000c214 	.word	0x5000c214

0000a3fc <USBHwEPRealize>:
        
    @param [in] idx         Endpoint index
    @param [in] wMaxPSize   Maximum packet size for this endpoint
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    a3fc:	b580      	push	{r7, lr}
    a3fe:	b082      	sub	sp, #8
    a400:	af00      	add	r7, sp, #0
    a402:	6078      	str	r0, [r7, #4]
    a404:	460b      	mov	r3, r1
    a406:	807b      	strh	r3, [r7, #2]
    USBReEp |= (1 << idx);
    a408:	490a      	ldr	r1, [pc, #40]	; (a434 <USBHwEPRealize+0x38>)
    a40a:	4b0a      	ldr	r3, [pc, #40]	; (a434 <USBHwEPRealize+0x38>)
    a40c:	681b      	ldr	r3, [r3, #0]
    a40e:	2001      	movs	r0, #1
    a410:	687a      	ldr	r2, [r7, #4]
    a412:	fa00 f202 	lsl.w	r2, r0, r2
    a416:	4313      	orrs	r3, r2
    a418:	600b      	str	r3, [r1, #0]
#ifdef LPC17xx
    USBEpIn = idx;
    a41a:	4a07      	ldr	r2, [pc, #28]	; (a438 <USBHwEPRealize+0x3c>)
    a41c:	687b      	ldr	r3, [r7, #4]
    a41e:	6013      	str	r3, [r2, #0]
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    a420:	4a06      	ldr	r2, [pc, #24]	; (a43c <USBHwEPRealize+0x40>)
    a422:	887b      	ldrh	r3, [r7, #2]
    a424:	6013      	str	r3, [r2, #0]
    Wait4DevInt(EP_RLZED);
    a426:	f44f 7080 	mov.w	r0, #256	; 0x100
    a42a:	f7ff ff7f 	bl	a32c <Wait4DevInt>
}
    a42e:	3708      	adds	r7, #8
    a430:	46bd      	mov	sp, r7
    a432:	bd80      	pop	{r7, pc}
    a434:	5000c244 	.word	0x5000c244
    a438:	5000c248 	.word	0x5000c248
    a43c:	5000c24c 	.word	0x5000c24c

0000a440 <USBHwEPEnable>:
        
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    a440:	b580      	push	{r7, lr}
    a442:	b082      	sub	sp, #8
    a444:	af00      	add	r7, sp, #0
    a446:	6078      	str	r0, [r7, #4]
    a448:	6039      	str	r1, [r7, #0]
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    a44a:	687b      	ldr	r3, [r7, #4]
    a44c:	b2db      	uxtb	r3, r3
    a44e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a452:	b2db      	uxtb	r3, r3
    a454:	b2da      	uxtb	r2, r3
    a456:	683b      	ldr	r3, [r7, #0]
    a458:	2b00      	cmp	r3, #0
    a45a:	d001      	beq.n	a460 <USBHwEPEnable+0x20>
    a45c:	2300      	movs	r3, #0
    a45e:	e000      	b.n	a462 <USBHwEPEnable+0x22>
    a460:	2320      	movs	r3, #32
    a462:	4610      	mov	r0, r2
    a464:	4619      	mov	r1, r3
    a466:	f7ff ff91 	bl	a38c <USBHwCmdWrite>
}
    a46a:	3708      	adds	r7, #8
    a46c:	46bd      	mov	sp, r7
    a46e:	bd80      	pop	{r7, pc}

0000a470 <USBHwEPConfig>:
        
    @param [in] bEP             Endpoint number
    @param [in] wMaxPacketSize  Maximum packet size for this EP
 */
void USBHwEPConfig(U8 bEP, U16 wMaxPacketSize)
{
    a470:	b580      	push	{r7, lr}
    a472:	b084      	sub	sp, #16
    a474:	af00      	add	r7, sp, #0
    a476:	4603      	mov	r3, r0
    a478:	460a      	mov	r2, r1
    a47a:	71fb      	strb	r3, [r7, #7]
    a47c:	4613      	mov	r3, r2
    a47e:	80bb      	strh	r3, [r7, #4]
    int idx;
    
    idx = EP2IDX(bEP);
    a480:	79fb      	ldrb	r3, [r7, #7]
    a482:	f003 030f 	and.w	r3, r3, #15
    a486:	005b      	lsls	r3, r3, #1
    a488:	79fa      	ldrb	r2, [r7, #7]
    a48a:	09d2      	lsrs	r2, r2, #7
    a48c:	b2d2      	uxtb	r2, r2
    a48e:	4313      	orrs	r3, r2
    a490:	60fb      	str	r3, [r7, #12]
    
    // realise EP
    USBHwEPRealize(idx, wMaxPacketSize);
    a492:	88bb      	ldrh	r3, [r7, #4]
    a494:	68f8      	ldr	r0, [r7, #12]
    a496:	4619      	mov	r1, r3
    a498:	f7ff ffb0 	bl	a3fc <USBHwEPRealize>

    // enable EP
    USBHwEPEnable(idx, TRUE);
    a49c:	68f8      	ldr	r0, [r7, #12]
    a49e:	2101      	movs	r1, #1
    a4a0:	f7ff ffce 	bl	a440 <USBHwEPEnable>
}
    a4a4:	3710      	adds	r7, #16
    a4a6:	46bd      	mov	sp, r7
    a4a8:	bd80      	pop	{r7, pc}
    a4aa:	bf00      	nop

0000a4ac <USBHwRegisterEPIntHandler>:
        
    @param [in] bEP             Endpoint number
    @param [in] pfnHandler      Callback function
 */
void USBHwRegisterEPIntHandler(U8 bEP, TFnEPIntHandler *pfnHandler)
{
    a4ac:	b480      	push	{r7}
    a4ae:	b085      	sub	sp, #20
    a4b0:	af00      	add	r7, sp, #0
    a4b2:	4603      	mov	r3, r0
    a4b4:	6039      	str	r1, [r7, #0]
    a4b6:	71fb      	strb	r3, [r7, #7]
    int idx;
    
    idx = EP2IDX(bEP);
    a4b8:	79fb      	ldrb	r3, [r7, #7]
    a4ba:	f003 030f 	and.w	r3, r3, #15
    a4be:	005b      	lsls	r3, r3, #1
    a4c0:	79fa      	ldrb	r2, [r7, #7]
    a4c2:	09d2      	lsrs	r2, r2, #7
    a4c4:	b2d2      	uxtb	r2, r2
    a4c6:	4313      	orrs	r3, r2
    a4c8:	60fb      	str	r3, [r7, #12]

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    a4ca:	68fb      	ldr	r3, [r7, #12]
    a4cc:	0fda      	lsrs	r2, r3, #31
    a4ce:	4413      	add	r3, r2
    a4d0:	105b      	asrs	r3, r3, #1
    a4d2:	4619      	mov	r1, r3
    a4d4:	4a0b      	ldr	r2, [pc, #44]	; (a504 <USBHwRegisterEPIntHandler+0x58>)
    a4d6:	683b      	ldr	r3, [r7, #0]
    a4d8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    
    /* enable EP interrupt */
    USBEpIntEn |= (1 << idx);
    a4dc:	490a      	ldr	r1, [pc, #40]	; (a508 <USBHwRegisterEPIntHandler+0x5c>)
    a4de:	4b0a      	ldr	r3, [pc, #40]	; (a508 <USBHwRegisterEPIntHandler+0x5c>)
    a4e0:	681b      	ldr	r3, [r3, #0]
    a4e2:	2001      	movs	r0, #1
    a4e4:	68fa      	ldr	r2, [r7, #12]
    a4e6:	fa00 f202 	lsl.w	r2, r0, r2
    a4ea:	4313      	orrs	r3, r2
    a4ec:	600b      	str	r3, [r1, #0]
    USBDevIntEn |= EP_SLOW;
    a4ee:	4a07      	ldr	r2, [pc, #28]	; (a50c <USBHwRegisterEPIntHandler+0x60>)
    a4f0:	4b06      	ldr	r3, [pc, #24]	; (a50c <USBHwRegisterEPIntHandler+0x60>)
    a4f2:	681b      	ldr	r3, [r3, #0]
    a4f4:	f043 0304 	orr.w	r3, r3, #4
    a4f8:	6013      	str	r3, [r2, #0]
    
    DBG("Registered handler for EP 0x%x\n", bEP);
}
    a4fa:	3714      	adds	r7, #20
    a4fc:	46bd      	mov	sp, r7
    a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
    a502:	4770      	bx	lr
    a504:	10000aac 	.word	0x10000aac
    a508:	5000c234 	.word	0x5000c234
    a50c:	5000c204 	.word	0x5000c204

0000a510 <USBHwRegisterDevIntHandler>:
    Registers an device status callback
        
    @param [in] pfnHandler  Callback function
 */
void USBHwRegisterDevIntHandler(TFnDevIntHandler *pfnHandler)
{
    a510:	b480      	push	{r7}
    a512:	b083      	sub	sp, #12
    a514:	af00      	add	r7, sp, #0
    a516:	6078      	str	r0, [r7, #4]
    _pfnDevIntHandler = pfnHandler;
    a518:	4a06      	ldr	r2, [pc, #24]	; (a534 <USBHwRegisterDevIntHandler+0x24>)
    a51a:	687b      	ldr	r3, [r7, #4]
    a51c:	6013      	str	r3, [r2, #0]
    
    // enable device interrupt
    USBDevIntEn |= DEV_STAT;
    a51e:	4a06      	ldr	r2, [pc, #24]	; (a538 <USBHwRegisterDevIntHandler+0x28>)
    a520:	4b05      	ldr	r3, [pc, #20]	; (a538 <USBHwRegisterDevIntHandler+0x28>)
    a522:	681b      	ldr	r3, [r3, #0]
    a524:	f043 0308 	orr.w	r3, r3, #8
    a528:	6013      	str	r3, [r2, #0]

    DBG("Registered handler for device status\n");
}
    a52a:	370c      	adds	r7, #12
    a52c:	46bd      	mov	sp, r7
    a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
    a532:	4770      	bx	lr
    a534:	10000aa8 	.word	0x10000aa8
    a538:	5000c204 	.word	0x5000c204

0000a53c <USBHwSetAddress>:
    Sets the USB address.
        
    @param [in] bAddr       Device address to set
 */
void USBHwSetAddress(U8 bAddr)
{
    a53c:	b580      	push	{r7, lr}
    a53e:	b082      	sub	sp, #8
    a540:	af00      	add	r7, sp, #0
    a542:	4603      	mov	r3, r0
    a544:	71fb      	strb	r3, [r7, #7]
    USBHwCmdWrite(CMD_DEV_SET_ADDRESS, DEV_EN | bAddr);
    a546:	79fb      	ldrb	r3, [r7, #7]
    a548:	f063 037f 	orn	r3, r3, #127	; 0x7f
    a54c:	b2db      	uxtb	r3, r3
    a54e:	b29b      	uxth	r3, r3
    a550:	20d0      	movs	r0, #208	; 0xd0
    a552:	4619      	mov	r1, r3
    a554:	f7ff ff1a 	bl	a38c <USBHwCmdWrite>
}
    a558:	3708      	adds	r7, #8
    a55a:	46bd      	mov	sp, r7
    a55c:	bd80      	pop	{r7, pc}
    a55e:	bf00      	nop

0000a560 <USBHwConnect>:
    Connects or disconnects from the USB bus
        
    @param [in] fConnect    If TRUE, connect, otherwise disconnect
 */
void USBHwConnect(BOOL fConnect)
{
    a560:	b580      	push	{r7, lr}
    a562:	b082      	sub	sp, #8
    a564:	af00      	add	r7, sp, #0
    a566:	6078      	str	r0, [r7, #4]
    FIO0CLR = (1<<14);
  else
    FIO0SET = (1<<14);
#endif
#endif
    USBHwCmdWrite(CMD_DEV_STATUS, fConnect ? CON : 0);
    a568:	687b      	ldr	r3, [r7, #4]
    a56a:	2b00      	cmp	r3, #0
    a56c:	bf14      	ite	ne
    a56e:	2301      	movne	r3, #1
    a570:	2300      	moveq	r3, #0
    a572:	b2db      	uxtb	r3, r3
    a574:	b29b      	uxth	r3, r3
    a576:	20fe      	movs	r0, #254	; 0xfe
    a578:	4619      	mov	r1, r3
    a57a:	f7ff ff07 	bl	a38c <USBHwCmdWrite>
}
    a57e:	3708      	adds	r7, #8
    a580:	46bd      	mov	sp, r7
    a582:	bd80      	pop	{r7, pc}

0000a584 <USBHwNakIntEnable>:
    from NAK interrupt by checking the bits in their bEPStatus argument.
    
    @param [in] bIntBits    Bitmap indicating which NAK interrupts to enable
 */
void USBHwNakIntEnable(U8 bIntBits)
{
    a584:	b580      	push	{r7, lr}
    a586:	b082      	sub	sp, #8
    a588:	af00      	add	r7, sp, #0
    a58a:	4603      	mov	r3, r0
    a58c:	71fb      	strb	r3, [r7, #7]
    USBHwCmdWrite(CMD_DEV_SET_MODE, bIntBits);
    a58e:	79fb      	ldrb	r3, [r7, #7]
    a590:	b29b      	uxth	r3, r3
    a592:	20f3      	movs	r0, #243	; 0xf3
    a594:	4619      	mov	r1, r3
    a596:	f7ff fef9 	bl	a38c <USBHwCmdWrite>
}
    a59a:	3708      	adds	r7, #8
    a59c:	46bd      	mov	sp, r7
    a59e:	bd80      	pop	{r7, pc}

0000a5a0 <USBHwEPGetStatus>:
        
    @param [in] bEP     Endpoint number
    @return Endpoint status byte (containing EP_STATUS_xxx bits)
 */
U8  USBHwEPGetStatus(U8 bEP)
{
    a5a0:	b580      	push	{r7, lr}
    a5a2:	b084      	sub	sp, #16
    a5a4:	af00      	add	r7, sp, #0
    a5a6:	4603      	mov	r3, r0
    a5a8:	71fb      	strb	r3, [r7, #7]
    int idx = EP2IDX(bEP);
    a5aa:	79fb      	ldrb	r3, [r7, #7]
    a5ac:	f003 030f 	and.w	r3, r3, #15
    a5b0:	005b      	lsls	r3, r3, #1
    a5b2:	79fa      	ldrb	r2, [r7, #7]
    a5b4:	09d2      	lsrs	r2, r2, #7
    a5b6:	b2d2      	uxtb	r2, r2
    a5b8:	4313      	orrs	r3, r2
    a5ba:	60fb      	str	r3, [r7, #12]

    return USBHwCmdRead(CMD_EP_SELECT | idx);
    a5bc:	68fb      	ldr	r3, [r7, #12]
    a5be:	b2db      	uxtb	r3, r3
    a5c0:	4618      	mov	r0, r3
    a5c2:	f7ff fefd 	bl	a3c0 <USBHwCmdRead>
    a5c6:	4603      	mov	r3, r0
}
    a5c8:	4618      	mov	r0, r3
    a5ca:	3710      	adds	r7, #16
    a5cc:	46bd      	mov	sp, r7
    a5ce:	bd80      	pop	{r7, pc}

0000a5d0 <USBHwEPStall>:
        
    @param [in] bEP     Endpoint number
    @param [in] fStall  TRUE to stall, FALSE to unstall
 */
void USBHwEPStall(U8 bEP, BOOL fStall)
{
    a5d0:	b580      	push	{r7, lr}
    a5d2:	b084      	sub	sp, #16
    a5d4:	af00      	add	r7, sp, #0
    a5d6:	4603      	mov	r3, r0
    a5d8:	6039      	str	r1, [r7, #0]
    a5da:	71fb      	strb	r3, [r7, #7]
    int idx = EP2IDX(bEP);
    a5dc:	79fb      	ldrb	r3, [r7, #7]
    a5de:	f003 030f 	and.w	r3, r3, #15
    a5e2:	005b      	lsls	r3, r3, #1
    a5e4:	79fa      	ldrb	r2, [r7, #7]
    a5e6:	09d2      	lsrs	r2, r2, #7
    a5e8:	b2d2      	uxtb	r2, r2
    a5ea:	4313      	orrs	r3, r2
    a5ec:	60fb      	str	r3, [r7, #12]

    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fStall ? EP_ST : 0);
    a5ee:	68fb      	ldr	r3, [r7, #12]
    a5f0:	b2db      	uxtb	r3, r3
    a5f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a5f6:	b2db      	uxtb	r3, r3
    a5f8:	b2da      	uxtb	r2, r3
    a5fa:	683b      	ldr	r3, [r7, #0]
    a5fc:	2b00      	cmp	r3, #0
    a5fe:	bf14      	ite	ne
    a600:	2301      	movne	r3, #1
    a602:	2300      	moveq	r3, #0
    a604:	b2db      	uxtb	r3, r3
    a606:	b29b      	uxth	r3, r3
    a608:	4610      	mov	r0, r2
    a60a:	4619      	mov	r1, r3
    a60c:	f7ff febe 	bl	a38c <USBHwCmdWrite>
}
    a610:	3710      	adds	r7, #16
    a612:	46bd      	mov	sp, r7
    a614:	bd80      	pop	{r7, pc}
    a616:	bf00      	nop

0000a618 <USBHwEPWrite>:
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    a618:	b580      	push	{r7, lr}
    a61a:	b086      	sub	sp, #24
    a61c:	af00      	add	r7, sp, #0
    a61e:	4603      	mov	r3, r0
    a620:	60b9      	str	r1, [r7, #8]
    a622:	607a      	str	r2, [r7, #4]
    a624:	73fb      	strb	r3, [r7, #15]
    U32 idx;
    
    idx = EP2IDX(bEP);
    a626:	7bfb      	ldrb	r3, [r7, #15]
    a628:	f003 030f 	and.w	r3, r3, #15
    a62c:	005b      	lsls	r3, r3, #1
    a62e:	7bfa      	ldrb	r2, [r7, #15]
    a630:	09d2      	lsrs	r2, r2, #7
    a632:	b2d2      	uxtb	r2, r2
    a634:	4313      	orrs	r3, r2
    a636:	617b      	str	r3, [r7, #20]
    
    // set write enable for specific endpoint
    USBCtrl = WR_EN | ((bEP & 0xF) << 2);
    a638:	4a1b      	ldr	r2, [pc, #108]	; (a6a8 <USBHwEPWrite+0x90>)
    a63a:	7bfb      	ldrb	r3, [r7, #15]
    a63c:	f003 030f 	and.w	r3, r3, #15
    a640:	009b      	lsls	r3, r3, #2
    a642:	f043 0302 	orr.w	r3, r3, #2
    a646:	6013      	str	r3, [r2, #0]
    
    // set packet length
    USBTxPLen = iLen;
    a648:	4a18      	ldr	r2, [pc, #96]	; (a6ac <USBHwEPWrite+0x94>)
    a64a:	687b      	ldr	r3, [r7, #4]
    a64c:	6013      	str	r3, [r2, #0]
    
    // write data
    while (USBCtrl & WR_EN) {
    a64e:	e015      	b.n	a67c <USBHwEPWrite+0x64>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    a650:	4917      	ldr	r1, [pc, #92]	; (a6b0 <USBHwEPWrite+0x98>)
    a652:	68bb      	ldr	r3, [r7, #8]
    a654:	3303      	adds	r3, #3
    a656:	781b      	ldrb	r3, [r3, #0]
    a658:	061a      	lsls	r2, r3, #24
    a65a:	68bb      	ldr	r3, [r7, #8]
    a65c:	3302      	adds	r3, #2
    a65e:	781b      	ldrb	r3, [r3, #0]
    a660:	041b      	lsls	r3, r3, #16
    a662:	431a      	orrs	r2, r3
    a664:	68bb      	ldr	r3, [r7, #8]
    a666:	3301      	adds	r3, #1
    a668:	781b      	ldrb	r3, [r3, #0]
    a66a:	021b      	lsls	r3, r3, #8
    a66c:	4313      	orrs	r3, r2
    a66e:	68ba      	ldr	r2, [r7, #8]
    a670:	7812      	ldrb	r2, [r2, #0]
    a672:	4313      	orrs	r3, r2
    a674:	600b      	str	r3, [r1, #0]
        pbBuf += 4;
    a676:	68bb      	ldr	r3, [r7, #8]
    a678:	3304      	adds	r3, #4
    a67a:	60bb      	str	r3, [r7, #8]
    
    // set packet length
    USBTxPLen = iLen;
    
    // write data
    while (USBCtrl & WR_EN) {
    a67c:	4b0a      	ldr	r3, [pc, #40]	; (a6a8 <USBHwEPWrite+0x90>)
    a67e:	681b      	ldr	r3, [r3, #0]
    a680:	f003 0302 	and.w	r3, r3, #2
    a684:	2b00      	cmp	r3, #0
    a686:	d1e3      	bne.n	a650 <USBHwEPWrite+0x38>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
        pbBuf += 4;
    }

    USBCtrl = 0;
    a688:	4b07      	ldr	r3, [pc, #28]	; (a6a8 <USBHwEPWrite+0x90>)
    a68a:	2200      	movs	r2, #0
    a68c:	601a      	str	r2, [r3, #0]

    // select endpoint and validate buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    a68e:	697b      	ldr	r3, [r7, #20]
    a690:	b2db      	uxtb	r3, r3
    a692:	4618      	mov	r0, r3
    a694:	f7ff fe62 	bl	a35c <USBHwCmd>
    USBHwCmd(CMD_EP_VALIDATE_BUFFER);
    a698:	20fa      	movs	r0, #250	; 0xfa
    a69a:	f7ff fe5f 	bl	a35c <USBHwCmd>
    
    return iLen;
    a69e:	687b      	ldr	r3, [r7, #4]
}
    a6a0:	4618      	mov	r0, r3
    a6a2:	3718      	adds	r7, #24
    a6a4:	46bd      	mov	sp, r7
    a6a6:	bd80      	pop	{r7, pc}
    a6a8:	5000c228 	.word	0x5000c228
    a6ac:	5000c224 	.word	0x5000c224
    a6b0:	5000c21c 	.word	0x5000c21c

0000a6b4 <USBHwEPRead>:
            
    @return the number of bytes available in the EP (possibly more than iMaxLen),
    or <0 in case of error.
 */
int USBHwEPRead(U8 bEP, U8 *pbBuf, U32 iMaxLen)
{
    a6b4:	b580      	push	{r7, lr}
    a6b6:	b088      	sub	sp, #32
    a6b8:	af00      	add	r7, sp, #0
    a6ba:	4603      	mov	r3, r0
    a6bc:	60b9      	str	r1, [r7, #8]
    a6be:	607a      	str	r2, [r7, #4]
    a6c0:	73fb      	strb	r3, [r7, #15]
    U32 i, idx;
    U32 dwData, dwLen;
    
    idx = EP2IDX(bEP);
    a6c2:	7bfb      	ldrb	r3, [r7, #15]
    a6c4:	f003 030f 	and.w	r3, r3, #15
    a6c8:	005b      	lsls	r3, r3, #1
    a6ca:	7bfa      	ldrb	r2, [r7, #15]
    a6cc:	09d2      	lsrs	r2, r2, #7
    a6ce:	b2d2      	uxtb	r2, r2
    a6d0:	4313      	orrs	r3, r2
    a6d2:	617b      	str	r3, [r7, #20]
    
    // set read enable bit for specific endpoint
    USBCtrl = RD_EN | ((bEP & 0xF) << 2);
    a6d4:	4a27      	ldr	r2, [pc, #156]	; (a774 <USBHwEPRead+0xc0>)
    a6d6:	7bfb      	ldrb	r3, [r7, #15]
    a6d8:	f003 030f 	and.w	r3, r3, #15
    a6dc:	009b      	lsls	r3, r3, #2
    a6de:	f043 0301 	orr.w	r3, r3, #1
    a6e2:	6013      	str	r3, [r2, #0]
    
    // wait for PKT_RDY
    do {
        dwLen = USBRxPLen;
    a6e4:	4b24      	ldr	r3, [pc, #144]	; (a778 <USBHwEPRead+0xc4>)
    a6e6:	681b      	ldr	r3, [r3, #0]
    a6e8:	613b      	str	r3, [r7, #16]
    } while ((dwLen & PKT_RDY) == 0);
    a6ea:	693b      	ldr	r3, [r7, #16]
    a6ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    a6f0:	2b00      	cmp	r3, #0
    a6f2:	d0f7      	beq.n	a6e4 <USBHwEPRead+0x30>
    
    // packet valid?
    if ((dwLen & DV) == 0) {
    a6f4:	693b      	ldr	r3, [r7, #16]
    a6f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    a6fa:	2b00      	cmp	r3, #0
    a6fc:	d102      	bne.n	a704 <USBHwEPRead+0x50>
        return -1;
    a6fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    a702:	e033      	b.n	a76c <USBHwEPRead+0xb8>
    }
    
    // get length
    dwLen &= PKT_LNGTH_MASK;
    a704:	693b      	ldr	r3, [r7, #16]
    a706:	f3c3 0309 	ubfx	r3, r3, #0, #10
    a70a:	613b      	str	r3, [r7, #16]
    
    // get data
    dwData = 0;
    a70c:	2300      	movs	r3, #0
    a70e:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < dwLen; i++) {
    a710:	2300      	movs	r3, #0
    a712:	61fb      	str	r3, [r7, #28]
    a714:	e01a      	b.n	a74c <USBHwEPRead+0x98>
        if ((i % 4) == 0) {
    a716:	69fb      	ldr	r3, [r7, #28]
    a718:	f003 0303 	and.w	r3, r3, #3
    a71c:	2b00      	cmp	r3, #0
    a71e:	d102      	bne.n	a726 <USBHwEPRead+0x72>
            dwData = USBRxData;
    a720:	4b16      	ldr	r3, [pc, #88]	; (a77c <USBHwEPRead+0xc8>)
    a722:	681b      	ldr	r3, [r3, #0]
    a724:	61bb      	str	r3, [r7, #24]
        }
        if ((pbBuf != NULL) && (i < iMaxLen)) {
    a726:	68bb      	ldr	r3, [r7, #8]
    a728:	2b00      	cmp	r3, #0
    a72a:	d009      	beq.n	a740 <USBHwEPRead+0x8c>
    a72c:	69fa      	ldr	r2, [r7, #28]
    a72e:	687b      	ldr	r3, [r7, #4]
    a730:	429a      	cmp	r2, r3
    a732:	d205      	bcs.n	a740 <USBHwEPRead+0x8c>
            pbBuf[i] = dwData & 0xFF;
    a734:	68ba      	ldr	r2, [r7, #8]
    a736:	69fb      	ldr	r3, [r7, #28]
    a738:	4413      	add	r3, r2
    a73a:	69ba      	ldr	r2, [r7, #24]
    a73c:	b2d2      	uxtb	r2, r2
    a73e:	701a      	strb	r2, [r3, #0]
        }
        dwData >>= 8;
    a740:	69bb      	ldr	r3, [r7, #24]
    a742:	0a1b      	lsrs	r3, r3, #8
    a744:	61bb      	str	r3, [r7, #24]
    // get length
    dwLen &= PKT_LNGTH_MASK;
    
    // get data
    dwData = 0;
    for (i = 0; i < dwLen; i++) {
    a746:	69fb      	ldr	r3, [r7, #28]
    a748:	3301      	adds	r3, #1
    a74a:	61fb      	str	r3, [r7, #28]
    a74c:	69fa      	ldr	r2, [r7, #28]
    a74e:	693b      	ldr	r3, [r7, #16]
    a750:	429a      	cmp	r2, r3
    a752:	d3e0      	bcc.n	a716 <USBHwEPRead+0x62>
        }
        dwData >>= 8;
    }

    // make sure RD_EN is clear
    USBCtrl = 0;
    a754:	4b07      	ldr	r3, [pc, #28]	; (a774 <USBHwEPRead+0xc0>)
    a756:	2200      	movs	r2, #0
    a758:	601a      	str	r2, [r3, #0]

    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    a75a:	697b      	ldr	r3, [r7, #20]
    a75c:	b2db      	uxtb	r3, r3
    a75e:	4618      	mov	r0, r3
    a760:	f7ff fdfc 	bl	a35c <USBHwCmd>
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    a764:	20f2      	movs	r0, #242	; 0xf2
    a766:	f7ff fdf9 	bl	a35c <USBHwCmd>
    
    return dwLen;
    a76a:	693b      	ldr	r3, [r7, #16]
}
    a76c:	4618      	mov	r0, r3
    a76e:	3720      	adds	r7, #32
    a770:	46bd      	mov	sp, r7
    a772:	bd80      	pop	{r7, pc}
    a774:	5000c228 	.word	0x5000c228
    a778:	5000c220 	.word	0x5000c220
    a77c:	5000c218 	.word	0x5000c218

0000a780 <USBHwConfigDevice>:
    'configured' bit is set in the device status register.
        
    @param [in] fConfigured If TRUE, configure device, else unconfigure
 */
void USBHwConfigDevice(BOOL fConfigured)
{
    a780:	b580      	push	{r7, lr}
    a782:	b082      	sub	sp, #8
    a784:	af00      	add	r7, sp, #0
    a786:	6078      	str	r0, [r7, #4]
    // set configured bit
    USBHwCmdWrite(CMD_DEV_CONFIG, fConfigured ? CONF_DEVICE : 0);
    a788:	687b      	ldr	r3, [r7, #4]
    a78a:	2b00      	cmp	r3, #0
    a78c:	bf14      	ite	ne
    a78e:	2301      	movne	r3, #1
    a790:	2300      	moveq	r3, #0
    a792:	b2db      	uxtb	r3, r3
    a794:	b29b      	uxth	r3, r3
    a796:	20d8      	movs	r0, #216	; 0xd8
    a798:	4619      	mov	r1, r3
    a79a:	f7ff fdf7 	bl	a38c <USBHwCmdWrite>
}
    a79e:	3708      	adds	r7, #8
    a7a0:	46bd      	mov	sp, r7
    a7a2:	bd80      	pop	{r7, pc}

0000a7a4 <USBHwISR>:
    @todo Get all 11 bits of frame number instead of just 8

    Endpoint interrupts are mapped to the slow interrupt
 */
void USBHwISR(void)
{
    a7a4:	b580      	push	{r7, lr}
    a7a6:	b086      	sub	sp, #24
    a7a8:	af00      	add	r7, sp, #0

// LED9 monitors total time in interrupt routine
DEBUG_LED_ON(9);

    // handle device interrupts
    dwStatus = USBDevIntSt;
    a7aa:	4b5b      	ldr	r3, [pc, #364]	; (a918 <USBHwISR+0x174>)
    a7ac:	681b      	ldr	r3, [r3, #0]
    a7ae:	613b      	str	r3, [r7, #16]
    
    // frame interrupt
    if (dwStatus & FRAME) {
    a7b0:	693b      	ldr	r3, [r7, #16]
    a7b2:	f003 0301 	and.w	r3, r3, #1
    a7b6:	2b00      	cmp	r3, #0
    a7b8:	d010      	beq.n	a7dc <USBHwISR+0x38>
        // clear int
        USBDevIntClr = FRAME;
    a7ba:	4b58      	ldr	r3, [pc, #352]	; (a91c <USBHwISR+0x178>)
    a7bc:	2201      	movs	r2, #1
    a7be:	601a      	str	r2, [r3, #0]
        // call handler
        if (_pfnFrameHandler != NULL) {
    a7c0:	4b57      	ldr	r3, [pc, #348]	; (a920 <USBHwISR+0x17c>)
    a7c2:	681b      	ldr	r3, [r3, #0]
    a7c4:	2b00      	cmp	r3, #0
    a7c6:	d009      	beq.n	a7dc <USBHwISR+0x38>
            wFrame = USBHwCmdRead(CMD_DEV_READ_CUR_FRAME_NR);
    a7c8:	20f5      	movs	r0, #245	; 0xf5
    a7ca:	f7ff fdf9 	bl	a3c0 <USBHwCmdRead>
    a7ce:	4603      	mov	r3, r0
    a7d0:	81fb      	strh	r3, [r7, #14]
            _pfnFrameHandler(wFrame);
    a7d2:	4b53      	ldr	r3, [pc, #332]	; (a920 <USBHwISR+0x17c>)
    a7d4:	681b      	ldr	r3, [r3, #0]
    a7d6:	89fa      	ldrh	r2, [r7, #14]
    a7d8:	4610      	mov	r0, r2
    a7da:	4798      	blx	r3
        }
    }
    
    // device status interrupt
    if (dwStatus & DEV_STAT) {
    a7dc:	693b      	ldr	r3, [r7, #16]
    a7de:	f003 0308 	and.w	r3, r3, #8
    a7e2:	2b00      	cmp	r3, #0
    a7e4:	d02b      	beq.n	a83e <USBHwISR+0x9a>
        /*  Clear DEV_STAT interrupt before reading DEV_STAT register.
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
    a7e6:	4b4d      	ldr	r3, [pc, #308]	; (a91c <USBHwISR+0x178>)
    a7e8:	2208      	movs	r2, #8
    a7ea:	601a      	str	r2, [r3, #0]
        bDevStat = USBHwCmdRead(CMD_DEV_STATUS);
    a7ec:	20fe      	movs	r0, #254	; 0xfe
    a7ee:	f7ff fde7 	bl	a3c0 <USBHwCmdRead>
    a7f2:	4603      	mov	r3, r0
    a7f4:	737b      	strb	r3, [r7, #13]
        if (bDevStat & (CON_CH | SUS_CH | RST)) {
    a7f6:	7b7b      	ldrb	r3, [r7, #13]
    a7f8:	f003 031a 	and.w	r3, r3, #26
    a7fc:	2b00      	cmp	r3, #0
    a7fe:	d01e      	beq.n	a83e <USBHwISR+0x9a>
            // convert device status into something HW independent
            bStat = ((bDevStat & CON) ? DEV_STATUS_CONNECT : 0) |
    a800:	7b7b      	ldrb	r3, [r7, #13]
    a802:	f003 0301 	and.w	r3, r3, #1
    a806:	2b00      	cmp	r3, #0
    a808:	bf14      	ite	ne
    a80a:	2301      	movne	r3, #1
    a80c:	2300      	moveq	r3, #0
    a80e:	b2db      	uxtb	r3, r3
    a810:	b2da      	uxtb	r2, r3
    a812:	7b7b      	ldrb	r3, [r7, #13]
    a814:	f003 0304 	and.w	r3, r3, #4
    a818:	b2db      	uxtb	r3, r3
    a81a:	4313      	orrs	r3, r2
    a81c:	b2da      	uxtb	r2, r3
    a81e:	7b7b      	ldrb	r3, [r7, #13]
    a820:	f003 0310 	and.w	r3, r3, #16
    a824:	b2db      	uxtb	r3, r3
    a826:	4313      	orrs	r3, r2
    a828:	b2db      	uxtb	r3, r3
    a82a:	733b      	strb	r3, [r7, #12]
                    ((bDevStat & SUS) ? DEV_STATUS_SUSPEND : 0) |
                    ((bDevStat & RST) ? DEV_STATUS_RESET : 0);
            // call handler
            if (_pfnDevIntHandler != NULL) {
    a82c:	4b3d      	ldr	r3, [pc, #244]	; (a924 <USBHwISR+0x180>)
    a82e:	681b      	ldr	r3, [r3, #0]
    a830:	2b00      	cmp	r3, #0
    a832:	d004      	beq.n	a83e <USBHwISR+0x9a>
DEBUG_LED_ON(8);        
                _pfnDevIntHandler(bStat);
    a834:	4b3b      	ldr	r3, [pc, #236]	; (a924 <USBHwISR+0x180>)
    a836:	681b      	ldr	r3, [r3, #0]
    a838:	7b3a      	ldrb	r2, [r7, #12]
    a83a:	4610      	mov	r0, r2
    a83c:	4798      	blx	r3
            }
        }
    }
    
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
    a83e:	693b      	ldr	r3, [r7, #16]
    a840:	f003 0304 	and.w	r3, r3, #4
    a844:	2b00      	cmp	r3, #0
    a846:	d063      	beq.n	a910 <USBHwISR+0x16c>
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
    a848:	4b34      	ldr	r3, [pc, #208]	; (a91c <USBHwISR+0x178>)
    a84a:	2204      	movs	r2, #4
    a84c:	601a      	str	r2, [r3, #0]
        // check all endpoints
        for (i = 0; i < 32; i++) {
    a84e:	2300      	movs	r3, #0
    a850:	617b      	str	r3, [r7, #20]
    a852:	e05a      	b.n	a90a <USBHwISR+0x166>
            dwIntBit = (1 << i);
    a854:	2201      	movs	r2, #1
    a856:	697b      	ldr	r3, [r7, #20]
    a858:	fa02 f303 	lsl.w	r3, r2, r3
    a85c:	60bb      	str	r3, [r7, #8]
            if (USBEpIntSt & dwIntBit) {
    a85e:	4b32      	ldr	r3, [pc, #200]	; (a928 <USBHwISR+0x184>)
    a860:	681a      	ldr	r2, [r3, #0]
    a862:	68bb      	ldr	r3, [r7, #8]
    a864:	4013      	ands	r3, r2
    a866:	2b00      	cmp	r3, #0
    a868:	d04c      	beq.n	a904 <USBHwISR+0x160>
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    a86a:	4a30      	ldr	r2, [pc, #192]	; (a92c <USBHwISR+0x188>)
    a86c:	68bb      	ldr	r3, [r7, #8]
    a86e:	6013      	str	r3, [r2, #0]
                Wait4DevInt(CDFULL);
    a870:	2020      	movs	r0, #32
    a872:	f7ff fd5b 	bl	a32c <Wait4DevInt>
                bEPStat = USBCmdData;
    a876:	4b2e      	ldr	r3, [pc, #184]	; (a930 <USBHwISR+0x18c>)
    a878:	681b      	ldr	r3, [r3, #0]
    a87a:	71fb      	strb	r3, [r7, #7]
                // convert EP pipe stat into something HW independent
                bStat = ((bEPStat & EPSTAT_FE) ? EP_STATUS_DATA : 0) |
    a87c:	79fb      	ldrb	r3, [r7, #7]
    a87e:	f003 0301 	and.w	r3, r3, #1
    a882:	2b00      	cmp	r3, #0
    a884:	bf14      	ite	ne
    a886:	2301      	movne	r3, #1
    a888:	2300      	moveq	r3, #0
    a88a:	b2db      	uxtb	r3, r3
    a88c:	b2da      	uxtb	r2, r3
    a88e:	79fb      	ldrb	r3, [r7, #7]
    a890:	f003 0302 	and.w	r3, r3, #2
    a894:	b2db      	uxtb	r3, r3
    a896:	4313      	orrs	r3, r2
    a898:	b2da      	uxtb	r2, r3
    a89a:	79fb      	ldrb	r3, [r7, #7]
    a89c:	f003 0304 	and.w	r3, r3, #4
    a8a0:	b2db      	uxtb	r3, r3
    a8a2:	4313      	orrs	r3, r2
    a8a4:	b2da      	uxtb	r2, r3
    a8a6:	79fb      	ldrb	r3, [r7, #7]
    a8a8:	f003 0310 	and.w	r3, r3, #16
    a8ac:	b2db      	uxtb	r3, r3
    a8ae:	4313      	orrs	r3, r2
    a8b0:	b2da      	uxtb	r2, r3
    a8b2:	79fb      	ldrb	r3, [r7, #7]
    a8b4:	f003 0308 	and.w	r3, r3, #8
    a8b8:	b2db      	uxtb	r3, r3
    a8ba:	4313      	orrs	r3, r2
    a8bc:	b2db      	uxtb	r3, r3
    a8be:	733b      	strb	r3, [r7, #12]
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    a8c0:	697b      	ldr	r3, [r7, #20]
    a8c2:	0fda      	lsrs	r2, r3, #31
    a8c4:	4413      	add	r3, r2
    a8c6:	105b      	asrs	r3, r3, #1
    a8c8:	461a      	mov	r2, r3
    a8ca:	4b1a      	ldr	r3, [pc, #104]	; (a934 <USBHwISR+0x190>)
    a8cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a8d0:	2b00      	cmp	r3, #0
    a8d2:	d017      	beq.n	a904 <USBHwISR+0x160>
DEBUG_LED_ON(10);       
                    _apfnEPIntHandlers[i / 2](IDX2EP(i), bStat);
    a8d4:	697b      	ldr	r3, [r7, #20]
    a8d6:	0fda      	lsrs	r2, r3, #31
    a8d8:	4413      	add	r3, r2
    a8da:	105b      	asrs	r3, r3, #1
    a8dc:	461a      	mov	r2, r3
    a8de:	4b15      	ldr	r3, [pc, #84]	; (a934 <USBHwISR+0x190>)
    a8e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a8e4:	697a      	ldr	r2, [r7, #20]
    a8e6:	01d2      	lsls	r2, r2, #7
    a8e8:	b2d1      	uxtb	r1, r2
    a8ea:	697a      	ldr	r2, [r7, #20]
    a8ec:	1052      	asrs	r2, r2, #1
    a8ee:	b2d2      	uxtb	r2, r2
    a8f0:	f002 020f 	and.w	r2, r2, #15
    a8f4:	b2d2      	uxtb	r2, r2
    a8f6:	430a      	orrs	r2, r1
    a8f8:	b2d2      	uxtb	r2, r2
    a8fa:	b2d1      	uxtb	r1, r2
    a8fc:	7b3a      	ldrb	r2, [r7, #12]
    a8fe:	4608      	mov	r0, r1
    a900:	4611      	mov	r1, r2
    a902:	4798      	blx	r3
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
        // check all endpoints
        for (i = 0; i < 32; i++) {
    a904:	697b      	ldr	r3, [r7, #20]
    a906:	3301      	adds	r3, #1
    a908:	617b      	str	r3, [r7, #20]
    a90a:	697b      	ldr	r3, [r7, #20]
    a90c:	2b1f      	cmp	r3, #31
    a90e:	dda1      	ble.n	a854 <USBHwISR+0xb0>
            }
        }
    }
    
DEBUG_LED_OFF(9);       
}
    a910:	3718      	adds	r7, #24
    a912:	46bd      	mov	sp, r7
    a914:	bd80      	pop	{r7, pc}
    a916:	bf00      	nop
    a918:	5000c200 	.word	0x5000c200
    a91c:	5000c208 	.word	0x5000c208
    a920:	10000aec 	.word	0x10000aec
    a924:	10000aa8 	.word	0x10000aa8
    a928:	5000c230 	.word	0x5000c230
    a92c:	5000c238 	.word	0x5000c238
    a930:	5000c214 	.word	0x5000c214
    a934:	10000aac 	.word	0x10000aac

0000a938 <USBHwInit>:
    acts as a pull-up and so prevents detection of USB disconnect.
        
    @return TRUE if the hardware was successfully initialised
 */
BOOL USBHwInit(void)
{
    a938:	b580      	push	{r7, lr}
    a93a:	af00      	add	r7, sp, #0
#ifdef LPC17xx
	// P2.9 is USB_CONNECT
    PINSEL4 = (PINSEL4 & ~(3 << 18)) | (1 << 18);
    a93c:	4a2d      	ldr	r2, [pc, #180]	; (a9f4 <USBHwInit+0xbc>)
    a93e:	4b2d      	ldr	r3, [pc, #180]	; (a9f4 <USBHwInit+0xbc>)
    a940:	681b      	ldr	r3, [r3, #0]
    a942:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
    a946:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    a94a:	6013      	str	r3, [r2, #0]

	// P1.18 is USB_UP_LED
    PINSEL3 = (PINSEL3 & ~(3 << 4)) | (1 << 4);
    a94c:	4a2a      	ldr	r2, [pc, #168]	; (a9f8 <USBHwInit+0xc0>)
    a94e:	4b2a      	ldr	r3, [pc, #168]	; (a9f8 <USBHwInit+0xc0>)
    a950:	681b      	ldr	r3, [r3, #0]
    a952:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    a956:	f043 0310 	orr.w	r3, r3, #16
    a95a:	6013      	str	r3, [r2, #0]

	// P1.30 is VBUS
    PINSEL3 = (PINSEL3 & ~(3 << 28)) | (2 << 28);
    a95c:	4a26      	ldr	r2, [pc, #152]	; (a9f8 <USBHwInit+0xc0>)
    a95e:	4b26      	ldr	r3, [pc, #152]	; (a9f8 <USBHwInit+0xc0>)
    a960:	681b      	ldr	r3, [r3, #0]
    a962:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
    a966:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    a96a:	6013      	str	r3, [r2, #0]

	// P0.29 is USB_D+
    PINSEL1 = (PINSEL1 & ~(3 << 26)) | (1 << 26);
    a96c:	4a23      	ldr	r2, [pc, #140]	; (a9fc <USBHwInit+0xc4>)
    a96e:	4b23      	ldr	r3, [pc, #140]	; (a9fc <USBHwInit+0xc4>)
    a970:	681b      	ldr	r3, [r3, #0]
    a972:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
    a976:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    a97a:	6013      	str	r3, [r2, #0]

	// P0.30 is USB_D-
    PINSEL1 = (PINSEL1 & ~(3 << 28)) | (1 << 28);
    a97c:	4a1f      	ldr	r2, [pc, #124]	; (a9fc <USBHwInit+0xc4>)
    a97e:	4b1f      	ldr	r3, [pc, #124]	; (a9fc <USBHwInit+0xc4>)
    a980:	681b      	ldr	r3, [r3, #0]
    a982:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
    a986:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    a98a:	6013      	str	r3, [r2, #0]

	// enable PUSB
	PCONP |= PCONP_PCUSB;
    a98c:	4a1c      	ldr	r2, [pc, #112]	; (aa00 <USBHwInit+0xc8>)
    a98e:	4b1c      	ldr	r3, [pc, #112]	; (aa00 <USBHwInit+0xc8>)
    a990:	681b      	ldr	r3, [r3, #0]
    a992:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    a996:	6013      	str	r3, [r2, #0]

	/* enable the USB controller clocks */
    USBClkCtrl |= (USBClkCtrl_DEV_CLK_EN | USBClkCtrl_AHB_CLK_EN);
    a998:	4a1a      	ldr	r2, [pc, #104]	; (aa04 <USBHwInit+0xcc>)
    a99a:	4b1a      	ldr	r3, [pc, #104]	; (aa04 <USBHwInit+0xcc>)
    a99c:	681b      	ldr	r3, [r3, #0]
    a99e:	f043 0312 	orr.w	r3, r3, #18
    a9a2:	6013      	str	r3, [r2, #0]
    while (!(USBClkSt & USBClkSt_DEV_CLK_ON));
    a9a4:	bf00      	nop
    a9a6:	4b18      	ldr	r3, [pc, #96]	; (aa08 <USBHwInit+0xd0>)
    a9a8:	681b      	ldr	r3, [r3, #0]
    a9aa:	f003 0302 	and.w	r3, r3, #2
    a9ae:	2b00      	cmp	r3, #0
    a9b0:	d0f9      	beq.n	a9a6 <USBHwInit+0x6e>
    while (!(USBClkSt & USBClkSt_AHB_CLK_ON));
    a9b2:	bf00      	nop
    a9b4:	4b14      	ldr	r3, [pc, #80]	; (aa08 <USBHwInit+0xd0>)
    a9b6:	681b      	ldr	r3, [r3, #0]
    a9b8:	f003 0310 	and.w	r3, r3, #16
    a9bc:	2b00      	cmp	r3, #0
    a9be:	d0f9      	beq.n	a9b4 <USBHwInit+0x7c>
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    a9c0:	4b12      	ldr	r3, [pc, #72]	; (aa0c <USBHwInit+0xd4>)
    a9c2:	2200      	movs	r2, #0
    a9c4:	601a      	str	r2, [r3, #0]
    USBDevIntClr = 0xFFFFFFFF;
    a9c6:	4b12      	ldr	r3, [pc, #72]	; (aa10 <USBHwInit+0xd8>)
    a9c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    a9cc:	601a      	str	r2, [r3, #0]
    USBDevIntPri = 0;
    a9ce:	4b11      	ldr	r3, [pc, #68]	; (aa14 <USBHwInit+0xdc>)
    a9d0:	2200      	movs	r2, #0
    a9d2:	601a      	str	r2, [r3, #0]

    USBEpIntEn = 0;
    a9d4:	4b10      	ldr	r3, [pc, #64]	; (aa18 <USBHwInit+0xe0>)
    a9d6:	2200      	movs	r2, #0
    a9d8:	601a      	str	r2, [r3, #0]
    USBEpIntClr = 0xFFFFFFFF;
    a9da:	4b10      	ldr	r3, [pc, #64]	; (aa1c <USBHwInit+0xe4>)
    a9dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    a9e0:	601a      	str	r2, [r3, #0]
    USBEpIntPri = 0;
    a9e2:	4b0f      	ldr	r3, [pc, #60]	; (aa20 <USBHwInit+0xe8>)
    a9e4:	2200      	movs	r2, #0
    a9e6:	601a      	str	r2, [r3, #0]

    // by default, only ACKs generate interrupts
    USBHwNakIntEnable(0);
    a9e8:	2000      	movs	r0, #0
    a9ea:	f7ff fdcb 	bl	a584 <USBHwNakIntEnable>
    // init debug leds
    DEBUG_LED_INIT(8);
    DEBUG_LED_INIT(9);
    DEBUG_LED_INIT(10);

    return TRUE;
    a9ee:	2301      	movs	r3, #1
}
    a9f0:	4618      	mov	r0, r3
    a9f2:	bd80      	pop	{r7, pc}
    a9f4:	4002c010 	.word	0x4002c010
    a9f8:	4002c00c 	.word	0x4002c00c
    a9fc:	4002c004 	.word	0x4002c004
    aa00:	400fc0c4 	.word	0x400fc0c4
    aa04:	5000cff4 	.word	0x5000cff4
    aa08:	5000cff8 	.word	0x5000cff8
    aa0c:	5000c204 	.word	0x5000c204
    aa10:	5000c208 	.word	0x5000c208
    aa14:	5000c22c 	.word	0x5000c22c
    aa18:	5000c234 	.word	0x5000c234
    aa1c:	5000c238 	.word	0x5000c238
    aa20:	5000c240 	.word	0x5000c240

0000aa24 <USBFilterOsVendorMessage>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the request was handled by this filter, FALSE otherwise
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
    aa24:	b480      	push	{r7}
    aa26:	b089      	sub	sp, #36	; 0x24
    aa28:	af00      	add	r7, sp, #0
    aa2a:	60f8      	str	r0, [r7, #12]
    aa2c:	60b9      	str	r1, [r7, #8]
    aa2e:	607a      	str	r2, [r7, #4]
    aa30:	603b      	str	r3, [r7, #0]
	if(bMsVendorIndex == 0)	{
    aa32:	4b2d      	ldr	r3, [pc, #180]	; (aae8 <USBFilterOsVendorMessage+0xc4>)
    aa34:	781b      	ldrb	r3, [r3, #0]
    aa36:	2b00      	cmp	r3, #0
    aa38:	d101      	bne.n	aa3e <USBFilterOsVendorMessage+0x1a>
		// Feature is disabled.
		return FALSE;
    aa3a:	2300      	movs	r3, #0
    aa3c:	e04e      	b.n	aadc <USBFilterOsVendorMessage+0xb8>
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
    aa3e:	68fb      	ldr	r3, [r7, #12]
    aa40:	785a      	ldrb	r2, [r3, #1]
    aa42:	4b29      	ldr	r3, [pc, #164]	; (aae8 <USBFilterOsVendorMessage+0xc4>)
    aa44:	781b      	ldrb	r3, [r3, #0]
    aa46:	429a      	cmp	r2, r3
    aa48:	d147      	bne.n	aada <USBFilterOsVendorMessage+0xb6>
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
    aa4a:	68bb      	ldr	r3, [r7, #8]
    aa4c:	2200      	movs	r2, #0
    aa4e:	601a      	str	r2, [r3, #0]
	
		int iRequestLength = pSetup->wLength;
    aa50:	68fb      	ldr	r3, [r7, #12]
    aa52:	88db      	ldrh	r3, [r3, #6]
    aa54:	61fb      	str	r3, [r7, #28]
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
    aa56:	68fb      	ldr	r3, [r7, #12]
    aa58:	885b      	ldrh	r3, [r3, #2]
    aa5a:	76fb      	strb	r3, [r7, #27]
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
    aa5c:	68fb      	ldr	r3, [r7, #12]
    aa5e:	885b      	ldrh	r3, [r3, #2]
    aa60:	0a1b      	lsrs	r3, r3, #8
    aa62:	b29b      	uxth	r3, r3
    aa64:	76bb      	strb	r3, [r7, #26]
	
		switch (pSetup->wIndex) {
    aa66:	68fb      	ldr	r3, [r7, #12]
    aa68:	889b      	ldrh	r3, [r3, #4]
    aa6a:	2b04      	cmp	r3, #4
    aa6c:	d002      	beq.n	aa74 <USBFilterOsVendorMessage+0x50>
    aa6e:	2b05      	cmp	r3, #5
    aa70:	d007      	beq.n	aa82 <USBFilterOsVendorMessage+0x5e>
    aa72:	e00d      	b.n	aa90 <USBFilterOsVendorMessage+0x6c>
		case DESC_EXT_OS_FEATURES:
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
    aa74:	683b      	ldr	r3, [r7, #0]
    aa76:	4a1d      	ldr	r2, [pc, #116]	; (aaec <USBFilterOsVendorMessage+0xc8>)
    aa78:	601a      	str	r2, [r3, #0]
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
    aa7a:	687b      	ldr	r3, [r7, #4]
    aa7c:	2228      	movs	r2, #40	; 0x28
    aa7e:	601a      	str	r2, [r3, #0]
			break;
    aa80:	e008      	b.n	aa94 <USBFilterOsVendorMessage+0x70>
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
    aa82:	683b      	ldr	r3, [r7, #0]
    aa84:	4a1a      	ldr	r2, [pc, #104]	; (aaf0 <USBFilterOsVendorMessage+0xcc>)
    aa86:	601a      	str	r2, [r3, #0]
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    aa88:	687b      	ldr	r3, [r7, #4]
    aa8a:	2292      	movs	r2, #146	; 0x92
    aa8c:	601a      	str	r2, [r3, #0]
			break;
    aa8e:	e001      	b.n	aa94 <USBFilterOsVendorMessage+0x70>

		default:
			return TRUE;
    aa90:	2301      	movs	r3, #1
    aa92:	e023      	b.n	aadc <USBFilterOsVendorMessage+0xb8>
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
    aa94:	7ebb      	ldrb	r3, [r7, #26]
    aa96:	041b      	lsls	r3, r3, #16
    aa98:	617b      	str	r3, [r7, #20]
		if (*piLen < iPageOffset) {
    aa9a:	687b      	ldr	r3, [r7, #4]
    aa9c:	681a      	ldr	r2, [r3, #0]
    aa9e:	697b      	ldr	r3, [r7, #20]
    aaa0:	429a      	cmp	r2, r3
    aaa2:	da01      	bge.n	aaa8 <USBFilterOsVendorMessage+0x84>
			// Not enough data for the requested offset.
			return TRUE;
    aaa4:	2301      	movs	r3, #1
    aaa6:	e019      	b.n	aadc <USBFilterOsVendorMessage+0xb8>
		}
		*ppbData += iPageOffset;
    aaa8:	683b      	ldr	r3, [r7, #0]
    aaaa:	681a      	ldr	r2, [r3, #0]
    aaac:	697b      	ldr	r3, [r7, #20]
    aaae:	441a      	add	r2, r3
    aab0:	683b      	ldr	r3, [r7, #0]
    aab2:	601a      	str	r2, [r3, #0]
		*piLen -= iPageOffset;
    aab4:	687b      	ldr	r3, [r7, #4]
    aab6:	681a      	ldr	r2, [r3, #0]
    aab8:	697b      	ldr	r3, [r7, #20]
    aaba:	1ad2      	subs	r2, r2, r3
    aabc:	687b      	ldr	r3, [r7, #4]
    aabe:	601a      	str	r2, [r3, #0]
		
		if (*piLen > iRequestLength) {
    aac0:	687b      	ldr	r3, [r7, #4]
    aac2:	681a      	ldr	r2, [r3, #0]
    aac4:	69fb      	ldr	r3, [r7, #28]
    aac6:	429a      	cmp	r2, r3
    aac8:	dd02      	ble.n	aad0 <USBFilterOsVendorMessage+0xac>
			// Clip data longer than the requested length
			*piLen = iRequestLength;
    aaca:	687b      	ldr	r3, [r7, #4]
    aacc:	69fa      	ldr	r2, [r7, #28]
    aace:	601a      	str	r2, [r3, #0]
		}
	
		*pfSuccess = TRUE;
    aad0:	68bb      	ldr	r3, [r7, #8]
    aad2:	2201      	movs	r2, #1
    aad4:	601a      	str	r2, [r3, #0]
		return TRUE;
    aad6:	2301      	movs	r3, #1
    aad8:	e000      	b.n	aadc <USBFilterOsVendorMessage+0xb8>
	}
	
	// These are not the requests you are looking for
	return FALSE;
    aada:	2300      	movs	r3, #0
}
    aadc:	4618      	mov	r0, r3
    aade:	3724      	adds	r7, #36	; 0x24
    aae0:	46bd      	mov	sp, r7
    aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
    aae6:	4770      	bx	lr
    aae8:	10000afc 	.word	0x10000afc
    aaec:	0000bbf4 	.word	0x0000bbf4
    aaf0:	100008cc 	.word	0x100008cc

0000aaf4 <USBRegisterWinusbInterface>:
	@param [in]		pcInterfaceGuid			ASCII String GUID in curly braces
												Windows will use this as a 
												Device Interface GUID
 */
void USBRegisterWinusbInterface(U8 bVendorRequestIndex, const char* pcInterfaceGuid)
{
    aaf4:	b480      	push	{r7}
    aaf6:	b087      	sub	sp, #28
    aaf8:	af00      	add	r7, sp, #0
    aafa:	4603      	mov	r3, r0
    aafc:	6039      	str	r1, [r7, #0]
    aafe:	71fb      	strb	r3, [r7, #7]
	bMsVendorIndex = bVendorRequestIndex;
    ab00:	4a18      	ldr	r2, [pc, #96]	; (ab64 <USBRegisterWinusbInterface+0x70>)
    ab02:	79fb      	ldrb	r3, [r7, #7]
    ab04:	7013      	strb	r3, [r2, #0]
	
	if(!pcInterfaceGuid) {
    ab06:	683b      	ldr	r3, [r7, #0]
    ab08:	2b00      	cmp	r3, #0
    ab0a:	d100      	bne.n	ab0e <USBRegisterWinusbInterface+0x1a>
		return; // Trust that caller is actually specifying this with nonzero RequestIndex.
    ab0c:	e024      	b.n	ab58 <USBRegisterWinusbInterface+0x64>
	}
	
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
    ab0e:	4b16      	ldr	r3, [pc, #88]	; (ab68 <USBRegisterWinusbInterface+0x74>)
    ab10:	617b      	str	r3, [r7, #20]
	const int ciMaxLength = 38;
    ab12:	2326      	movs	r3, #38	; 0x26
    ab14:	60fb      	str	r3, [r7, #12]
	
	for(int i = 0; i < ciMaxLength; i++) {
    ab16:	2300      	movs	r3, #0
    ab18:	613b      	str	r3, [r7, #16]
    ab1a:	e012      	b.n	ab42 <USBRegisterWinusbInterface+0x4e>
		if(!pcInterfaceGuid[i]) break;
    ab1c:	693b      	ldr	r3, [r7, #16]
    ab1e:	683a      	ldr	r2, [r7, #0]
    ab20:	4413      	add	r3, r2
    ab22:	781b      	ldrb	r3, [r3, #0]
    ab24:	2b00      	cmp	r3, #0
    ab26:	d100      	bne.n	ab2a <USBRegisterWinusbInterface+0x36>
    ab28:	e00f      	b.n	ab4a <USBRegisterWinusbInterface+0x56>
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
    ab2a:	693b      	ldr	r3, [r7, #16]
    ab2c:	683a      	ldr	r2, [r7, #0]
    ab2e:	4413      	add	r3, r2
    ab30:	781a      	ldrb	r2, [r3, #0]
    ab32:	697b      	ldr	r3, [r7, #20]
    ab34:	701a      	strb	r2, [r3, #0]
		pbWriteCursor += 2;
    ab36:	697b      	ldr	r3, [r7, #20]
    ab38:	3302      	adds	r3, #2
    ab3a:	617b      	str	r3, [r7, #20]
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    ab3c:	693b      	ldr	r3, [r7, #16]
    ab3e:	3301      	adds	r3, #1
    ab40:	613b      	str	r3, [r7, #16]
    ab42:	693a      	ldr	r2, [r7, #16]
    ab44:	68fb      	ldr	r3, [r7, #12]
    ab46:	429a      	cmp	r2, r3
    ab48:	dbe8      	blt.n	ab1c <USBRegisterWinusbInterface+0x28>
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
		pbWriteCursor += 2;
	}
	// Double terminate
	pbWriteCursor[0] = 0;
    ab4a:	697b      	ldr	r3, [r7, #20]
    ab4c:	2200      	movs	r2, #0
    ab4e:	701a      	strb	r2, [r3, #0]
	pbWriteCursor[2] = 0;
    ab50:	697b      	ldr	r3, [r7, #20]
    ab52:	3302      	adds	r3, #2
    ab54:	2200      	movs	r2, #0
    ab56:	701a      	strb	r2, [r3, #0]
	
}
    ab58:	371c      	adds	r7, #28
    ab5a:	46bd      	mov	sp, r7
    ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
    ab60:	4770      	bx	lr
    ab62:	bf00      	nop
    ab64:	10000afc 	.word	0x10000afc
    ab68:	1000090e 	.word	0x1000090e

0000ab6c <USBGetOsStringDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
    ab6c:	b480      	push	{r7}
    ab6e:	b083      	sub	sp, #12
    ab70:	af00      	add	r7, sp, #0
    ab72:	6078      	str	r0, [r7, #4]
    ab74:	6039      	str	r1, [r7, #0]
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    ab76:	4b08      	ldr	r3, [pc, #32]	; (ab98 <USBGetOsStringDescriptor+0x2c>)
    ab78:	781a      	ldrb	r2, [r3, #0]
    ab7a:	4b08      	ldr	r3, [pc, #32]	; (ab9c <USBGetOsStringDescriptor+0x30>)
    ab7c:	741a      	strb	r2, [r3, #16]
	
	*ppbData = abOsStringDescriptor;
    ab7e:	683b      	ldr	r3, [r7, #0]
    ab80:	4a06      	ldr	r2, [pc, #24]	; (ab9c <USBGetOsStringDescriptor+0x30>)
    ab82:	601a      	str	r2, [r3, #0]
	*piLen = sizeof(abOsStringDescriptor);
    ab84:	687b      	ldr	r3, [r7, #4]
    ab86:	2212      	movs	r2, #18
    ab88:	601a      	str	r2, [r3, #0]
	return TRUE;
    ab8a:	2301      	movs	r3, #1
}
    ab8c:	4618      	mov	r0, r3
    ab8e:	370c      	adds	r7, #12
    ab90:	46bd      	mov	sp, r7
    ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
    ab96:	4770      	bx	lr
    ab98:	10000afc 	.word	0x10000afc
    ab9c:	100008b8 	.word	0x100008b8

0000aba0 <USBRegisterDescriptors>:
	for the device.

	@param [in]	pabDescriptors	The descriptor byte array
 */
void USBRegisterDescriptors(const U8 *pabDescriptors)
{
    aba0:	b480      	push	{r7}
    aba2:	b083      	sub	sp, #12
    aba4:	af00      	add	r7, sp, #0
    aba6:	6078      	str	r0, [r7, #4]
	pabDescrip = pabDescriptors;
    aba8:	4a03      	ldr	r2, [pc, #12]	; (abb8 <USBRegisterDescriptors+0x18>)
    abaa:	687b      	ldr	r3, [r7, #4]
    abac:	6013      	str	r3, [r2, #0]
}
    abae:	370c      	adds	r7, #12
    abb0:	46bd      	mov	sp, r7
    abb2:	f85d 7b04 	ldr.w	r7, [sp], #4
    abb6:	4770      	bx	lr
    abb8:	10000af8 	.word	0x10000af8

0000abbc <USBGetDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetDescriptor(U16 wTypeIndex, U16 wLangID, int *piLen, U8 **ppbData)
{
    abbc:	b580      	push	{r7, lr}
    abbe:	b088      	sub	sp, #32
    abc0:	af00      	add	r7, sp, #0
    abc2:	60ba      	str	r2, [r7, #8]
    abc4:	607b      	str	r3, [r7, #4]
    abc6:	4603      	mov	r3, r0
    abc8:	81fb      	strh	r3, [r7, #14]
    abca:	460b      	mov	r3, r1
    abcc:	81bb      	strh	r3, [r7, #12]
	U8	*pab;
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
    abce:	89fb      	ldrh	r3, [r7, #14]
    abd0:	0a1b      	lsrs	r3, r3, #8
    abd2:	b29b      	uxth	r3, r3
    abd4:	75fb      	strb	r3, [r7, #23]
	bIndex = GET_DESC_INDEX(wTypeIndex);
    abd6:	89fb      	ldrh	r3, [r7, #14]
    abd8:	75bb      	strb	r3, [r7, #22]
	
    if (bType == DESC_STRING &&
    abda:	7dfb      	ldrb	r3, [r7, #23]
    abdc:	2b03      	cmp	r3, #3
    abde:	d10b      	bne.n	abf8 <USBGetDescriptor+0x3c>
    abe0:	7dbb      	ldrb	r3, [r7, #22]
    abe2:	2bee      	cmp	r3, #238	; 0xee
    abe4:	d108      	bne.n	abf8 <USBGetDescriptor+0x3c>
        bIndex == DESC_STRING_OS) {
        
        if (USBGetOsStringDescriptor(piLen, ppbData)) {
    abe6:	68b8      	ldr	r0, [r7, #8]
    abe8:	6879      	ldr	r1, [r7, #4]
    abea:	f7ff ffbf 	bl	ab6c <USBGetOsStringDescriptor>
    abee:	4603      	mov	r3, r0
    abf0:	2b00      	cmp	r3, #0
    abf2:	d001      	beq.n	abf8 <USBGetDescriptor+0x3c>
            
            return TRUE;
    abf4:	2301      	movs	r3, #1
    abf6:	e036      	b.n	ac66 <USBGetDescriptor+0xaa>
        }
    }
    	
	
	pab = (U8 *)pabDescrip;
    abf8:	4b1d      	ldr	r3, [pc, #116]	; (ac70 <USBGetDescriptor+0xb4>)
    abfa:	681b      	ldr	r3, [r3, #0]
    abfc:	61fb      	str	r3, [r7, #28]
	iCurIndex = 0;
    abfe:	2300      	movs	r3, #0
    ac00:	61bb      	str	r3, [r7, #24]
	
	while (pab[DESC_bLength] != 0) {
    ac02:	e02b      	b.n	ac5c <USBGetDescriptor+0xa0>
		if (pab[DESC_bDescriptorType] == bType) {
    ac04:	69fb      	ldr	r3, [r7, #28]
    ac06:	3301      	adds	r3, #1
    ac08:	781b      	ldrb	r3, [r3, #0]
    ac0a:	7dfa      	ldrb	r2, [r7, #23]
    ac0c:	429a      	cmp	r2, r3
    ac0e:	d11f      	bne.n	ac50 <USBGetDescriptor+0x94>
			if (iCurIndex == bIndex) {
    ac10:	7dba      	ldrb	r2, [r7, #22]
    ac12:	69bb      	ldr	r3, [r7, #24]
    ac14:	429a      	cmp	r2, r3
    ac16:	d118      	bne.n	ac4a <USBGetDescriptor+0x8e>
				// set data pointer
				*ppbData = pab;
    ac18:	687b      	ldr	r3, [r7, #4]
    ac1a:	69fa      	ldr	r2, [r7, #28]
    ac1c:	601a      	str	r2, [r3, #0]
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    ac1e:	7dfb      	ldrb	r3, [r7, #23]
    ac20:	2b02      	cmp	r3, #2
    ac22:	d10b      	bne.n	ac3c <USBGetDescriptor+0x80>
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    ac24:	69fb      	ldr	r3, [r7, #28]
    ac26:	3302      	adds	r3, #2
    ac28:	781b      	ldrb	r3, [r3, #0]
    ac2a:	461a      	mov	r2, r3
								(pab[CONF_DESC_wTotalLength + 1] << 8);
    ac2c:	69fb      	ldr	r3, [r7, #28]
    ac2e:	3303      	adds	r3, #3
    ac30:	781b      	ldrb	r3, [r3, #0]
    ac32:	021b      	lsls	r3, r3, #8
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    ac34:	431a      	orrs	r2, r3
    ac36:	68bb      	ldr	r3, [r7, #8]
    ac38:	601a      	str	r2, [r3, #0]
    ac3a:	e004      	b.n	ac46 <USBGetDescriptor+0x8a>
								(pab[CONF_DESC_wTotalLength + 1] << 8);
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
    ac3c:	69fb      	ldr	r3, [r7, #28]
    ac3e:	781b      	ldrb	r3, [r3, #0]
    ac40:	461a      	mov	r2, r3
    ac42:	68bb      	ldr	r3, [r7, #8]
    ac44:	601a      	str	r2, [r3, #0]
				}
				return TRUE;
    ac46:	2301      	movs	r3, #1
    ac48:	e00d      	b.n	ac66 <USBGetDescriptor+0xaa>
			}
			iCurIndex++;
    ac4a:	69bb      	ldr	r3, [r7, #24]
    ac4c:	3301      	adds	r3, #1
    ac4e:	61bb      	str	r3, [r7, #24]
		}
		// skip to next descriptor
		pab += pab[DESC_bLength];
    ac50:	69fb      	ldr	r3, [r7, #28]
    ac52:	781b      	ldrb	r3, [r3, #0]
    ac54:	461a      	mov	r2, r3
    ac56:	69fb      	ldr	r3, [r7, #28]
    ac58:	4413      	add	r3, r2
    ac5a:	61fb      	str	r3, [r7, #28]
    	
	
	pab = (U8 *)pabDescrip;
	iCurIndex = 0;
	
	while (pab[DESC_bLength] != 0) {
    ac5c:	69fb      	ldr	r3, [r7, #28]
    ac5e:	781b      	ldrb	r3, [r3, #0]
    ac60:	2b00      	cmp	r3, #0
    ac62:	d1cf      	bne.n	ac04 <USBGetDescriptor+0x48>
		// skip to next descriptor
		pab += pab[DESC_bLength];
	}
	// nothing found
	DBG("Desc %x not found!\n", wTypeIndex);
	return FALSE;
    ac64:	2300      	movs	r3, #0
}
    ac66:	4618      	mov	r0, r3
    ac68:	3720      	adds	r7, #32
    ac6a:	46bd      	mov	sp, r7
    ac6c:	bd80      	pop	{r7, pc}
    ac6e:	bf00      	nop
    ac70:	10000af8 	.word	0x10000af8

0000ac74 <USBSetConfiguration>:
	@todo function always returns TRUE, add stricter checking?
	
	@return TRUE if successfully configured, FALSE otherwise
 */
static BOOL USBSetConfiguration(U8 bConfigIndex, U8 bAltSetting)
{
    ac74:	b580      	push	{r7, lr}
    ac76:	b086      	sub	sp, #24
    ac78:	af00      	add	r7, sp, #0
    ac7a:	4603      	mov	r3, r0
    ac7c:	460a      	mov	r2, r1
    ac7e:	71fb      	strb	r3, [r7, #7]
    ac80:	4613      	mov	r3, r2
    ac82:	71bb      	strb	r3, [r7, #6]
	U8	bEP;
	U16	wMaxPktSize;
	
	ASSERT(pabDescrip != NULL);

	if (bConfigIndex == 0) {
    ac84:	79fb      	ldrb	r3, [r7, #7]
    ac86:	2b00      	cmp	r3, #0
    ac88:	d103      	bne.n	ac92 <USBSetConfiguration+0x1e>
		// unconfigure device
		USBHwConfigDevice(FALSE);
    ac8a:	2000      	movs	r0, #0
    ac8c:	f7ff fd78 	bl	a780 <USBHwConfigDevice>
    ac90:	e045      	b.n	ad1e <USBSetConfiguration+0xaa>
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
    ac92:	4b25      	ldr	r3, [pc, #148]	; (ad28 <USBSetConfiguration+0xb4>)
    ac94:	681b      	ldr	r3, [r3, #0]
    ac96:	617b      	str	r3, [r7, #20]
		bCurConfig = 0xFF;
    ac98:	23ff      	movs	r3, #255	; 0xff
    ac9a:	74fb      	strb	r3, [r7, #19]
		bCurAltSetting = 0xFF;
    ac9c:	23ff      	movs	r3, #255	; 0xff
    ac9e:	74bb      	strb	r3, [r7, #18]

		while (pab[DESC_bLength] != 0) {
    aca0:	e036      	b.n	ad10 <USBSetConfiguration+0x9c>

			switch (pab[DESC_bDescriptorType]) {
    aca2:	697b      	ldr	r3, [r7, #20]
    aca4:	3301      	adds	r3, #1
    aca6:	781b      	ldrb	r3, [r3, #0]
    aca8:	2b04      	cmp	r3, #4
    acaa:	d008      	beq.n	acbe <USBSetConfiguration+0x4a>
    acac:	2b05      	cmp	r3, #5
    acae:	d00a      	beq.n	acc6 <USBSetConfiguration+0x52>
    acb0:	2b02      	cmp	r3, #2
    acb2:	d000      	beq.n	acb6 <USBSetConfiguration+0x42>
					USBHwEPConfig(bEP, wMaxPktSize);
				}
				break;

			default:
				break;
    acb4:	e026      	b.n	ad04 <USBSetConfiguration+0x90>

			switch (pab[DESC_bDescriptorType]) {

			case DESC_CONFIGURATION:
				// remember current configuration index
				bCurConfig = pab[CONF_DESC_bConfigurationValue];
    acb6:	697b      	ldr	r3, [r7, #20]
    acb8:	795b      	ldrb	r3, [r3, #5]
    acba:	74fb      	strb	r3, [r7, #19]
				break;
    acbc:	e022      	b.n	ad04 <USBSetConfiguration+0x90>

			case DESC_INTERFACE:
				// remember current alternate setting
				bCurAltSetting = pab[INTF_DESC_bAlternateSetting];
    acbe:	697b      	ldr	r3, [r7, #20]
    acc0:	78db      	ldrb	r3, [r3, #3]
    acc2:	74bb      	strb	r3, [r7, #18]
				break;
    acc4:	e01e      	b.n	ad04 <USBSetConfiguration+0x90>

			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
    acc6:	7cfa      	ldrb	r2, [r7, #19]
    acc8:	79fb      	ldrb	r3, [r7, #7]
    acca:	429a      	cmp	r2, r3
    accc:	d119      	bne.n	ad02 <USBSetConfiguration+0x8e>
    acce:	7cba      	ldrb	r2, [r7, #18]
    acd0:	79bb      	ldrb	r3, [r7, #6]
    acd2:	429a      	cmp	r2, r3
    acd4:	d115      	bne.n	ad02 <USBSetConfiguration+0x8e>
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
    acd6:	697b      	ldr	r3, [r7, #20]
    acd8:	789b      	ldrb	r3, [r3, #2]
    acda:	747b      	strb	r3, [r7, #17]
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    acdc:	697b      	ldr	r3, [r7, #20]
    acde:	3304      	adds	r3, #4
    ace0:	781b      	ldrb	r3, [r3, #0]
    ace2:	b29a      	uxth	r2, r3
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
    ace4:	697b      	ldr	r3, [r7, #20]
    ace6:	3305      	adds	r3, #5
    ace8:	781b      	ldrb	r3, [r3, #0]
    acea:	021b      	lsls	r3, r3, #8
			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    acec:	b29b      	uxth	r3, r3
    acee:	4313      	orrs	r3, r2
    acf0:	b29b      	uxth	r3, r3
    acf2:	81fb      	strh	r3, [r7, #14]
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
					// configure endpoint
					USBHwEPConfig(bEP, wMaxPktSize);
    acf4:	7c7a      	ldrb	r2, [r7, #17]
    acf6:	89fb      	ldrh	r3, [r7, #14]
    acf8:	4610      	mov	r0, r2
    acfa:	4619      	mov	r1, r3
    acfc:	f7ff fbb8 	bl	a470 <USBHwEPConfig>
				}
				break;
    ad00:	e7ff      	b.n	ad02 <USBSetConfiguration+0x8e>
    ad02:	bf00      	nop

			default:
				break;
			}
			// skip to next descriptor
			pab += pab[DESC_bLength];
    ad04:	697b      	ldr	r3, [r7, #20]
    ad06:	781b      	ldrb	r3, [r3, #0]
    ad08:	461a      	mov	r2, r3
    ad0a:	697b      	ldr	r3, [r7, #20]
    ad0c:	4413      	add	r3, r2
    ad0e:	617b      	str	r3, [r7, #20]
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
		bCurConfig = 0xFF;
		bCurAltSetting = 0xFF;

		while (pab[DESC_bLength] != 0) {
    ad10:	697b      	ldr	r3, [r7, #20]
    ad12:	781b      	ldrb	r3, [r3, #0]
    ad14:	2b00      	cmp	r3, #0
    ad16:	d1c4      	bne.n	aca2 <USBSetConfiguration+0x2e>
			// skip to next descriptor
			pab += pab[DESC_bLength];
		}
		
		// configure device
		USBHwConfigDevice(TRUE);
    ad18:	2001      	movs	r0, #1
    ad1a:	f7ff fd31 	bl	a780 <USBHwConfigDevice>
	}

	return TRUE;
    ad1e:	2301      	movs	r3, #1
}
    ad20:	4618      	mov	r0, r3
    ad22:	3718      	adds	r7, #24
    ad24:	46bd      	mov	sp, r7
    ad26:	bd80      	pop	{r7, pc}
    ad28:	10000af8 	.word	0x10000af8

0000ad2c <HandleStdDeviceReq>:
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
    ad2c:	b580      	push	{r7, lr}
    ad2e:	b086      	sub	sp, #24
    ad30:	af00      	add	r7, sp, #0
    ad32:	60f8      	str	r0, [r7, #12]
    ad34:	60b9      	str	r1, [r7, #8]
    ad36:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    ad38:	687b      	ldr	r3, [r7, #4]
    ad3a:	681b      	ldr	r3, [r3, #0]
    ad3c:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    ad3e:	68fb      	ldr	r3, [r7, #12]
    ad40:	785b      	ldrb	r3, [r3, #1]
    ad42:	2b09      	cmp	r3, #9
    ad44:	d852      	bhi.n	adec <HandleStdDeviceReq+0xc0>
    ad46:	a201      	add	r2, pc, #4	; (adr r2, ad4c <HandleStdDeviceReq+0x20>)
    ad48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    ad4c:	0000ad75 	.word	0x0000ad75
    ad50:	0000ade5 	.word	0x0000ade5
    ad54:	0000aded 	.word	0x0000aded
    ad58:	0000ade5 	.word	0x0000ade5
    ad5c:	0000aded 	.word	0x0000aded
    ad60:	0000ad8b 	.word	0x0000ad8b
    ad64:	0000ad99 	.word	0x0000ad99
    ad68:	0000ade9 	.word	0x0000ade9
    ad6c:	0000adb1 	.word	0x0000adb1
    ad70:	0000adc1 	.word	0x0000adc1
	
	case REQ_GET_STATUS:
		// bit 0: self-powered
		// bit 1: remote wakeup = not supported
		pbData[0] = 0;
    ad74:	697b      	ldr	r3, [r7, #20]
    ad76:	2200      	movs	r2, #0
    ad78:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    ad7a:	697b      	ldr	r3, [r7, #20]
    ad7c:	3301      	adds	r3, #1
    ad7e:	2200      	movs	r2, #0
    ad80:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    ad82:	68bb      	ldr	r3, [r7, #8]
    ad84:	2202      	movs	r2, #2
    ad86:	601a      	str	r2, [r3, #0]
		break;
    ad88:	e032      	b.n	adf0 <HandleStdDeviceReq+0xc4>
		
	case REQ_SET_ADDRESS:
		USBHwSetAddress(pSetup->wValue);
    ad8a:	68fb      	ldr	r3, [r7, #12]
    ad8c:	885b      	ldrh	r3, [r3, #2]
    ad8e:	b2db      	uxtb	r3, r3
    ad90:	4618      	mov	r0, r3
    ad92:	f7ff fbd3 	bl	a53c <USBHwSetAddress>
		break;
    ad96:	e02b      	b.n	adf0 <HandleStdDeviceReq+0xc4>

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    ad98:	68fb      	ldr	r3, [r7, #12]
    ad9a:	885a      	ldrh	r2, [r3, #2]
    ad9c:	68fb      	ldr	r3, [r7, #12]
    ad9e:	889b      	ldrh	r3, [r3, #4]
    ada0:	4610      	mov	r0, r2
    ada2:	4619      	mov	r1, r3
    ada4:	68ba      	ldr	r2, [r7, #8]
    ada6:	687b      	ldr	r3, [r7, #4]
    ada8:	f7ff ff08 	bl	abbc <USBGetDescriptor>
    adac:	4603      	mov	r3, r0
    adae:	e020      	b.n	adf2 <HandleStdDeviceReq+0xc6>

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    adb0:	4b12      	ldr	r3, [pc, #72]	; (adfc <HandleStdDeviceReq+0xd0>)
    adb2:	781a      	ldrb	r2, [r3, #0]
    adb4:	697b      	ldr	r3, [r7, #20]
    adb6:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    adb8:	68bb      	ldr	r3, [r7, #8]
    adba:	2201      	movs	r2, #1
    adbc:	601a      	str	r2, [r3, #0]
		break;
    adbe:	e017      	b.n	adf0 <HandleStdDeviceReq+0xc4>

	case REQ_SET_CONFIGURATION:
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
    adc0:	68fb      	ldr	r3, [r7, #12]
    adc2:	885b      	ldrh	r3, [r3, #2]
    adc4:	b2db      	uxtb	r3, r3
    adc6:	4618      	mov	r0, r3
    adc8:	2100      	movs	r1, #0
    adca:	f7ff ff53 	bl	ac74 <USBSetConfiguration>
    adce:	4603      	mov	r3, r0
    add0:	2b00      	cmp	r3, #0
    add2:	d101      	bne.n	add8 <HandleStdDeviceReq+0xac>
			DBG("USBSetConfiguration failed!\n");
			return FALSE;
    add4:	2300      	movs	r3, #0
    add6:	e00c      	b.n	adf2 <HandleStdDeviceReq+0xc6>
		}
		// configuration successful, update current configuration
		bConfiguration = pSetup->wValue & 0xFF;	
    add8:	68fb      	ldr	r3, [r7, #12]
    adda:	885b      	ldrh	r3, [r3, #2]
    addc:	b2da      	uxtb	r2, r3
    adde:	4b07      	ldr	r3, [pc, #28]	; (adfc <HandleStdDeviceReq+0xd0>)
    ade0:	701a      	strb	r2, [r3, #0]
		break;
    ade2:	e005      	b.n	adf0 <HandleStdDeviceReq+0xc4>
			// put DEVICE_REMOTE_WAKEUP code here
		}
		if (pSetup->wValue == FEA_TEST_MODE) {
			// put TEST_MODE code here
		}
		return FALSE;
    ade4:	2300      	movs	r3, #0
    ade6:	e004      	b.n	adf2 <HandleStdDeviceReq+0xc6>

	case REQ_SET_DESCRIPTOR:
		DBG("Device req %d not implemented\n", pSetup->bRequest);
		return FALSE;
    ade8:	2300      	movs	r3, #0
    adea:	e002      	b.n	adf2 <HandleStdDeviceReq+0xc6>

	default:
		DBG("Illegal device req %d\n", pSetup->bRequest);
		return FALSE;
    adec:	2300      	movs	r3, #0
    adee:	e000      	b.n	adf2 <HandleStdDeviceReq+0xc6>
	}
	
	return TRUE;
    adf0:	2301      	movs	r3, #1
}
    adf2:	4618      	mov	r0, r3
    adf4:	3718      	adds	r7, #24
    adf6:	46bd      	mov	sp, r7
    adf8:	bd80      	pop	{r7, pc}
    adfa:	bf00      	nop
    adfc:	10000af0 	.word	0x10000af0

0000ae00 <HandleStdInterfaceReq>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    ae00:	b480      	push	{r7}
    ae02:	b087      	sub	sp, #28
    ae04:	af00      	add	r7, sp, #0
    ae06:	60f8      	str	r0, [r7, #12]
    ae08:	60b9      	str	r1, [r7, #8]
    ae0a:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    ae0c:	687b      	ldr	r3, [r7, #4]
    ae0e:	681b      	ldr	r3, [r3, #0]
    ae10:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    ae12:	68fb      	ldr	r3, [r7, #12]
    ae14:	785b      	ldrb	r3, [r3, #1]
    ae16:	2b0b      	cmp	r3, #11
    ae18:	d838      	bhi.n	ae8c <HandleStdInterfaceReq+0x8c>
    ae1a:	a201      	add	r2, pc, #4	; (adr r2, ae20 <HandleStdInterfaceReq+0x20>)
    ae1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    ae20:	0000ae51 	.word	0x0000ae51
    ae24:	0000ae67 	.word	0x0000ae67
    ae28:	0000ae8d 	.word	0x0000ae8d
    ae2c:	0000ae67 	.word	0x0000ae67
    ae30:	0000ae8d 	.word	0x0000ae8d
    ae34:	0000ae8d 	.word	0x0000ae8d
    ae38:	0000ae8d 	.word	0x0000ae8d
    ae3c:	0000ae8d 	.word	0x0000ae8d
    ae40:	0000ae8d 	.word	0x0000ae8d
    ae44:	0000ae8d 	.word	0x0000ae8d
    ae48:	0000ae6b 	.word	0x0000ae6b
    ae4c:	0000ae79 	.word	0x0000ae79

	case REQ_GET_STATUS:
		// no bits specified
		pbData[0] = 0;
    ae50:	697b      	ldr	r3, [r7, #20]
    ae52:	2200      	movs	r2, #0
    ae54:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    ae56:	697b      	ldr	r3, [r7, #20]
    ae58:	3301      	adds	r3, #1
    ae5a:	2200      	movs	r2, #0
    ae5c:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    ae5e:	68bb      	ldr	r3, [r7, #8]
    ae60:	2202      	movs	r2, #2
    ae62:	601a      	str	r2, [r3, #0]
		break;
    ae64:	e014      	b.n	ae90 <HandleStdInterfaceReq+0x90>

	case REQ_CLEAR_FEATURE:
	case REQ_SET_FEATURE:
		// not defined for interface
		return FALSE;
    ae66:	2300      	movs	r3, #0
    ae68:	e013      	b.n	ae92 <HandleStdInterfaceReq+0x92>
	
	case REQ_GET_INTERFACE:	// TODO use bNumInterfaces
        // there is only one interface, return n-1 (= 0)
		pbData[0] = 0;
    ae6a:	697b      	ldr	r3, [r7, #20]
    ae6c:	2200      	movs	r2, #0
    ae6e:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    ae70:	68bb      	ldr	r3, [r7, #8]
    ae72:	2201      	movs	r2, #1
    ae74:	601a      	str	r2, [r3, #0]
		break;
    ae76:	e00b      	b.n	ae90 <HandleStdInterfaceReq+0x90>
	
	case REQ_SET_INTERFACE:	// TODO use bNumInterfaces
		// there is only one interface (= 0)
		if (pSetup->wValue != 0) {
    ae78:	68fb      	ldr	r3, [r7, #12]
    ae7a:	885b      	ldrh	r3, [r3, #2]
    ae7c:	2b00      	cmp	r3, #0
    ae7e:	d001      	beq.n	ae84 <HandleStdInterfaceReq+0x84>
			return FALSE;
    ae80:	2300      	movs	r3, #0
    ae82:	e006      	b.n	ae92 <HandleStdInterfaceReq+0x92>
		}
		*piLen = 0;
    ae84:	68bb      	ldr	r3, [r7, #8]
    ae86:	2200      	movs	r2, #0
    ae88:	601a      	str	r2, [r3, #0]
		break;
    ae8a:	e001      	b.n	ae90 <HandleStdInterfaceReq+0x90>

	default:
		DBG("Illegal interface req %d\n", pSetup->bRequest);
		return FALSE;
    ae8c:	2300      	movs	r3, #0
    ae8e:	e000      	b.n	ae92 <HandleStdInterfaceReq+0x92>
	}

	return TRUE;
    ae90:	2301      	movs	r3, #1
}
    ae92:	4618      	mov	r0, r3
    ae94:	371c      	adds	r7, #28
    ae96:	46bd      	mov	sp, r7
    ae98:	f85d 7b04 	ldr.w	r7, [sp], #4
    ae9c:	4770      	bx	lr
    ae9e:	bf00      	nop

0000aea0 <HandleStdEndPointReq>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdEndPointReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    aea0:	b580      	push	{r7, lr}
    aea2:	b086      	sub	sp, #24
    aea4:	af00      	add	r7, sp, #0
    aea6:	60f8      	str	r0, [r7, #12]
    aea8:	60b9      	str	r1, [r7, #8]
    aeaa:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    aeac:	687b      	ldr	r3, [r7, #4]
    aeae:	681b      	ldr	r3, [r3, #0]
    aeb0:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    aeb2:	68fb      	ldr	r3, [r7, #12]
    aeb4:	785b      	ldrb	r3, [r3, #1]
    aeb6:	2b0c      	cmp	r3, #12
    aeb8:	d853      	bhi.n	af62 <HandleStdEndPointReq+0xc2>
    aeba:	a201      	add	r2, pc, #4	; (adr r2, aec0 <HandleStdEndPointReq+0x20>)
    aebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    aec0:	0000aef5 	.word	0x0000aef5
    aec4:	0000af27 	.word	0x0000af27
    aec8:	0000af63 	.word	0x0000af63
    aecc:	0000af43 	.word	0x0000af43
    aed0:	0000af63 	.word	0x0000af63
    aed4:	0000af63 	.word	0x0000af63
    aed8:	0000af63 	.word	0x0000af63
    aedc:	0000af63 	.word	0x0000af63
    aee0:	0000af63 	.word	0x0000af63
    aee4:	0000af63 	.word	0x0000af63
    aee8:	0000af63 	.word	0x0000af63
    aeec:	0000af63 	.word	0x0000af63
    aef0:	0000af5f 	.word	0x0000af5f
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    aef4:	68fb      	ldr	r3, [r7, #12]
    aef6:	889b      	ldrh	r3, [r3, #4]
    aef8:	b2db      	uxtb	r3, r3
    aefa:	4618      	mov	r0, r3
    aefc:	f7ff fb50 	bl	a5a0 <USBHwEPGetStatus>
    af00:	4603      	mov	r3, r0
    af02:	f003 0302 	and.w	r3, r3, #2
    af06:	2b00      	cmp	r3, #0
    af08:	bf14      	ite	ne
    af0a:	2301      	movne	r3, #1
    af0c:	2300      	moveq	r3, #0
    af0e:	b2db      	uxtb	r3, r3
    af10:	461a      	mov	r2, r3
    af12:	697b      	ldr	r3, [r7, #20]
    af14:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    af16:	697b      	ldr	r3, [r7, #20]
    af18:	3301      	adds	r3, #1
    af1a:	2200      	movs	r2, #0
    af1c:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    af1e:	68bb      	ldr	r3, [r7, #8]
    af20:	2202      	movs	r2, #2
    af22:	601a      	str	r2, [r3, #0]
		break;
    af24:	e01f      	b.n	af66 <HandleStdEndPointReq+0xc6>
		
	case REQ_CLEAR_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    af26:	68fb      	ldr	r3, [r7, #12]
    af28:	885b      	ldrh	r3, [r3, #2]
    af2a:	2b00      	cmp	r3, #0
    af2c:	d107      	bne.n	af3e <HandleStdEndPointReq+0x9e>
			// clear HALT by unstalling
			USBHwEPStall(pSetup->wIndex, FALSE);
    af2e:	68fb      	ldr	r3, [r7, #12]
    af30:	889b      	ldrh	r3, [r3, #4]
    af32:	b2db      	uxtb	r3, r3
    af34:	4618      	mov	r0, r3
    af36:	2100      	movs	r1, #0
    af38:	f7ff fb4a 	bl	a5d0 <USBHwEPStall>
			break;
    af3c:	e013      	b.n	af66 <HandleStdEndPointReq+0xc6>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
    af3e:	2300      	movs	r3, #0
    af40:	e012      	b.n	af68 <HandleStdEndPointReq+0xc8>
	
	case REQ_SET_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    af42:	68fb      	ldr	r3, [r7, #12]
    af44:	885b      	ldrh	r3, [r3, #2]
    af46:	2b00      	cmp	r3, #0
    af48:	d107      	bne.n	af5a <HandleStdEndPointReq+0xba>
			// set HALT by stalling
			USBHwEPStall(pSetup->wIndex, TRUE);
    af4a:	68fb      	ldr	r3, [r7, #12]
    af4c:	889b      	ldrh	r3, [r3, #4]
    af4e:	b2db      	uxtb	r3, r3
    af50:	4618      	mov	r0, r3
    af52:	2101      	movs	r1, #1
    af54:	f7ff fb3c 	bl	a5d0 <USBHwEPStall>
			break;
    af58:	e005      	b.n	af66 <HandleStdEndPointReq+0xc6>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
    af5a:	2300      	movs	r3, #0
    af5c:	e004      	b.n	af68 <HandleStdEndPointReq+0xc8>

	case REQ_SYNCH_FRAME:
		DBG("EP req %d not implemented\n", pSetup->bRequest);
		return FALSE;
    af5e:	2300      	movs	r3, #0
    af60:	e002      	b.n	af68 <HandleStdEndPointReq+0xc8>

	default:
		DBG("Illegal EP req %d\n", pSetup->bRequest);
		return FALSE;
    af62:	2300      	movs	r3, #0
    af64:	e000      	b.n	af68 <HandleStdEndPointReq+0xc8>
	}
	
	return TRUE;
    af66:	2301      	movs	r3, #1
}
    af68:	4618      	mov	r0, r3
    af6a:	3718      	adds	r7, #24
    af6c:	46bd      	mov	sp, r7
    af6e:	bd80      	pop	{r7, pc}

0000af70 <USBHandleStandardRequest>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    af70:	b580      	push	{r7, lr}
    af72:	b084      	sub	sp, #16
    af74:	af00      	add	r7, sp, #0
    af76:	60f8      	str	r0, [r7, #12]
    af78:	60b9      	str	r1, [r7, #8]
    af7a:	607a      	str	r2, [r7, #4]
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    af7c:	4b19      	ldr	r3, [pc, #100]	; (afe4 <USBHandleStandardRequest+0x74>)
    af7e:	681b      	ldr	r3, [r3, #0]
    af80:	2b00      	cmp	r3, #0
    af82:	d00a      	beq.n	af9a <USBHandleStandardRequest+0x2a>
    af84:	4b17      	ldr	r3, [pc, #92]	; (afe4 <USBHandleStandardRequest+0x74>)
    af86:	681b      	ldr	r3, [r3, #0]
    af88:	68f8      	ldr	r0, [r7, #12]
    af8a:	68b9      	ldr	r1, [r7, #8]
    af8c:	687a      	ldr	r2, [r7, #4]
    af8e:	4798      	blx	r3
    af90:	4603      	mov	r3, r0
    af92:	2b00      	cmp	r3, #0
    af94:	d001      	beq.n	af9a <USBHandleStandardRequest+0x2a>
		return TRUE;
    af96:	2301      	movs	r3, #1
    af98:	e01f      	b.n	afda <USBHandleStandardRequest+0x6a>
	}
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
    af9a:	68fb      	ldr	r3, [r7, #12]
    af9c:	781b      	ldrb	r3, [r3, #0]
    af9e:	f003 031f 	and.w	r3, r3, #31
    afa2:	2b01      	cmp	r3, #1
    afa4:	d00a      	beq.n	afbc <USBHandleStandardRequest+0x4c>
    afa6:	2b02      	cmp	r3, #2
    afa8:	d00f      	beq.n	afca <USBHandleStandardRequest+0x5a>
    afaa:	2b00      	cmp	r3, #0
    afac:	d114      	bne.n	afd8 <USBHandleStandardRequest+0x68>
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
    afae:	68f8      	ldr	r0, [r7, #12]
    afb0:	68b9      	ldr	r1, [r7, #8]
    afb2:	687a      	ldr	r2, [r7, #4]
    afb4:	f7ff feba 	bl	ad2c <HandleStdDeviceReq>
    afb8:	4603      	mov	r3, r0
    afba:	e00e      	b.n	afda <USBHandleStandardRequest+0x6a>
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
    afbc:	68f8      	ldr	r0, [r7, #12]
    afbe:	68b9      	ldr	r1, [r7, #8]
    afc0:	687a      	ldr	r2, [r7, #4]
    afc2:	f7ff ff1d 	bl	ae00 <HandleStdInterfaceReq>
    afc6:	4603      	mov	r3, r0
    afc8:	e007      	b.n	afda <USBHandleStandardRequest+0x6a>
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
    afca:	68f8      	ldr	r0, [r7, #12]
    afcc:	68b9      	ldr	r1, [r7, #8]
    afce:	687a      	ldr	r2, [r7, #4]
    afd0:	f7ff ff66 	bl	aea0 <HandleStdEndPointReq>
    afd4:	4603      	mov	r3, r0
    afd6:	e000      	b.n	afda <USBHandleStandardRequest+0x6a>
	default: 						return FALSE;
    afd8:	2300      	movs	r3, #0
	}
}
    afda:	4618      	mov	r0, r3
    afdc:	3710      	adds	r7, #16
    afde:	46bd      	mov	sp, r7
    afe0:	bd80      	pop	{r7, pc}
    afe2:	bf00      	nop
    afe4:	10000af4 	.word	0x10000af4

0000afe8 <memcmp>:
    afe8:	2a03      	cmp	r2, #3
    afea:	b470      	push	{r4, r5, r6}
    afec:	d926      	bls.n	b03c <memcmp+0x54>
    afee:	ea40 0301 	orr.w	r3, r0, r1
    aff2:	079b      	lsls	r3, r3, #30
    aff4:	d011      	beq.n	b01a <memcmp+0x32>
    aff6:	7804      	ldrb	r4, [r0, #0]
    aff8:	780d      	ldrb	r5, [r1, #0]
    affa:	42ac      	cmp	r4, r5
    affc:	d122      	bne.n	b044 <memcmp+0x5c>
    affe:	4402      	add	r2, r0
    b000:	1c43      	adds	r3, r0, #1
    b002:	e005      	b.n	b010 <memcmp+0x28>
    b004:	f813 4b01 	ldrb.w	r4, [r3], #1
    b008:	f811 5f01 	ldrb.w	r5, [r1, #1]!
    b00c:	42ac      	cmp	r4, r5
    b00e:	d119      	bne.n	b044 <memcmp+0x5c>
    b010:	4293      	cmp	r3, r2
    b012:	d1f7      	bne.n	b004 <memcmp+0x1c>
    b014:	2000      	movs	r0, #0
    b016:	bc70      	pop	{r4, r5, r6}
    b018:	4770      	bx	lr
    b01a:	460c      	mov	r4, r1
    b01c:	4603      	mov	r3, r0
    b01e:	681e      	ldr	r6, [r3, #0]
    b020:	6825      	ldr	r5, [r4, #0]
    b022:	4618      	mov	r0, r3
    b024:	42ae      	cmp	r6, r5
    b026:	4621      	mov	r1, r4
    b028:	f103 0304 	add.w	r3, r3, #4
    b02c:	f104 0404 	add.w	r4, r4, #4
    b030:	d104      	bne.n	b03c <memcmp+0x54>
    b032:	3a04      	subs	r2, #4
    b034:	2a03      	cmp	r2, #3
    b036:	4618      	mov	r0, r3
    b038:	4621      	mov	r1, r4
    b03a:	d8f0      	bhi.n	b01e <memcmp+0x36>
    b03c:	2a00      	cmp	r2, #0
    b03e:	d1da      	bne.n	aff6 <memcmp+0xe>
    b040:	4610      	mov	r0, r2
    b042:	e7e8      	b.n	b016 <memcmp+0x2e>
    b044:	1b60      	subs	r0, r4, r5
    b046:	bc70      	pop	{r4, r5, r6}
    b048:	4770      	bx	lr
    b04a:	bf00      	nop

0000b04c <memcpy>:
    b04c:	4684      	mov	ip, r0
    b04e:	ea41 0300 	orr.w	r3, r1, r0
    b052:	f013 0303 	ands.w	r3, r3, #3
    b056:	d149      	bne.n	b0ec <memcpy+0xa0>
    b058:	3a40      	subs	r2, #64	; 0x40
    b05a:	d323      	bcc.n	b0a4 <memcpy+0x58>
    b05c:	680b      	ldr	r3, [r1, #0]
    b05e:	6003      	str	r3, [r0, #0]
    b060:	684b      	ldr	r3, [r1, #4]
    b062:	6043      	str	r3, [r0, #4]
    b064:	688b      	ldr	r3, [r1, #8]
    b066:	6083      	str	r3, [r0, #8]
    b068:	68cb      	ldr	r3, [r1, #12]
    b06a:	60c3      	str	r3, [r0, #12]
    b06c:	690b      	ldr	r3, [r1, #16]
    b06e:	6103      	str	r3, [r0, #16]
    b070:	694b      	ldr	r3, [r1, #20]
    b072:	6143      	str	r3, [r0, #20]
    b074:	698b      	ldr	r3, [r1, #24]
    b076:	6183      	str	r3, [r0, #24]
    b078:	69cb      	ldr	r3, [r1, #28]
    b07a:	61c3      	str	r3, [r0, #28]
    b07c:	6a0b      	ldr	r3, [r1, #32]
    b07e:	6203      	str	r3, [r0, #32]
    b080:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    b082:	6243      	str	r3, [r0, #36]	; 0x24
    b084:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    b086:	6283      	str	r3, [r0, #40]	; 0x28
    b088:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    b08a:	62c3      	str	r3, [r0, #44]	; 0x2c
    b08c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    b08e:	6303      	str	r3, [r0, #48]	; 0x30
    b090:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    b092:	6343      	str	r3, [r0, #52]	; 0x34
    b094:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    b096:	6383      	str	r3, [r0, #56]	; 0x38
    b098:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    b09a:	63c3      	str	r3, [r0, #60]	; 0x3c
    b09c:	3040      	adds	r0, #64	; 0x40
    b09e:	3140      	adds	r1, #64	; 0x40
    b0a0:	3a40      	subs	r2, #64	; 0x40
    b0a2:	d2db      	bcs.n	b05c <memcpy+0x10>
    b0a4:	3230      	adds	r2, #48	; 0x30
    b0a6:	d30b      	bcc.n	b0c0 <memcpy+0x74>
    b0a8:	680b      	ldr	r3, [r1, #0]
    b0aa:	6003      	str	r3, [r0, #0]
    b0ac:	684b      	ldr	r3, [r1, #4]
    b0ae:	6043      	str	r3, [r0, #4]
    b0b0:	688b      	ldr	r3, [r1, #8]
    b0b2:	6083      	str	r3, [r0, #8]
    b0b4:	68cb      	ldr	r3, [r1, #12]
    b0b6:	60c3      	str	r3, [r0, #12]
    b0b8:	3010      	adds	r0, #16
    b0ba:	3110      	adds	r1, #16
    b0bc:	3a10      	subs	r2, #16
    b0be:	d2f3      	bcs.n	b0a8 <memcpy+0x5c>
    b0c0:	320c      	adds	r2, #12
    b0c2:	d305      	bcc.n	b0d0 <memcpy+0x84>
    b0c4:	f851 3b04 	ldr.w	r3, [r1], #4
    b0c8:	f840 3b04 	str.w	r3, [r0], #4
    b0cc:	3a04      	subs	r2, #4
    b0ce:	d2f9      	bcs.n	b0c4 <memcpy+0x78>
    b0d0:	3204      	adds	r2, #4
    b0d2:	d008      	beq.n	b0e6 <memcpy+0x9a>
    b0d4:	07d2      	lsls	r2, r2, #31
    b0d6:	bf1c      	itt	ne
    b0d8:	f811 3b01 	ldrbne.w	r3, [r1], #1
    b0dc:	f800 3b01 	strbne.w	r3, [r0], #1
    b0e0:	d301      	bcc.n	b0e6 <memcpy+0x9a>
    b0e2:	880b      	ldrh	r3, [r1, #0]
    b0e4:	8003      	strh	r3, [r0, #0]
    b0e6:	4660      	mov	r0, ip
    b0e8:	4770      	bx	lr
    b0ea:	bf00      	nop
    b0ec:	2a08      	cmp	r2, #8
    b0ee:	d313      	bcc.n	b118 <memcpy+0xcc>
    b0f0:	078b      	lsls	r3, r1, #30
    b0f2:	d0b1      	beq.n	b058 <memcpy+0xc>
    b0f4:	f010 0303 	ands.w	r3, r0, #3
    b0f8:	d0ae      	beq.n	b058 <memcpy+0xc>
    b0fa:	f1c3 0304 	rsb	r3, r3, #4
    b0fe:	1ad2      	subs	r2, r2, r3
    b100:	07db      	lsls	r3, r3, #31
    b102:	bf1c      	itt	ne
    b104:	f811 3b01 	ldrbne.w	r3, [r1], #1
    b108:	f800 3b01 	strbne.w	r3, [r0], #1
    b10c:	d3a4      	bcc.n	b058 <memcpy+0xc>
    b10e:	f831 3b02 	ldrh.w	r3, [r1], #2
    b112:	f820 3b02 	strh.w	r3, [r0], #2
    b116:	e79f      	b.n	b058 <memcpy+0xc>
    b118:	3a04      	subs	r2, #4
    b11a:	d3d9      	bcc.n	b0d0 <memcpy+0x84>
    b11c:	3a01      	subs	r2, #1
    b11e:	f811 3b01 	ldrb.w	r3, [r1], #1
    b122:	f800 3b01 	strb.w	r3, [r0], #1
    b126:	d2f9      	bcs.n	b11c <memcpy+0xd0>
    b128:	780b      	ldrb	r3, [r1, #0]
    b12a:	7003      	strb	r3, [r0, #0]
    b12c:	784b      	ldrb	r3, [r1, #1]
    b12e:	7043      	strb	r3, [r0, #1]
    b130:	788b      	ldrb	r3, [r1, #2]
    b132:	7083      	strb	r3, [r0, #2]
    b134:	4660      	mov	r0, ip
    b136:	4770      	bx	lr

0000b138 <strlen>:
    b138:	f020 0103 	bic.w	r1, r0, #3
    b13c:	f010 0003 	ands.w	r0, r0, #3
    b140:	f1c0 0000 	rsb	r0, r0, #0
    b144:	f851 3b04 	ldr.w	r3, [r1], #4
    b148:	f100 0c04 	add.w	ip, r0, #4
    b14c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    b150:	f06f 0200 	mvn.w	r2, #0
    b154:	bf1c      	itt	ne
    b156:	fa22 f20c 	lsrne.w	r2, r2, ip
    b15a:	4313      	orrne	r3, r2
    b15c:	f04f 0c01 	mov.w	ip, #1
    b160:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    b164:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    b168:	eba3 020c 	sub.w	r2, r3, ip
    b16c:	ea22 0203 	bic.w	r2, r2, r3
    b170:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    b174:	bf04      	itt	eq
    b176:	f851 3b04 	ldreq.w	r3, [r1], #4
    b17a:	3004      	addeq	r0, #4
    b17c:	d0f4      	beq.n	b168 <strlen+0x30>
    b17e:	f1c2 0100 	rsb	r1, r2, #0
    b182:	ea02 0201 	and.w	r2, r2, r1
    b186:	fab2 f282 	clz	r2, r2
    b18a:	f1c2 021f 	rsb	r2, r2, #31
    b18e:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    b192:	4770      	bx	lr
    b194:	00000043 	.word	0x00000043

0000b198 <_global_impure_ptr>:
    b198:	10000020                                 ...

0000b19c <advertising_channels>:
    b19c:	00270c00                                ..'.

0000b1a0 <data_channels>:
    b1a0:	04030201 08070605 0d0b0a09 11100f0e     ................
    b1b0:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    b1c0:	25242322 00000026                       "#$%&...

0000b1c8 <whitening>:
    b1c8:	01010101 01000100 00000100 00010000     ................
    b1d8:	01000101 00010101 01010100 00010000     ................
    b1e8:	01010001 01010000 00000000 00010100     ................
    b1f8:	01000101 01010100 00000100 00010100     ................
    b208:	00000100 00000100 00000000 01000001     ................
    b218:	01010000 00000100 01010101 01010100     ................
    b228:	00000000 01010101 00010101 01010000     ................
    b238:	01010001 01000000 00000100 00010001     ................

0000b248 <whitening_index>:
    b248:	6f783e46 650f2e4d 1a1f2742 597d5350     F>xoM..eB'..PS}Y
    b258:	3608230a 0021117a 5e06733a 14343156     .#.6z.!.:s.^V14.
    b268:	5a541b28 662f703f                       (.TZ?p/f

0000b270 <hop_interval_lut>:
    b270:	19130100 101f0f1c 1b1a210e 05081422     .........!.."...
    b280:	02231807 1d201e0d 0b0a0311 06151704     ..#... .........
    b290:	120c0916 00000024                       ....$...

0000b298 <whitening_word>:
    b298:	c3bcb240 5f4a371f 9a9cf685 44c5d6c1     @....7J_.......D
    b2a8:	e1de5920 afa51b8f cd4e7b42 2262eb60      Y......B{N.`.b"
    b2b8:	f0ef2c90 57d28dc7 66a73da1 113175b0     .,.....W.=.f.u1.
    b2c8:	bcb24089 4a371fc3 9cf6855f c5d6c19a     .@....7J_.......
    b2d8:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    b2e8:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    b2f8:	3da157d2 75b066a7 96481131 46e3f877     .W.=.f.u1.H.w..F
    b308:	9ed0abe9 bad83353 cb240898 a371fc3b     ....S3....$.;.q.
    b318:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    b328:	42afa51b 60cd4e7b 902262eb c7f0ef2c     ...B{N.`.b".,...
    b338:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    b348:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    b358:	3f877964 0abe946e 833539ed 40898bad     dy.?n....95....@
    b368:	1fc3bcb2 855f4a37 c19a9cf6 2044c5d6     ....7J_.......D 
    b378:	8fe1de59 42afa51b 60cd4e7b 902262eb     Y......B{N.`.b".
    b388:	40898bad 1fc3bcb2 855f4a37 c19a9cf6     ...@....7J_.....
    b398:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    b3a8:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    b3b8:	c19a9cf6 2044c5d6 8fe1de59 42afa51b     ......D Y......B
    b3c8:	60cd4e7b 902262eb c7f0ef2c a157d28d     {N.`.b".,.....W.
    b3d8:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    b3e8:	be946e3f 3539ed0a 898bad83 c3bcb240     ?n....95....@...
    b3f8:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    b408:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    b418:	3bcb2408 f4a371fc a9cf6855 4c5d6c19     .$.;.q..Uh...l]L
    b428:	1de59204 fa51b8fe d4e7b42a 262eb60c     ......Q.*......&
    b438:	0ef2c902 7d28dc7f 6a73da15 13175b06     ......(}..sj.[..
    b448:	44c5d6c1 e1de5920 afa51b8f cd4e7b42     ...D Y......B{N.
    b458:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    b468:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    b478:	c5d6c19a de592044 a51b8fe1 4e7b42af     ....D Y......B{N
    b488:	62eb60cd ef2c9022 d28dc7f0 a73da157     .`.b".,.....W.=.
    b498:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    b4a8:	bad83353 cb240898 a371fc3b cf6855f4     S3....$.;.q..Uh.
    b4b8:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    b4c8:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    b4d8:	c7f0ef2c a157d28d b066a73d 48113175     ,.....W.=.f.u1.H
    b4e8:	e3f87796 d0abe946 d833539e 240898ba     .w..F....S3....$
    b4f8:	71fc3bcb 6855f4a3 6c19a9cf 92044c5d     .;.q..Uh...l]L..
    b508:	b8fe1de5 b42afa51 b60cd4e7 c902262e     ....Q.*......&..
    b518:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    b528:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    b538:	39ed0abe 8bad8335 bcb24089 4a371fc3     ...95....@....7J
    b548:	9cf6855f c5d6c19a de592044 a51b8fe1     _.......D Y.....
    b558:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    b568:	46e3f877 9ed0abe9 bad83353 cb240898     w..F....S3....$.
    b578:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    b588:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    b598:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    b5a8:	19a9cf68 044c5d6c fe1de592 2afa51b8     h...l]L......Q.*
    b5b8:	0cd4e7b4 02262eb6 7f0ef2c9 157d28dc     ......&......(}.
    b5c8:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    b5d8:	262eb60c 0ef2c902 7d28dc7f 6a73da15     ...&......(}..sj
    b5e8:	13175b06 87796481 be946e3f 3539ed0a     .[...dy.?n....95
    b5f8:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    b608:	66a73da1 113175b0 f8779648 abe946e3     .=.f.u1.H.w..F..
    b618:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    b628:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    b638:	592044c5 1b8fe1de 7b42afa5 eb60cd4e     .D Y......B{N.`.
    b648:	2c902262 8dc7f0ef 3da157d2 75b066a7     b".,.....W.=.f.u
    b658:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    b668:	e7b42afa 2eb60cd4 f2c90226 28dc7f0e     .*......&......(
    b678:	73da157d 175b066a 79648113 946e3f87     }..sj.[...dy.?n.
    b688:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    b698:	d833539e 240898ba 71fc3bcb 6855f4a3     .S3....$.;.q..Uh
    b6a8:	6c19a9cf 92044c5d b8fe1de5 b42afa51     ...l]L......Q.*.
    b6b8:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    b6c8:	98bad833 3bcb2408 f4a371fc a9cf6855     3....$.;.q..Uh..
    b6d8:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    b6e8:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    b6f8:	a73da157 3175b066 77964811 e946e3f8     W.=.f.u1.H.w..F.
    b708:	539ed0ab 98bad833 3bcb2408 f4a371fc     ...S3....$.;.q..
    b718:	cb240898 a371fc3b cf6855f4 5d6c19a9     ..$.;.q..Uh...l]
    b728:	e592044c 51b8fe1d e7b42afa 2eb60cd4     L......Q.*......
    b738:	f2c90226 28dc7f0e 73da157d 175b066a     &......(}..sj.[.
    b748:	b42afa51 b60cd4e7 c902262e dc7f0ef2     Q.*......&......
    b758:	da157d28 5b066a73 64811317 6e3f8779     (}..sj.[...dy.?n
    b768:	ed0abe94 ad833539 b240898b 371fc3bc     ....95....@....7
    b778:	3539ed0a 898bad83 c3bcb240 5f4a371f     ..95....@....7J_
    b788:	9a9cf685 44c5d6c1 e1de5920 afa51b8f     .......D Y......
    b798:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    b7a8:	4a371fc3 9cf6855f c5d6c19a de592044     ..7J_.......D Y.
    b7b8:	a51b8fe1 4e7b42af 62eb60cd ef2c9022     .....B{N.`.b".,.
    b7c8:	d28dc7f0 a73da157 3175b066 77964811     ....W.=.f.u1.H.w
    b7d8:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    b7e8:	1b8fe1de 7b42afa5 eb60cd4e 2c902262     ......B{N.`.b".,
    b7f8:	8dc7f0ef 3da157d2 75b066a7 96481131     .....W.=.f.u1.H.
    b808:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    b818:	240898ba 71fc3bcb 6855f4a3 6c19a9cf     ...$.;.q..Uh...l
    b828:	92044c5d b8fe1de5 b42afa51 b60cd4e7     ]L......Q.*.....
    b838:	c902262e dc7f0ef2 da157d28 5b066a73     .&......(}..sj.[
    b848:	64811317 6e3f8779 ed0abe94 ad833539     ...dy.?n....95..
    b858:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    b868:	b60cd4e7 c902262e dc7f0ef2 da157d28     .....&......(}..
    b878:	5b066a73 64811317 6e3f8779 ed0abe94     sj.[...dy.?n....
    b888:	ad833539 b240898b 371fc3bc f6855f4a     95....@....7J_..
    b898:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    b8a8:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    b8b8:	0898bad8 fc3bcb24 55f4a371 19a9cf68     ....$.;.q..Uh...
    b8c8:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    b8d8:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    b8e8:	175b066a 79648113 946e3f87 39ed0abe     j.[...dy.?n....9
    b8f8:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    b908:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    b918:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    b928:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    b938:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    b948:	28dc7f0e 73da157d 175b066a 79648113     ...(}..sj.[...dy
    b958:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    b968:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    b978:	77964811 e946e3f8 539ed0ab 98bad833     .H.w..F....S3...
    b988:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    b998:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    b9a8:	6855f4a3 6c19a9cf 92044c5d b8fe1de5     ..Uh...l]L......
    b9b8:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    b9c8:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    b9d8:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    b9e8:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    b9f8:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    ba08:	57d28dc7 66a73da1 113175b0 f8779648     ...W.=.f.u1.H.w.

0000ba18 <compile_info>:
    ba18:	72656275 746f6f74 30322068 312d3531     ubertooth 2015-1
    ba28:	31522d30 6f722820 7740746f 69706965     0-R1 (root@weipi
    ba38:	2029676e 20657554 20706553 31203032     ng) Tue Sep 20 1
    ba48:	35343a36 2035313a 2054534b 36313032     6:45:15 KST 2016
    ba58:	00000000 35313032 2d30312d 00003152     ....2015-10-R1..
    ba68:	00000001 00000001 00000001 00000001     ................
    ba78:	ffff0900 ffffffff ff050102 0000ffff     ................
    ba88:	0985096c 0000099e 03010200 03000100     l...............
    ba98:	01020001 00000100 04020301 04020304     ................
    baa8:	03040304 00000203                       ........

0000bab0 <abDescriptors>:
    bab0:	02000112 400000ff 60021d50 02010101     .......@P..`....
    bac0:	02090103 01010020 096e8000 02000004     .... .....n.....
    bad0:	000000ff 02820507 07000040 40020505     ........@......@
    bae0:	03040000 035c0409 00740068 00700074     ......\.h.t.t.p.
    baf0:	002f003a 0067002f 00740069 00750068     :././.g.i.t.h.u.
    bb00:	002e0062 006f0063 002f006d 00720067     b...c.o.m./.g.r.
    bb10:	00610065 00730074 006f0063 00740074     e.a.t.s.c.o.t.t.
    bb20:	00610067 00670064 00740065 002f0073     g.a.d.g.e.t.s./.
    bb30:	00620075 00720065 006f0074 0074006f     u.b.e.r.t.o.o.t.
    bb40:	031e0068 006c0062 00650075 006f0074     h...b.l.u.e.t.o.
    bb50:	0074006f 005f0068 00780072 00780074     o.t.h._.r.x.t.x.
    bb60:	00300312 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    bb70:	00000031 6361387b 38613734 63632d38     1...{8ac47a88-cc
    bb80:	342d3632 2d396161 62373838 6332342d     26-4aa9-887b-42c
    bb90:	66633861 36613730 00007d33 8cc57554     a8cf07a63}..Tu..
    bba0:	e74533c7 0000002a 000092d9 0000930d     .3E.*...........
    bbb0:	00009325 0000940d 000092c5 000092c5     %...............
    bbc0:	000092c5 00009471 0000930d 00009489     ....q...........
    bbd0:	000092c5 000092c5 000092c5 000092d9     ................
    bbe0:	0000930d 0000955d 0000971d 000095dd     ....]...........
    bbf0:	000096a1                                ....

0000bbf4 <abExtendedOsFeatureDescriptor>:
    bbf4:	00000028 00040100 00000001 00000000     (...............
    bc04:	49570100 4253554e 00000000 00000000     ..WINUSB........
    bc14:	00000000 00000000                       ........

0000bc1c <_init>:
    bc1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bc1e:	bf00      	nop
    bc20:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bc22:	bc08      	pop	{r3}
    bc24:	469e      	mov	lr, r3
    bc26:	4770      	bx	lr

0000bc28 <__init_array_start>:
    bc28:	00004215 	.word	0x00004215

0000bc2c <__frame_dummy_init_array_entry>:
    bc2c:	000040f1                                .@..

0000bc30 <_fini>:
    bc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bc32:	bf00      	nop
    bc34:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bc36:	bc08      	pop	{r3}
    bc38:	469e      	mov	lr, r3
    bc3a:	4770      	bx	lr

0000bc3c <__fini_array_start>:
    bc3c:	000040cd 	.word	0x000040cd
