Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/saulc/Documents/DispLogicosISE/PF/Guante/ADS1115_isim_beh.exe -prj C:/Users/saulc/Documents/DispLogicosISE/PF/Guante/ADS1115_beh.prj work.ADS1115 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/saulc/Documents/DispLogicosISE/PF/Guante/BINaBCD.v" into library work
Analyzing Verilog file "C:/Users/saulc/Documents/DispLogicosISE/PF/Guante/ADS1115.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/saulc/Documents/DispLogicosISE/PF/Guante/INTESC_LCD_8BITS_RevD/PROCESADOR_LCD_REVD.vhd" into library work
Parsing VHDL file "C:/Users/saulc/Documents/DispLogicosISE/PF/Guante/INTESC_LCD_8BITS_RevD/COMANDOS_LCD_REVD.vhd" into library work
Parsing VHDL file "C:/Users/saulc/Documents/DispLogicosISE/PF/Guante/INTESC_LCD_8BITS_RevD/CARACTERES_ESPECIALES_REVD.vhd" into library work
Parsing VHDL file "C:/Users/saulc/Documents/DispLogicosISE/PF/Guante/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module BINaBCD
Compiling module ADS1115
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package comandos_lcd_revd
Compiling architecture behavioral of entity PROCESADOR_LCD_REVD [\PROCESADOR_LCD_REVD(50000000,14...]
Compiling architecture behavioral of entity CARACTERES_ESPECIALES_REVD [caracteres_especiales_revd_defau...]
Compiling architecture behavioral of entity LIB_LCD_INTESC_REVD [lib_lcd_intesc_revd_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Compiled 3 Verilog Units
Built simulation executable C:/Users/saulc/Documents/DispLogicosISE/PF/Guante/ADS1115_isim_beh.exe
Fuse Memory Usage: 40192 KB
Fuse CPU Usage: 2327 ms
