// Seed: 4208548997
module module_0 (
    input tri1 id_0
);
  always $display(1, 1, 1 - "" < id_0, id_0, id_0);
  assign module_1.id_3 = 0;
  assign id_2 = id_2;
  assign id_2 = 1;
  assign id_3 = 1;
  wire id_4;
endmodule
macromodule module_1 (
    input logic id_0,
    output logic id_1,
    output wand id_2,
    output wand id_3,
    output supply0 id_4,
    input wor id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    input tri1 id_12,
    output wor id_13,
    input wand id_14,
    output supply0 id_15,
    input wor id_16,
    output wor id_17,
    input supply0 id_18,
    output tri id_19,
    input tri0 id_20,
    input supply0 id_21,
    output logic id_22,
    input supply1 id_23,
    output supply0 id_24
    , id_27,
    input supply0 id_25
);
  initial id_1 <= 1 * id_25;
  module_0 modCall_1 (id_20);
  reg id_28, id_29;
  wire id_30;
  wire id_31;
  final id_22 <= 1;
  final id_28 <= id_0;
endmodule
