# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Exercise6/Exercise6.srcs/sources_1/new/WriteBack_Stage.vhd"
vhdl xil_defaultlib  "../../../../Exercise6/Exercise6.srcs/sim_1/new/WriteBack_StageTB.vhd"

# Do not sort compile order
nosort
