#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Sep 26 09:33:36 2025
# Process ID: 932282
# Current directory: /home/wirthlin/ee620/520-assignments-wirthlin/rx_download
# Command line: vivado -mode batch -source synth_rxtx.tcl -log synth_rxtx_top.log -nojournal -notrace
# Log file: /home/wirthlin/ee620/520-assignments-wirthlin/rx_download/synth_rxtx_top.log
# Journal file: 
# Running On        :CB490-EE11589
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz
# CPU Frequency     :4486.738 MHz
# CPU Physical cores:8
# CPU Logical cores :8
# Host memory       :33476 MB
# Swap memory       :2147 MB
# Total Virtual     :35623 MB
# Available Virtual :21724 MB
#-----------------------------------------------------------
source synth_rxtx.tcl -notrace
read_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.309 ; gain = 17.867 ; free physical = 4936 ; free virtual = 20259
Command: synth_design -top rxtx_top -part xc7a100tcsg324-1 -verbose -generic PARITY=1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 932364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2214.992 ; gain = 412.633 ; free physical = 3937 ; free virtual = 19260
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rxtx_top' [/home/wirthlin/ee620/520-assignments-wirthlin/rx_download/rxtx_top.sv:5]
	Parameter PARITY bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/wirthlin/ee620/520-assignments-wirthlin/tx_download/debounce.sv:2]
	Parameter WAIT_TIME_US bound to: 1000 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/wirthlin/ee620/520-assignments-wirthlin/tx_download/debounce.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [/home/wirthlin/ee620/520-assignments-wirthlin/tx_download/debounce.sv:2]
INFO: [Synth 8-6157] synthesizing module 'tx' [/home/wirthlin/ee620/520-assignments-wirthlin/tx_sim/tx.sv:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 19200 - type: integer 
	Parameter PARITY bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'tx' (0#1) [/home/wirthlin/ee620/520-assignments-wirthlin/tx_sim/tx.sv:10]
INFO: [Synth 8-6157] synthesizing module 'rx' [/home/wirthlin/ee620/520-assignments-wirthlin/rx_sim/rx.sv:2]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 19200 - type: integer 
	Parameter PARITY bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rx' (0#1) [/home/wirthlin/ee620/520-assignments-wirthlin/rx_sim/rx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'seven_segment8' [/home/wirthlin/ee620/520-assignments-wirthlin/rx_sim/seven_segment8.sv:5]
	Parameter CLK_FREQUENCY bound to: 32'sb00000101111101011110000100000000 
	Parameter REFRESH_RATE bound to: 32'sb00000000000000000000000011001000 
INFO: [Synth 8-226] default block is never used [/home/wirthlin/ee620/520-assignments-wirthlin/rx_sim/seven_segment8.sv:46]
INFO: [Synth 8-226] default block is never used [/home/wirthlin/ee620/520-assignments-wirthlin/rx_sim/seven_segment8.sv:60]
INFO: [Synth 8-226] default block is never used [/home/wirthlin/ee620/520-assignments-wirthlin/rx_sim/seven_segment8.sv:74]
INFO: [Synth 8-226] default block is never used [/home/wirthlin/ee620/520-assignments-wirthlin/rx_sim/seven_segment8.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment8' (0#1) [/home/wirthlin/ee620/520-assignments-wirthlin/rx_sim/seven_segment8.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'rxtx_top' (0#1) [/home/wirthlin/ee620/520-assignments-wirthlin/rx_download/rxtx_top.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2300.961 ; gain = 498.602 ; free physical = 3835 ; free virtual = 19159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2318.773 ; gain = 516.414 ; free physical = 3835 ; free virtual = 19159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2318.773 ; gain = 516.414 ; free physical = 3835 ; free virtual = 19159
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.773 ; gain = 0.000 ; free physical = 3835 ; free virtual = 19159
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wirthlin/ee620/520-assignments-wirthlin/rx_download/rxtx_top.xdc]
Finished Parsing XDC File [/home/wirthlin/ee620/520-assignments-wirthlin/rx_download/rxtx_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wirthlin/ee620/520-assignments-wirthlin/rx_download/rxtx_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rxtx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rxtx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.555 ; gain = 0.000 ; free physical = 3811 ; free virtual = 19135
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.555 ; gain = 0.000 ; free physical = 3811 ; free virtual = 19135
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2461.555 ; gain = 659.195 ; free physical = 3811 ; free virtual = 19135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3811 ; free virtual = 19135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3811 ; free virtual = 19135
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'debounce'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tx'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    LOAD |                              001 |                              001
                   COUNT |                              010 |                              010
                   SHIFT |                              011 |                              011
                    WAIT |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                          0000001 |                              000
                    IDLE |                          0000010 |                              001
                   START |                          0000100 |                              010
                    DATA |                          0001000 |                              011
                     PAR |                          0010000 |                              100
               STOP_HALF |                          0100000 |                              101
                    WAIT |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3811 ; free virtual = 19136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3788 ; free virtual = 19116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3794 ; free virtual = 19122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3794 ; free virtual = 19122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3794 ; free virtual = 19122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3792 ; free virtual = 19120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3792 ; free virtual = 19120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3792 ; free virtual = 19120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3792 ; free virtual = 19120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3792 ; free virtual = 19120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3792 ; free virtual = 19120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     8|
|4     |LUT2   |     6|
|5     |LUT3   |     8|
|6     |LUT4   |    35|
|7     |LUT5   |    11|
|8     |LUT6   |    31|
|9     |MUXF7  |     4|
|10    |FDRE   |   150|
|11    |FDSE   |    11|
|12    |IBUF   |    13|
|13    |OBUF   |    36|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.559 ; gain = 667.199 ; free physical = 3792 ; free virtual = 19120
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2469.559 ; gain = 524.418 ; free physical = 3792 ; free virtual = 19120
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.566 ; gain = 667.199 ; free physical = 3792 ; free virtual = 19120
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.566 ; gain = 0.000 ; free physical = 4036 ; free virtual = 19365
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wirthlin/ee620/520-assignments-wirthlin/rx_download/rxtx_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wirthlin/ee620/520-assignments-wirthlin/rx_download/rxtx_top.xdc:11]
Finished Parsing XDC File [/home/wirthlin/ee620/520-assignments-wirthlin/rx_download/rxtx_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.539 ; gain = 0.000 ; free physical = 3794 ; free virtual = 19123
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 25ff3c3c
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2877.539 ; gain = 1431.230 ; free physical = 3794 ; free virtual = 19123
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2206.495; main = 2206.495; forked = 444.663
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3501.820; main = 2877.543; forked = 1032.258
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.555 ; gain = 0.000 ; free physical = 3794 ; free virtual = 19123
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.555 ; gain = 0.000 ; free physical = 3794 ; free virtual = 19123
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.555 ; gain = 0.000 ; free physical = 3794 ; free virtual = 19123
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2909.555 ; gain = 0.000 ; free physical = 3794 ; free virtual = 19123
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.555 ; gain = 0.000 ; free physical = 3794 ; free virtual = 19123
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.555 ; gain = 0.000 ; free physical = 3793 ; free virtual = 19122
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2909.555 ; gain = 0.000 ; free physical = 3793 ; free virtual = 19122
INFO: [Common 17-1381] The checkpoint '/home/wirthlin/ee620/520-assignments-wirthlin/rx_download/rxtx_top_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 09:34:13 2025...
