// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LeNet_wrapper_SMM_1u_25u_20u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        connect_1_dout,
        connect_1_num_data_valid,
        connect_1_fifo_cap,
        connect_1_empty_n,
        connect_1_read,
        connect_2_din,
        connect_2_num_data_valid,
        connect_2_fifo_cap,
        connect_2_full_n,
        connect_2_write
);

parameter    ap_ST_fsm_state1 = 49'd1;
parameter    ap_ST_fsm_state2 = 49'd2;
parameter    ap_ST_fsm_state3 = 49'd4;
parameter    ap_ST_fsm_state4 = 49'd8;
parameter    ap_ST_fsm_state5 = 49'd16;
parameter    ap_ST_fsm_state6 = 49'd32;
parameter    ap_ST_fsm_state7 = 49'd64;
parameter    ap_ST_fsm_state8 = 49'd128;
parameter    ap_ST_fsm_state9 = 49'd256;
parameter    ap_ST_fsm_state10 = 49'd512;
parameter    ap_ST_fsm_state11 = 49'd1024;
parameter    ap_ST_fsm_state12 = 49'd2048;
parameter    ap_ST_fsm_state13 = 49'd4096;
parameter    ap_ST_fsm_state14 = 49'd8192;
parameter    ap_ST_fsm_state15 = 49'd16384;
parameter    ap_ST_fsm_state16 = 49'd32768;
parameter    ap_ST_fsm_state17 = 49'd65536;
parameter    ap_ST_fsm_state18 = 49'd131072;
parameter    ap_ST_fsm_state19 = 49'd262144;
parameter    ap_ST_fsm_state20 = 49'd524288;
parameter    ap_ST_fsm_state21 = 49'd1048576;
parameter    ap_ST_fsm_state22 = 49'd2097152;
parameter    ap_ST_fsm_state23 = 49'd4194304;
parameter    ap_ST_fsm_state24 = 49'd8388608;
parameter    ap_ST_fsm_state25 = 49'd16777216;
parameter    ap_ST_fsm_state26 = 49'd33554432;
parameter    ap_ST_fsm_state27 = 49'd67108864;
parameter    ap_ST_fsm_state28 = 49'd134217728;
parameter    ap_ST_fsm_state29 = 49'd268435456;
parameter    ap_ST_fsm_state30 = 49'd536870912;
parameter    ap_ST_fsm_state31 = 49'd1073741824;
parameter    ap_ST_fsm_state32 = 49'd2147483648;
parameter    ap_ST_fsm_state33 = 49'd4294967296;
parameter    ap_ST_fsm_state34 = 49'd8589934592;
parameter    ap_ST_fsm_state35 = 49'd17179869184;
parameter    ap_ST_fsm_state36 = 49'd34359738368;
parameter    ap_ST_fsm_state37 = 49'd68719476736;
parameter    ap_ST_fsm_state38 = 49'd137438953472;
parameter    ap_ST_fsm_state39 = 49'd274877906944;
parameter    ap_ST_fsm_state40 = 49'd549755813888;
parameter    ap_ST_fsm_state41 = 49'd1099511627776;
parameter    ap_ST_fsm_state42 = 49'd2199023255552;
parameter    ap_ST_fsm_state43 = 49'd4398046511104;
parameter    ap_ST_fsm_state44 = 49'd8796093022208;
parameter    ap_ST_fsm_state45 = 49'd17592186044416;
parameter    ap_ST_fsm_state46 = 49'd35184372088832;
parameter    ap_ST_fsm_state47 = 49'd70368744177664;
parameter    ap_ST_fsm_state48 = 49'd140737488355328;
parameter    ap_ST_fsm_state49 = 49'd281474976710656;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] connect_1_dout;
input  [6:0] connect_1_num_data_valid;
input  [6:0] connect_1_fifo_cap;
input   connect_1_empty_n;
output   connect_1_read;
output  [31:0] connect_2_din;
input  [2:0] connect_2_num_data_valid;
input  [2:0] connect_2_fifo_cap;
input   connect_2_full_n;
output   connect_2_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg connect_1_read;
reg[31:0] connect_2_din;
reg connect_2_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [48:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] B_COL_1;
reg   [31:0] B_ROW_1;
reg   [31:0] OFMDim_current_1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0;
wire   [7:0] p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_q0;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1;
reg    p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1;
reg   [4:0] A_address0;
reg    A_ce0;
wire   [7:0] A_q0;
reg    connect_1_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    connect_2_blk_n;
wire   [31:0] grp_fu_385_p2;
reg   [31:0] reg_393;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state44;
reg   [31:0] valIn_a_13_reg_473;
reg    ap_block_state1;
reg   [31:0] valIn_a_14_reg_477;
reg    ap_block_state2;
reg  signed [31:0] valIn_a_15_reg_482;
reg    ap_block_state3;
reg  signed [31:0] valIn_a_16_reg_490;
reg    ap_block_state4;
reg   [31:0] valIn_a_17_reg_496;
reg    ap_block_state6;
reg   [31:0] valIn_a_18_reg_503;
reg    ap_block_state7;
reg    ap_block_state8;
wire  signed [31:0] KER_size_0_fu_419_p2;
reg  signed [31:0] KER_size_0_reg_521;
wire    ap_CS_fsm_state10;
wire   [63:0] grp_fu_381_p2;
reg   [63:0] bound4_reg_542;
wire    ap_CS_fsm_state11;
reg   [7:0] A_load_reg_550;
wire    ap_CS_fsm_state16;
reg   [7:0] A_load_1_reg_555;
wire    ap_CS_fsm_state17;
reg   [7:0] A_load_2_reg_560;
wire    ap_CS_fsm_state18;
reg   [7:0] A_load_3_reg_565;
wire    ap_CS_fsm_state19;
reg   [7:0] A_load_4_reg_570;
wire    ap_CS_fsm_state20;
reg   [7:0] A_load_5_reg_575;
wire    ap_CS_fsm_state21;
reg   [7:0] A_load_6_reg_580;
wire    ap_CS_fsm_state22;
reg   [7:0] A_load_7_reg_585;
wire    ap_CS_fsm_state23;
reg   [7:0] A_load_8_reg_590;
wire    ap_CS_fsm_state24;
reg   [7:0] A_load_9_reg_595;
wire    ap_CS_fsm_state25;
reg   [7:0] A_load_10_reg_600;
wire    ap_CS_fsm_state26;
reg   [7:0] A_load_11_reg_605;
wire    ap_CS_fsm_state27;
reg   [7:0] A_load_12_reg_610;
wire    ap_CS_fsm_state28;
reg   [7:0] A_load_13_reg_615;
wire    ap_CS_fsm_state29;
reg   [7:0] A_load_14_reg_620;
wire    ap_CS_fsm_state30;
reg   [7:0] A_load_15_reg_625;
wire    ap_CS_fsm_state31;
reg   [7:0] A_load_16_reg_630;
wire    ap_CS_fsm_state32;
reg   [7:0] A_load_17_reg_635;
wire    ap_CS_fsm_state33;
reg   [7:0] A_load_18_reg_640;
wire    ap_CS_fsm_state34;
reg   [7:0] A_load_19_reg_645;
wire    ap_CS_fsm_state35;
reg   [7:0] A_load_20_reg_650;
wire    ap_CS_fsm_state36;
reg   [7:0] A_load_21_reg_655;
wire    ap_CS_fsm_state37;
reg   [7:0] A_load_22_reg_660;
wire    ap_CS_fsm_state38;
reg   [7:0] A_load_23_reg_665;
wire    ap_CS_fsm_state39;
reg   [7:0] A_load_24_reg_670;
wire    ap_CS_fsm_state40;
wire  signed [31:0] grp_fu_389_p2;
reg  signed [31:0] mul_ln75_reg_675;
wire    ap_CS_fsm_state42;
wire  signed [31:0] KER_size_1_fu_465_p2;
reg  signed [31:0] KER_size_1_reg_680;
wire    ap_CS_fsm_state47;
wire   [31:0] KER_bound_fu_469_p2;
reg   [31:0] KER_bound_reg_685;
wire    ap_CS_fsm_state48;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_start;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_done;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_idle;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_ready;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_connect_1_read;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_d1;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_start;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_done;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_idle;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_ready;
wire   [31:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_connect_2_din;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_connect_2_write;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_start;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_done;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_idle;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_ready;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_connect_1_read;
wire   [31:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_connect_2_din;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_connect_2_write;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1;
wire   [4:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_start;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_done;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_idle;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_ready;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_1_read;
wire   [31:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_2_din;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_2_write;
reg    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg   [31:0] B_ROW_1_load_load_fu_432_p1;
reg    grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_start_reg;
reg   [31:0] B_COL_1_load_load_fu_436_p1;
wire    ap_CS_fsm_state41;
reg    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_start_reg;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
reg    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_start_reg;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state12;
reg    ap_predicate_pred976_state8;
reg    ap_predicate_pred991_state8;
reg   [63:0] indvar_flatten6_fu_172;
wire   [63:0] add_ln96_fu_448_p2;
reg    ap_predicate_op127_call_state12;
reg    ap_block_state12_on_subcall_done;
wire   [0:0] icmp_ln96_fu_443_p2;
reg    ap_block_state5;
wire    ap_CS_fsm_state15;
wire   [31:0] grp_fu_381_p0;
wire   [31:0] grp_fu_381_p1;
reg  signed [31:0] grp_fu_385_p0;
reg  signed [31:0] grp_fu_385_p1;
wire    ap_CS_fsm_state43;
reg    grp_fu_385_ce;
reg    grp_fu_389_ce;
reg    ap_block_state46_on_subcall_done;
reg   [48:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_predicate_pred993_state8;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire   [63:0] grp_fu_381_p00;
wire   [63:0] grp_fu_381_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 49'd1;
#0 B_COL_1 = 32'd20;
#0 B_ROW_1 = 32'd25;
#0 OFMDim_current_1 = 32'd0;
#0 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_start_reg = 1'b0;
#0 grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_start_reg = 1'b0;
#0 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_start_reg = 1'b0;
#0 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_start_reg = 1'b0;
#0 indvar_flatten6_fu_172 = 64'd0;
end

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address0),
    .ce0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0),
    .q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address1),
    .ce1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1),
    .we1(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_address0),
    .ce0(A_ce0),
    .q0(A_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_address1),
    .ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_ce1),
    .we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_start),
    .ap_done(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_done),
    .ap_idle(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_idle),
    .ap_ready(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_ready),
    .connect_1_dout(connect_1_dout),
    .connect_1_num_data_valid(7'd0),
    .connect_1_fifo_cap(7'd0),
    .connect_1_empty_n(connect_1_empty_n),
    .connect_1_read(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_connect_1_read),
    .B_ROW_5_load(B_ROW_1_load_load_fu_432_p1),
    .A_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_address1),
    .A_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_ce1),
    .A_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_we1),
    .A_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_A_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2 grp_SMM_1u_25u_20u_Pipeline_L2_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_start),
    .ap_done(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_done),
    .ap_idle(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_idle),
    .ap_ready(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_ready),
    .connect_2_din(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_connect_2_din),
    .connect_2_num_data_valid(3'd0),
    .connect_2_fifo_cap(3'd0),
    .connect_2_full_n(connect_2_full_n),
    .connect_2_write(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_connect_2_write),
    .B_COL_5_load(B_COL_1_load_load_fu_436_p1),
    .conv3_i_i(A_load_reg_550),
    .conv3_i_i_1(A_load_1_reg_555),
    .conv3_i_i_2(A_load_2_reg_560),
    .conv3_i_i_3(A_load_3_reg_565),
    .conv3_i_i_4(A_load_4_reg_570),
    .conv3_i_i_5(A_load_5_reg_575),
    .conv3_i_i_6(A_load_6_reg_580),
    .conv3_i_i_7(A_load_7_reg_585),
    .conv3_i_i_8(A_load_8_reg_590),
    .conv3_i_i_9(A_load_9_reg_595),
    .conv3_i_i_10(A_load_10_reg_600),
    .conv3_i_i_11(A_load_11_reg_605),
    .conv3_i_i_12(A_load_12_reg_610),
    .conv3_i_i_13(A_load_13_reg_615),
    .conv3_i_i_14(A_load_14_reg_620),
    .conv3_i_i_15(A_load_15_reg_625),
    .conv3_i_i_16(A_load_16_reg_630),
    .conv3_i_i_17(A_load_17_reg_635),
    .conv3_i_i_18(A_load_18_reg_640),
    .conv3_i_i_19(A_load_19_reg_645),
    .conv3_i_i_20(A_load_20_reg_650),
    .conv3_i_i_21(A_load_21_reg_655),
    .conv3_i_i_22(A_load_22_reg_660),
    .conv3_i_i_23(A_load_23_reg_665),
    .conv3_i_i_24(A_load_24_reg_670),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_q0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_q0(p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_q0)
);

LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_start),
    .ap_done(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_done),
    .ap_idle(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_idle),
    .ap_ready(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_ready),
    .connect_1_dout(connect_1_dout),
    .connect_1_num_data_valid(7'd0),
    .connect_1_fifo_cap(7'd0),
    .connect_1_empty_n(connect_1_empty_n),
    .connect_1_read(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_connect_1_read),
    .connect_2_din(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_connect_2_din),
    .connect_2_num_data_valid(3'd0),
    .connect_2_fifo_cap(3'd0),
    .connect_2_full_n(connect_2_full_n),
    .connect_2_write(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_connect_2_write),
    .valIn_a_29(valIn_a_17_reg_496),
    .mul_ln75_2(reg_393),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_d1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_address1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1),
    .p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_start),
    .ap_done(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_done),
    .ap_idle(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_idle),
    .ap_ready(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_ready),
    .connect_1_dout(connect_1_dout),
    .connect_1_num_data_valid(7'd0),
    .connect_1_fifo_cap(7'd0),
    .connect_1_empty_n(connect_1_empty_n),
    .connect_1_read(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_1_read),
    .connect_2_din(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_2_din),
    .connect_2_num_data_valid(3'd0),
    .connect_2_fifo_cap(3'd0),
    .connect_2_full_n(connect_2_full_n),
    .connect_2_write(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_2_write),
    .KER_bound(KER_bound_reg_685)
);

LeNet_wrapper_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_381_p0),
    .din1(grp_fu_381_p1),
    .ce(1'b1),
    .dout(grp_fu_381_p2)
);

LeNet_wrapper_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_385_p0),
    .din1(grp_fu_385_p1),
    .ce(grp_fu_385_ce),
    .dout(grp_fu_385_p2)
);

LeNet_wrapper_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(valIn_a_15_reg_482),
    .din1(valIn_a_16_reg_490),
    .ce(grp_fu_389_ce),
    .dout(grp_fu_389_p2)
);

LeNet_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U152(
    .din0(valIn_a_17_reg_496),
    .din1(valIn_a_15_reg_482),
    .dout(KER_size_0_fu_419_p2)
);

LeNet_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U153(
    .din0(valIn_a_15_reg_482),
    .din1(KER_size_0_reg_521),
    .dout(KER_size_1_fu_465_p2)
);

LeNet_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U154(
    .din0(valIn_a_16_reg_490),
    .din1(KER_size_1_reg_680),
    .dout(KER_bound_fu_469_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state40)) begin
            grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_ready == 1'b1)) begin
            grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_ready == 1'b1)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state49)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_ready == 1'b1)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_ready == 1'b1)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8) & (ap_predicate_pred991_state8 == 1'b1))) begin
        indvar_flatten6_fu_172 <= 64'd0;
    end else if (((1'b0 == ap_block_state12_on_subcall_done) & (valIn_a_13_reg_473 == 32'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln96_fu_443_p2 == 1'd0))) begin
        indvar_flatten6_fu_172 <= add_ln96_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        A_load_10_reg_600 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        A_load_11_reg_605 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        A_load_12_reg_610 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        A_load_13_reg_615 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        A_load_14_reg_620 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        A_load_15_reg_625 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_load_16_reg_630 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        A_load_17_reg_635 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_load_18_reg_640 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        A_load_19_reg_645 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        A_load_1_reg_555 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        A_load_20_reg_650 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        A_load_21_reg_655 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        A_load_22_reg_660 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        A_load_23_reg_665 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        A_load_24_reg_670 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        A_load_2_reg_560 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        A_load_3_reg_565 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        A_load_4_reg_570 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        A_load_5_reg_575 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        A_load_6_reg_580 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        A_load_7_reg_585 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        A_load_8_reg_590 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        A_load_9_reg_595 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        A_load_reg_550 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred976_state8 == 1'b1) & (1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        B_COL_1 <= valIn_a_17_reg_496;
        OFMDim_current_1 <= valIn_a_18_reg_503;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        B_COL_1_load_load_fu_436_p1 <= B_COL_1;
        B_ROW_1_load_load_fu_432_p1 <= B_ROW_1;
        bound4_reg_542 <= grp_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        B_ROW_1 <= grp_fu_385_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        KER_bound_reg_685 <= KER_bound_fu_469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        KER_size_0_reg_521 <= KER_size_0_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        KER_size_1_reg_680 <= KER_size_1_fu_465_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_predicate_pred976_state8 <= (valIn_a_13_reg_473 == 32'd1);
        ap_predicate_pred991_state8 <= (valIn_a_13_reg_473 == 32'd0);
        ap_predicate_pred993_state8 <= (~(valIn_a_13_reg_473 == 32'd0) & ~(valIn_a_13_reg_473 == 32'd1));
        valIn_a_18_reg_503 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        mul_ln75_reg_675 <= grp_fu_389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_393 <= grp_fu_385_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        valIn_a_13_reg_473 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
        valIn_a_14_reg_477 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
        valIn_a_15_reg_482 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
        valIn_a_16_reg_490 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
        valIn_a_17_reg_496 <= connect_1_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        A_address0 = 5'd24;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        A_address0 = 5'd23;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        A_address0 = 5'd22;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        A_address0 = 5'd21;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        A_address0 = 5'd20;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        A_address0 = 5'd19;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        A_address0 = 5'd18;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        A_address0 = 5'd17;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        A_address0 = 5'd16;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        A_address0 = 5'd15;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        A_address0 = 5'd14;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        A_address0 = 5'd13;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        A_address0 = 5'd12;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        A_address0 = 5'd11;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        A_address0 = 5'd10;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        A_address0 = 5'd9;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        A_address0 = 5'd8;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_address0 = 5'd7;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        A_address0 = 5'd6;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        A_address0 = 5'd5;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        A_address0 = 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        A_address0 = 5'd3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        A_address0 = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        A_address0 = 5'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        A_address0 = 5'd0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state46_on_subcall_done)) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state5)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state6)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state7)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_1_blk_n = connect_1_empty_n;
    end else begin
        connect_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)))) begin
        connect_1_read = 1'b1;
    end else if ((~(valIn_a_13_reg_473 == 32'd0) & ~(valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        connect_1_read = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_1_read;
    end else if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        connect_1_read = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_connect_1_read;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        connect_1_read = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_connect_1_read;
    end else begin
        connect_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_2_blk_n = connect_2_full_n;
    end else begin
        connect_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)))) begin
        connect_2_din = connect_1_dout;
    end else if ((~(valIn_a_13_reg_473 == 32'd0) & ~(valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        connect_2_din = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_2_din;
    end else if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        connect_2_din = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_connect_2_din;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        connect_2_din = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_connect_2_din;
    end else begin
        connect_2_din = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_2_din;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)))) begin
        connect_2_write = 1'b1;
    end else if ((~(valIn_a_13_reg_473 == 32'd0) & ~(valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        connect_2_write = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_connect_2_write;
    end else if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        connect_2_write = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_connect_2_write;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        connect_2_write = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_connect_2_write;
    end else begin
        connect_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state43) | ((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_385_ce = 1'b1;
    end else begin
        grp_fu_385_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_385_p0 = mul_ln75_reg_675;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_385_p0 = OFMDim_current_1;
    end else begin
        grp_fu_385_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_385_p1 = valIn_a_15_reg_482;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_385_p1 = OFMDim_current_1;
    end else begin
        grp_fu_385_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_389_ce = 1'b1;
    end else begin
        grp_fu_389_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1;
    end else begin
        p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_473 == 32'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8) & (ap_predicate_pred993_state8 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else if (((ap_predicate_pred976_state8 == 1'b1) & (1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8) & (ap_predicate_pred991_state8 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & ((~(valIn_a_13_reg_473 == 32'd0) & ~(valIn_a_13_reg_473 == 32'd1)) | (~(valIn_a_13_reg_473 == 32'd1) & (icmp_ln96_fu_443_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if (((1'b0 == ap_block_state12_on_subcall_done) & (valIn_a_13_reg_473 == 32'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln96_fu_443_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln96_fu_448_p2 = (indvar_flatten6_fu_172 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_done == 1'b0) & (ap_predicate_op127_call_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state46_on_subcall_done = ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_done == 1'b0) & (valIn_a_13_reg_473 == 32'd1));
end

always @ (*) begin
    ap_block_state5 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_predicate_op127_call_state12 = (~(valIn_a_13_reg_473 == 32'd0) & ~(valIn_a_13_reg_473 == 32'd1));
end

assign ap_ready = internal_ap_ready;

assign grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_start = grp_SMM_1u_25u_20u_Pipeline_L2_fu_229_ap_start_reg;

assign grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_start = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_220_ap_start_reg;

assign grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_start = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_372_ap_start_reg;

assign grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_start = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_312_ap_start_reg;

assign grp_fu_381_p0 = grp_fu_381_p00;

assign grp_fu_381_p00 = valIn_a_14_reg_477;

assign grp_fu_381_p1 = grp_fu_381_p10;

assign grp_fu_381_p10 = reg_393;

assign icmp_ln96_fu_443_p2 = ((indvar_flatten6_fu_172 == bound4_reg_542) ? 1'b1 : 1'b0);

assign start_out = real_start;

endmodule //LeNet_wrapper_SMM_1u_25u_20u_s
