{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639638399873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639638399873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 15:06:39 2021 " "Processing started: Thu Dec 16 15:06:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639638399873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639638399873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639638399873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1639638400062 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.v(28) " "Verilog HDL warning at ram.v(28): extended using \"x\" or \"z\"" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1639638400089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/z.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/z.v" { { "Info" "ISGN_ENTITY_NAME" "1 z " "Found entity 1: z" {  } { { "rtl/z.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/z.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "rtl/tr.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/tr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r.v" { { "Info" "ISGN_ENTITY_NAME" "1 r " "Found entity 1: r" {  } { { "rtl/r.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/r.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rtl/pc.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/pc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "rtl/ir.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ir.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "rtl/dr.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/dr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400103 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(159) " "Verilog HDL warning at control.v(159): extended using \"x\" or \"z\"" {  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1639638400104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ar.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400106 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(18) " "Verilog HDL warning at alu.v(18): extended using \"x\" or \"z\"" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1639638400107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ac " "Found entity 1: ac" {  } { { "rtl/ac.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ac.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/light_show.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/light_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_show " "Found entity 1: light_show" {  } { { "rtl/light_show.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/light_show.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "rtl/CPU_Controller.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/CPU_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qtsj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qtsj.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtsj " "Found entity 1: qtsj" {  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638400113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638400113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "drdbus top.v(51) " "Verilog HDL Implicit Net warning at top.v(51): created implicit net for \"drdbus\"" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639638400113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dbus top.v(53) " "Verilog HDL Implicit Net warning at top.v(53): created implicit net for \"dbus\"" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639638400113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "irout top.v(53) " "Verilog HDL Implicit Net warning at top.v(53): created implicit net for \"irout\"" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639638400113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busmen top.v(69) " "Verilog HDL Implicit Net warning at top.v(69): created implicit net for \"busmen\"" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639638400113 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "drdbus packed cpu.v(24) " "Verilog HDL Port Declaration warning at cpu.v(24): data type declaration for \"drdbus\" declares packed dimensions but the port declaration declaration does not" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1639638400114 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "drdbus cpu.v(20) " "HDL info at cpu.v(20): see declaration for object \"drdbus\"" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639638400114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639638400139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:quick " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:quick\"" {  } { { "rtl/top.v" "quick" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_Controller:controller " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_Controller:controller\"" {  } { { "rtl/top.v" "controller" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mcpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:mcpu\"" {  } { { "rtl/top.v" "mcpu" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400144 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bus cpu.v(20) " "Output port \"bus\" at cpu.v(20) has no driver" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639638400145 "|top|cpu:mcpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qtsj cpu:mcpu\|qtsj:qtdl " "Elaborating entity \"qtsj\" for hierarchy \"cpu:mcpu\|qtsj:qtdl\"" {  } { { "rtl/cpu.v" "qtdl" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar cpu:mcpu\|ar:mar " "Elaborating entity \"ar\" for hierarchy \"cpu:mcpu\|ar:mar\"" {  } { { "rtl/cpu.v" "mar" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ar.v(21) " "Verilog HDL assignment warning at ar.v(21): truncated value with size 32 to match size of target (16)" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639638400146 "|top|cpu:mcpu|ar:mar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:mcpu\|pc:mpc " "Elaborating entity \"pc\" for hierarchy \"cpu:mcpu\|pc:mpc\"" {  } { { "rtl/cpu.v" "mpc" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc.v(22) " "Verilog HDL assignment warning at pc.v(22): truncated value with size 32 to match size of target (16)" {  } { { "rtl/pc.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/pc.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639638400147 "|top|cpu:mcpu|pc:mpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr cpu:mcpu\|dr:mdr " "Elaborating entity \"dr\" for hierarchy \"cpu:mcpu\|dr:mdr\"" {  } { { "rtl/cpu.v" "mdr" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr cpu:mcpu\|tr:mtr " "Elaborating entity \"tr\" for hierarchy \"cpu:mcpu\|tr:mtr\"" {  } { { "rtl/cpu.v" "mtr" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir cpu:mcpu\|ir:mir " "Elaborating entity \"ir\" for hierarchy \"cpu:mcpu\|ir:mir\"" {  } { { "rtl/cpu.v" "mir" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r cpu:mcpu\|r:mr " "Elaborating entity \"r\" for hierarchy \"cpu:mcpu\|r:mr\"" {  } { { "rtl/cpu.v" "mr" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ac cpu:mcpu\|ac:mac " "Elaborating entity \"ac\" for hierarchy \"cpu:mcpu\|ac:mac\"" {  } { { "rtl/cpu.v" "mac" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:mcpu\|alu:malu " "Elaborating entity \"alu\" for hierarchy \"cpu:mcpu\|alu:malu\"" {  } { { "rtl/cpu.v" "malu" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z cpu:mcpu\|z:mz " "Elaborating entity \"z\" for hierarchy \"cpu:mcpu\|z:mz\"" {  } { { "rtl/cpu.v" "mz" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:mcpu\|control:mcontrol " "Elaborating entity \"control\" for hierarchy \"cpu:mcpu\|control:mcontrol\"" {  } { { "rtl/cpu.v" "mcontrol" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400153 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "drbus control.v(25) " "Output port \"drbus\" at control.v(25) has no driver" {  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639638400158 "|top|cpu:mcpu|control:mcontrol"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busac control.v(27) " "Output port \"busac\" at control.v(27) has no driver" {  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639638400158 "|top|cpu:mcpu|control:mcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mm " "Elaborating entity \"ram\" for hierarchy \"ram:mm\"" {  } { { "rtl/top.v" "mm" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_show light_show:show " "Elaborating entity \"light_show\" for hierarchy \"light_show:show\"" {  } { { "rtl/top.v" "show" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638400250 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_choose " "Found clock multiplexer cpu:mcpu\|qtsj:qtdl\|clk_choose" {  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 21 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1639638400398 "|top|cpu:mcpu|qtsj:qtdl|clk_choose"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1639638400398 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[0\] " "Converted tri-state buffer \"ram:mm\|data_ram\[0\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[1\] " "Converted tri-state buffer \"ram:mm\|data_ram\[1\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[2\] " "Converted tri-state buffer \"ram:mm\|data_ram\[2\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[3\] " "Converted tri-state buffer \"ram:mm\|data_ram\[3\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[4\] " "Converted tri-state buffer \"ram:mm\|data_ram\[4\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[5\] " "Converted tri-state buffer \"ram:mm\|data_ram\[5\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[6\] " "Converted tri-state buffer \"ram:mm\|data_ram\[6\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[7\] " "Converted tri-state buffer \"ram:mm\|data_ram\[7\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[15\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[15\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[14\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[14\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[13\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[13\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[12\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[12\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[11\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[11\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[10\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[10\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[9\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[9\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[8\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[8\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ar.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontrol\|alus\[0\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontrol\|alus\[0\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 164 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontrol\|alus\[1\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontrol\|alus\[1\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 164 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontrol\|alus\[2\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontrol\|alus\[2\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 164 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontrol\|alus\[3\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontrol\|alus\[3\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 164 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|dout\[0\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|dout\[0\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|dout\[1\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|dout\[1\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|dout\[2\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|dout\[2\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|dout\[3\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|dout\[3\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|dout\[4\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|dout\[4\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|dout\[5\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|dout\[5\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|dout\[6\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|dout\[6\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|dout\[7\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|dout\[7\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639638400436 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639638400436 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:mm\|ram_rtl_0 " "Inferred dual-clock RAM node \"ram:mm\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1639638401175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ram:mm\|memory_rtl_1 " "Inferred RAM node \"ram:mm\|memory_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1639638401176 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mm\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:mm\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:mm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mm\|memory_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ram:mm\|memory_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639638401531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639638401531 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1639638401531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mm\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram:mm\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mm\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram:mm\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401562 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639638401562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5d1 " "Found entity 1: altsyncram_m5d1" {  } { { "db/altsyncram_m5d1.tdf" "" { Text "E:/desks/sc/PCO_complex_stu/db/altsyncram_m5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638401593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638401593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ram:mm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ram:mm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401599 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639638401599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_amd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_amd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_amd1 " "Found entity 1: altsyncram_amd1" {  } { { "db/altsyncram_amd1.tdf" "" { Text "E:/desks/sc/PCO_complex_stu/db/altsyncram_amd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638401632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638401632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mm\|altsyncram:memory_rtl_1 " "Elaborated megafunction instantiation \"ram:mm\|altsyncram:memory_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mm\|altsyncram:memory_rtl_1 " "Instantiated megafunction \"ram:mm\|altsyncram:memory_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639638401637 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639638401637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9c1 " "Found entity 1: altsyncram_s9c1" {  } { { "db/altsyncram_s9c1.tdf" "" { Text "E:/desks/sc/PCO_complex_stu/db/altsyncram_s9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639638401667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639638401667 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639638401815 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[0\] ram:mm\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[0\]\" to the node \"ram:mm\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[1\] ram:mm\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[1\]\" to the node \"ram:mm\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[2\] ram:mm\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[2\]\" to the node \"ram:mm\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[3\] ram:mm\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[3\]\" to the node \"ram:mm\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[4\] ram:mm\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[4\]\" to the node \"ram:mm\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[5\] ram:mm\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[5\]\" to the node \"ram:mm\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[6\] ram:mm\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[6\]\" to the node \"ram:mm\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[7\] ram:mm\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[7\]\" to the node \"ram:mm\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401825 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639638401825 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[0\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[0\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[1\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[1\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[2\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[2\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[3\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[3\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[4\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[4\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[5\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[5\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[6\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[6\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[7\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[7\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/cpu.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639638401827 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639638401827 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 491 -1 0 } } { "rtl/ram.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/ram.v" 16 -1 0 } } { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 24 -1 0 } } { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1639638401829 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1639638401829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "busmem_led GND " "Pin \"busmem_led\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639638401952 "|top|busmem_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639638401952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1639638402008 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1023 " "1023 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1639638402478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/desks/sc/PCO_complex_stu/output_files/PCO_comolex.map.smsg " "Generated suppressed messages file E:/desks/sc/PCO_complex_stu/output_files/PCO_comolex.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1639638402529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639638402618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639638402618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "806 " "Implemented 806 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639638402680 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639638402680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "632 " "Implemented 632 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639638402680 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1639638402680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639638402680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639638402702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 15:06:42 2021 " "Processing ended: Thu Dec 16 15:06:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639638402702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639638402702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639638402702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639638402702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639638404114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639638404115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 15:06:43 2021 " "Processing started: Thu Dec 16 15:06:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639638404115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639638404115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639638404115 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639638404159 ""}
{ "Info" "0" "" "Project  = PCO_comolex" {  } {  } 0 0 "Project  = PCO_comolex" 0 0 "Fitter" 0 0 1639638404159 ""}
{ "Info" "0" "" "Revision = PCO_comolex" {  } {  } 0 0 "Revision = PCO_comolex" 0 0 "Fitter" 0 0 1639638404159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639638404212 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PCO_comolex EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"PCO_comolex\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639638404228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639638404256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639638404256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639638404477 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639638404532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639638404532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639638404532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639638404532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639638404532 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639638404532 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1928 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639638404534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1930 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639638404534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1932 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639638404534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1934 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639638404534 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639638404534 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639638404536 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639638404539 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 150 " "No exact pin location assignment(s) for 56 pins of 150 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1639638404814 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PCO_comolex.sdc " "Synopsys Design Constraints File file not found: 'PCO_comolex.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639638405073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639638405073 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639638405077 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639638405077 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639638405080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639638405081 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639638405081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639638405113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:slow\|div_clk " "Destination node clk_div:slow\|div_clk" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:slow|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 589 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639638405113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:quick\|div_clk " "Destination node clk_div:quick\|div_clk" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:quick|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 517 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639638405113 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639638405113 ""}  } { { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 7 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1922 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639638405113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|qtsj:qtdl\|clk_choose  " "Automatically promoted node cpu:mcpu\|qtsj:qtdl\|clk_choose " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_run " "Destination node cpu:mcpu\|qtsj:qtdl\|clk_run" {  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 21 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 464 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 21 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_choose } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 458 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639638405114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:mem\|div_clk  " "Automatically promoted node clk_div:mem\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:mem\|div_clk~0 " "Destination node clk_div:mem\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:mem|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1115 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:mem|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 520 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639638405114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:light\|div_clk  " "Automatically promoted node clk_div:light\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:light\|div_clk~0 " "Destination node clk_div:light\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:light|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1079 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:light|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 518 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639638405114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|qtsj:qtdl\|clk_run  " "Automatically promoted node cpu:mcpu\|qtsj:qtdl\|clk_run " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 21 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 464 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639638405114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:delay\|div_clk  " "Automatically promoted node clk_div:delay\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_enable " "Destination node cpu:mcpu\|qtsj:qtdl\|clk_enable" {  } { { "rtl/qtsj.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/qtsj.v" 23 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 460 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:delay\|div_clk~0 " "Destination node clk_div:delay\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:delay|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 1336 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } { { "rtl/clk_div.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:delay|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 554 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639638405114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|control:mcontrol\|reset  " "Automatically promoted node cpu:mcpu\|control:mcontrol\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639638405114 ""}  } { { "rtl/control.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/control.v" 33 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639638405114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639638405421 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639638405421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639638405422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639638405422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639638405424 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639638405425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639638405425 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639638405425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639638405723 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1639638405724 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639638405724 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 0 56 0 " "Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 0 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1639638405736 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1639638405736 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639638405736 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 25 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639638405736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639638405736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639638405736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 31 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639638405736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 26 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639638405736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639638405736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 32 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639638405736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 16 27 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639638405736 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1639638405736 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639638405736 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639638405786 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639638405789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639638406501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639638406605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639638406624 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639638410437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639638410437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639638410762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1639638411900 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639638411900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639638413019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1639638413019 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639638413019 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1639638413037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639638413088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639638413280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639638413323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639638413573 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639638413944 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "38 Cyclone IV E " "38 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[0\] 3.3-V LVTTL B15 " "Pin rambus\[0\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[0] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 63 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[1\] 3.3-V LVTTL B18 " "Pin rambus\[1\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[1] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 64 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[2\] 3.3-V LVTTL F13 " "Pin rambus\[2\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[2] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 65 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[3\] 3.3-V LVTTL H18 " "Pin rambus\[3\] uses I/O standard 3.3-V LVTTL at H18" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[3] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 66 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[4\] 3.3-V LVTTL K19 " "Pin rambus\[4\] uses I/O standard 3.3-V LVTTL at K19" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[4] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 67 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[5\] 3.3-V LVTTL G14 " "Pin rambus\[5\] uses I/O standard 3.3-V LVTTL at G14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[5] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 68 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[6\] 3.3-V LVTTL D13 " "Pin rambus\[6\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[6] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 69 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[7\] 3.3-V LVTTL C13 " "Pin rambus\[7\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rambus[7] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 70 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3-V LVTTL AA13 " "Pin data\[0\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[0] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 71 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3-V LVTTL AB14 " "Pin data\[1\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[1] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 72 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3-V LVTTL AB13 " "Pin data\[2\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[2] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 73 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3-V LVTTL AA14 " "Pin data\[3\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[3] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 74 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3-V LVTTL AA10 " "Pin data\[4\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[4] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 75 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3-V LVTTL AB10 " "Pin data\[5\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[5] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3-V LVTTL V11 " "Pin data\[6\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[6] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3-V LVTTL W10 " "Pin data\[7\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { data[7] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[0\] 3.3-V LVTTL H10 " "Pin check_out\[0\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[0] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 153 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[1\] 3.3-V LVTTL C7 " "Pin check_out\[1\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[1] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 154 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[2\] 3.3-V LVTTL B14 " "Pin check_out\[2\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[2] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 155 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[3\] 3.3-V LVTTL D10 " "Pin check_out\[3\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[3] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 156 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[4\] 3.3-V LVTTL E12 " "Pin check_out\[4\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[4] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[5\] 3.3-V LVTTL F11 " "Pin check_out\[5\] uses I/O standard 3.3-V LVTTL at F11" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[5] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 158 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[6\] 3.3-V LVTTL E11 " "Pin check_out\[6\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[6] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 159 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[7\] 3.3-V LVTTL E10 " "Pin check_out\[7\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { check_out[7] } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 160 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW1 3.3-V LVTTL C21 " "Pin SW1 uses I/O standard 3.3-V LVTTL at C21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SW1 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 9 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW2 3.3-V LVTTL D21 " "Pin SW2 uses I/O standard 3.3-V LVTTL at D21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SW2 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW2" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 9 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_choose 3.3-V LVTTL B21 " "Pin SW_choose uses I/O standard 3.3-V LVTTL at B21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SW_choose } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_choose" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 9 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_choose } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL C17 " "Pin rst uses I/O standard 3.3-V LVTTL at C17" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { rst } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 7 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVTTL B4 " "Pin D\[0\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 39 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVTTL B5 " "Pin D\[1\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 40 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVTTL B6 " "Pin D\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 41 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVTTL B7 " "Pin D\[3\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 42 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVTTL B8 " "Pin D\[4\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 43 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVTTL B9 " "Pin D\[5\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 44 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVTTL B10 " "Pin D\[6\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 45 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVTTL B13 " "Pin D\[7\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { D[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 46 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T22 " "Pin clk uses I/O standard 3.3-V LVTTL at T22" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 7 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL D17 " "Pin A1 uses I/O standard 3.3-V LVTTL at D17" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { A1 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "rtl/top.v" "" { Text "E:/desks/sc/PCO_complex_stu/rtl/top.v" 8 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desks/sc/PCO_complex_stu/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639638414188 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1639638414188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/desks/sc/PCO_complex_stu/output_files/PCO_comolex.fit.smsg " "Generated suppressed messages file E:/desks/sc/PCO_complex_stu/output_files/PCO_comolex.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639638414258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6570 " "Peak virtual memory: 6570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639638414584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 15:06:54 2021 " "Processing ended: Thu Dec 16 15:06:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639638414584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639638414584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639638414584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639638414584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639638415930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639638415930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 15:06:55 2021 " "Processing started: Thu Dec 16 15:06:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639638415930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639638415930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639638415930 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639638416818 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639638416847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639638417354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 15:06:57 2021 " "Processing ended: Thu Dec 16 15:06:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639638417354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639638417354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639638417354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639638417354 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639638417989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639638418820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639638418820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 15:06:58 2021 " "Processing started: Thu Dec 16 15:06:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639638418820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639638418820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PCO_comolex -c PCO_comolex " "Command: quartus_sta PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639638418820 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1639638418868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1639638418960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639638418989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639638418989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PCO_comolex.sdc " "Synopsys Design Constraints File file not found: 'PCO_comolex.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1639638419185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1639638419185 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW_choose SW_choose " "create_clock -period 1.000 -name SW_choose SW_choose" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:delay\|div_clk clk_div:delay\|div_clk " "create_clock -period 1.000 -name clk_div:delay\|div_clk clk_div:delay\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:mem\|div_clk clk_div:mem\|div_clk " "create_clock -period 1.000 -name clk_div:mem\|div_clk clk_div:mem\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:light\|div_clk clk_div:light\|div_clk " "create_clock -period 1.000 -name clk_div:light\|div_clk clk_div:light\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419187 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419187 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datad  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419372 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639638419372 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1639638419373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419374 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1639638419374 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1639638419380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1639638419414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639638419414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.118 " "Worst-case setup slack is -11.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.118            -573.785 SW_choose  " "  -11.118            -573.785 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.725            -168.565 clk_div:mem\|div_clk  " "   -8.725            -168.565 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.903            -369.622 clk  " "   -3.903            -369.622 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.969              -3.323 clk_div:delay\|div_clk  " "   -2.969              -3.323 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.931            -122.002 clk_div:light\|div_clk  " "   -2.931            -122.002 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639638419416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 clk  " "    0.124               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 SW_choose  " "    0.433               0.000 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk_div:mem\|div_clk  " "    0.433               0.000 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clk_div:delay\|div_clk  " "    0.485               0.000 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.320               0.000 clk_div:light\|div_clk  " "    2.320               0.000 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639638419420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639638419424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639638419426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -160.849 SW_choose  " "   -3.201            -160.849 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -99.152 clk_div:mem\|div_clk  " "   -3.201             -99.152 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.187 clk  " "   -3.000            -153.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 clk_div:light\|div_clk  " "   -1.487             -68.402 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 clk_div:delay\|div_clk  " "   -1.487              -4.461 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639638419430 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1639638419559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1639638419577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1639638419889 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datad  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419964 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639638419964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419964 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1639638419974 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639638419974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.248 " "Worst-case setup slack is -10.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.248            -529.532 SW_choose  " "  -10.248            -529.532 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.155            -155.663 clk_div:mem\|div_clk  " "   -8.155            -155.663 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.556            -338.673 clk  " "   -3.556            -338.673 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.736            -111.858 clk_div:light\|div_clk  " "   -2.736            -111.858 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637              -2.886 clk_div:delay\|div_clk  " "   -2.637              -2.886 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639638419977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk  " "    0.146               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 SW_choose  " "    0.383               0.000 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk_div:mem\|div_clk  " "    0.383               0.000 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clk_div:delay\|div_clk  " "    0.430               0.000 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.212               0.000 clk_div:light\|div_clk  " "    2.212               0.000 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639638419983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639638419987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639638419992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -179.115 SW_choose  " "   -3.201            -179.115 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -101.105 clk_div:mem\|div_clk  " "   -3.201            -101.105 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.315 clk  " "   -3.000            -153.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -69.538 clk_div:light\|div_clk  " "   -1.487             -69.538 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.485 clk_div:delay\|div_clk  " "   -1.487              -4.485 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638419998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639638419998 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1639638420165 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datad  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420336 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639638420336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1639638420340 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639638420340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.003 " "Worst-case setup slack is -4.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.003            -200.242 SW_choose  " "   -4.003            -200.242 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.883             -45.954 clk_div:mem\|div_clk  " "   -2.883             -45.954 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057             -97.809 clk  " "   -1.057             -97.809 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658              -0.658 clk_div:delay\|div_clk  " "   -0.658              -0.658 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606             -21.940 clk_div:light\|div_clk  " "   -0.606             -21.940 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639638420344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 clk  " "    0.020               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 SW_choose  " "    0.178               0.000 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_div:mem\|div_clk  " "    0.178               0.000 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk_div:delay\|div_clk  " "    0.201               0.000 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 clk_div:light\|div_clk  " "    0.848               0.000 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639638420352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639638420358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639638420363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -162.222 SW_choose  " "   -3.000            -162.222 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -131.086 clk  " "   -3.000            -131.086 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -54.000 clk_div:mem\|div_clk  " "   -1.000             -54.000 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 clk_div:light\|div_clk  " "   -1.000             -46.000 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clk_div:delay\|div_clk  " "   -1.000              -3.000 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639638420369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639638420369 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1639638420946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1639638420947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639638421067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 15:07:01 2021 " "Processing ended: Thu Dec 16 15:07:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639638421067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639638421067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639638421067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639638421067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639638422497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639638422497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 15:07:02 2021 " "Processing started: Thu Dec 16 15:07:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639638422497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639638422497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639638422497 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1639638422776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_85c_slow.vo E:/desks/sc/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_85c_slow.vo in folder \"E:/desks/sc/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639638422817 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1639638422840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_0c_slow.vo E:/desks/sc/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_0c_slow.vo in folder \"E:/desks/sc/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639638422881 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1639638422903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_min_1200mv_0c_fast.vo E:/desks/sc/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_min_1200mv_0c_fast.vo in folder \"E:/desks/sc/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639638422944 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1639638422966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex.vo E:/desks/sc/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex.vo in folder \"E:/desks/sc/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639638423007 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_85c_v_slow.sdo E:/desks/sc/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_85c_v_slow.sdo in folder \"E:/desks/sc/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639638423063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_0c_v_slow.sdo E:/desks/sc/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_0c_v_slow.sdo in folder \"E:/desks/sc/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639638423122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_min_1200mv_0c_v_fast.sdo E:/desks/sc/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_min_1200mv_0c_v_fast.sdo in folder \"E:/desks/sc/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639638423179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_v.sdo E:/desks/sc/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_v.sdo in folder \"E:/desks/sc/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639638423236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639638423288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 15:07:03 2021 " "Processing ended: Thu Dec 16 15:07:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639638423288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639638423288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639638423288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639638423288 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639638423860 ""}
