hmodule gates(input  logic [3:0] a, b,
              output logic [3:0] y1, y2, y3, y4, y5) {
  /* five different two-input logic gates acting on 4-bit busses */
  y1 = a & b; 		// AND
  y2 = a | b; 		// OR
  y3 = a ^ b; 		// XOR
  y4 = ~(a & b); 	// NAND
  y5 = ~(a | b);	// NOR
}
