module(clk,
rst,
write_enable,
read_enable,
address
)
reg [9:0] STORE_REG [3:0][3:0];