Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 13 16:02:33 2019
| Host         : HERO-VI running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[15]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[14]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[20]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[21]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[30]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.123        0.000                      0                 8841        0.100        0.000                      0                 8841        4.500        0.000                       0                  8778  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.123        0.000                      0                 8841        0.100        0.000                      0                 8841        4.500        0.000                       0                  8778  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 ram/memory_reg[405][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 2.232ns (23.433%)  route 7.293ns (76.567%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.775     5.378    ram/CLK_I
    SLICE_X52Y172        FDRE                                         r  ram/memory_reg[405][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172        FDRE (Prop_fdre_C_Q)         0.456     5.834 r  ram/memory_reg[405][0]/Q
                         net (fo=4, routed)           1.089     6.923    ram/memory_reg_n_1_[405][0]
    SLICE_X46Y188        LUT6 (Prop_lut6_I5_O)        0.124     7.047 r  ram/DAT_O[8]_INST_0_i_390/O
                         net (fo=1, routed)           0.000     7.047    ram/DAT_O[8]_INST_0_i_390_n_1
    SLICE_X46Y188        MUXF7 (Prop_muxf7_I1_O)      0.247     7.294 r  ram/DAT_O[8]_INST_0_i_177/O
                         net (fo=1, routed)           0.000     7.294    ram/DAT_O[8]_INST_0_i_177_n_1
    SLICE_X46Y188        MUXF8 (Prop_muxf8_I0_O)      0.098     7.392 r  ram/DAT_O[8]_INST_0_i_71/O
                         net (fo=1, routed)           1.454     8.846    ram/DAT_O[8]_INST_0_i_71_n_1
    SLICE_X46Y172        LUT6 (Prop_lut6_I3_O)        0.319     9.165 r  ram/DAT_O[8]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.165    ram/DAT_O[8]_INST_0_i_23_n_1
    SLICE_X46Y172        MUXF7 (Prop_muxf7_I0_O)      0.209     9.374 r  ram/DAT_O[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.374    ram/DAT_O[8]_INST_0_i_10_n_1
    SLICE_X46Y172        MUXF8 (Prop_muxf8_I1_O)      0.088     9.462 r  ram/DAT_O[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.788    11.250    ram/DAT_O[8]_INST_0_i_3_n_1
    SLICE_X45Y135        LUT6 (Prop_lut6_I3_O)        0.319    11.569 r  ram/DAT_O[8]_INST_0/O
                         net (fo=1, routed)           1.032    12.601    riscv/loadgen/I_data[8]
    SLICE_X45Y117        LUT5 (Prop_lut5_I2_O)        0.124    12.725 r  riscv/loadgen/O_data[8]_INST_0/O
                         net (fo=1, routed)           0.651    13.376    riscv/mux3/I_data1[8]
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124    13.500 r  riscv/mux3/O_data[8]_INST_0/O
                         net (fo=1, routed)           0.404    13.904    riscv/mux_csr/I_data1[8]
    SLICE_X45Y111        LUT3 (Prop_lut3_I1_O)        0.124    14.028 r  riscv/mux_csr/O_data[8]_INST_0/O
                         net (fo=15, routed)          0.875    14.903    riscv/regs/I_data[8]
    SLICE_X44Y108        FDRE                                         r  riscv/regs/register_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.498    14.920    riscv/regs/I_clk
    SLICE_X44Y108        FDRE                                         r  riscv/regs/register_reg[12][8]/C
                         clock pessimism              0.188    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X44Y108        FDRE (Setup_fdre_C_D)       -0.047    15.026    riscv/regs/register_reg[12][8]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 ram/memory_reg[327][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.282ns (24.239%)  route 7.132ns (75.761%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.795     5.398    ram/CLK_I
    SLICE_X18Y173        FDRE                                         r  ram/memory_reg[327][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y173        FDRE (Prop_fdre_C_Q)         0.456     5.854 r  ram/memory_reg[327][2]/Q
                         net (fo=4, routed)           1.066     6.920    ram/memory_reg_n_1_[327][2]
    SLICE_X25Y179        LUT6 (Prop_lut6_I1_O)        0.124     7.044 r  ram/DAT_O[10]_INST_0_i_378/O
                         net (fo=1, routed)           0.000     7.044    ram/DAT_O[10]_INST_0_i_378_n_1
    SLICE_X25Y179        MUXF7 (Prop_muxf7_I1_O)      0.245     7.289 r  ram/DAT_O[10]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     7.289    ram/DAT_O[10]_INST_0_i_171_n_1
    SLICE_X25Y179        MUXF8 (Prop_muxf8_I0_O)      0.104     7.393 r  ram/DAT_O[10]_INST_0_i_68/O
                         net (fo=1, routed)           1.409     8.802    ram/DAT_O[10]_INST_0_i_68_n_1
    SLICE_X45Y170        LUT6 (Prop_lut6_I5_O)        0.316     9.118 r  ram/DAT_O[10]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.118    ram/DAT_O[10]_INST_0_i_22_n_1
    SLICE_X45Y170        MUXF7 (Prop_muxf7_I1_O)      0.245     9.363 r  ram/DAT_O[10]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.363    ram/DAT_O[10]_INST_0_i_9_n_1
    SLICE_X45Y170        MUXF8 (Prop_muxf8_I0_O)      0.104     9.467 r  ram/DAT_O[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.841    11.309    ram/DAT_O[10]_INST_0_i_3_n_1
    SLICE_X40Y133        LUT6 (Prop_lut6_I3_O)        0.316    11.625 r  ram/DAT_O[10]_INST_0/O
                         net (fo=1, routed)           0.718    12.343    riscv/loadgen/I_data[10]
    SLICE_X40Y123        LUT5 (Prop_lut5_I2_O)        0.124    12.467 r  riscv/loadgen/O_data[10]_INST_0/O
                         net (fo=1, routed)           0.911    13.378    riscv/mux3/I_data1[10]
    SLICE_X36Y106        LUT5 (Prop_lut5_I4_O)        0.124    13.502 r  riscv/mux3/O_data[10]_INST_0/O
                         net (fo=1, routed)           0.402    13.904    riscv/mux_csr/I_data1[10]
    SLICE_X37Y106        LUT3 (Prop_lut3_I1_O)        0.124    14.028 r  riscv/mux_csr/O_data[10]_INST_0/O
                         net (fo=15, routed)          0.784    14.812    riscv/regs/I_data[10]
    SLICE_X36Y105        FDRE                                         r  riscv/regs/register_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.503    14.925    riscv/regs/I_clk
    SLICE_X36Y105        FDRE                                         r  riscv/regs/register_reg[1][10]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)       -0.095    14.983    riscv/regs/register_reg[1][10]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -14.812    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 ram/memory_reg[405][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 2.232ns (23.552%)  route 7.245ns (76.448%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.775     5.378    ram/CLK_I
    SLICE_X52Y172        FDRE                                         r  ram/memory_reg[405][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172        FDRE (Prop_fdre_C_Q)         0.456     5.834 r  ram/memory_reg[405][0]/Q
                         net (fo=4, routed)           1.089     6.923    ram/memory_reg_n_1_[405][0]
    SLICE_X46Y188        LUT6 (Prop_lut6_I5_O)        0.124     7.047 r  ram/DAT_O[8]_INST_0_i_390/O
                         net (fo=1, routed)           0.000     7.047    ram/DAT_O[8]_INST_0_i_390_n_1
    SLICE_X46Y188        MUXF7 (Prop_muxf7_I1_O)      0.247     7.294 r  ram/DAT_O[8]_INST_0_i_177/O
                         net (fo=1, routed)           0.000     7.294    ram/DAT_O[8]_INST_0_i_177_n_1
    SLICE_X46Y188        MUXF8 (Prop_muxf8_I0_O)      0.098     7.392 r  ram/DAT_O[8]_INST_0_i_71/O
                         net (fo=1, routed)           1.454     8.846    ram/DAT_O[8]_INST_0_i_71_n_1
    SLICE_X46Y172        LUT6 (Prop_lut6_I3_O)        0.319     9.165 r  ram/DAT_O[8]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.165    ram/DAT_O[8]_INST_0_i_23_n_1
    SLICE_X46Y172        MUXF7 (Prop_muxf7_I0_O)      0.209     9.374 r  ram/DAT_O[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.374    ram/DAT_O[8]_INST_0_i_10_n_1
    SLICE_X46Y172        MUXF8 (Prop_muxf8_I1_O)      0.088     9.462 r  ram/DAT_O[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.788    11.250    ram/DAT_O[8]_INST_0_i_3_n_1
    SLICE_X45Y135        LUT6 (Prop_lut6_I3_O)        0.319    11.569 r  ram/DAT_O[8]_INST_0/O
                         net (fo=1, routed)           1.032    12.601    riscv/loadgen/I_data[8]
    SLICE_X45Y117        LUT5 (Prop_lut5_I2_O)        0.124    12.725 r  riscv/loadgen/O_data[8]_INST_0/O
                         net (fo=1, routed)           0.651    13.376    riscv/mux3/I_data1[8]
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124    13.500 r  riscv/mux3/O_data[8]_INST_0/O
                         net (fo=1, routed)           0.404    13.904    riscv/mux_csr/I_data1[8]
    SLICE_X45Y111        LUT3 (Prop_lut3_I1_O)        0.124    14.028 r  riscv/mux_csr/O_data[8]_INST_0/O
                         net (fo=15, routed)          0.826    14.854    riscv/regs/I_data[8]
    SLICE_X48Y107        FDRE                                         r  riscv/regs/register_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.496    14.918    riscv/regs/I_clk
    SLICE_X48Y107        FDRE                                         r  riscv/regs/register_reg[2][8]/C
                         clock pessimism              0.188    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.043    15.028    riscv/regs/register_reg[2][8]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 ram/memory_reg[445][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[6][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 2.388ns (25.225%)  route 7.079ns (74.775%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.778     5.381    ram/CLK_I
    SLICE_X54Y171        FDRE                                         r  ram/memory_reg[445][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.478     5.859 r  ram/memory_reg[445][7]/Q
                         net (fo=4, routed)           1.244     7.103    ram/memory_reg_n_1_[445][7]
    SLICE_X50Y176        LUT6 (Prop_lut6_I3_O)        0.295     7.398 r  ram/DAT_O[7]_INST_0_i_384/O
                         net (fo=1, routed)           0.000     7.398    ram/DAT_O[7]_INST_0_i_384_n_1
    SLICE_X50Y176        MUXF7 (Prop_muxf7_I1_O)      0.214     7.612 r  ram/DAT_O[7]_INST_0_i_174/O
                         net (fo=1, routed)           0.000     7.612    ram/DAT_O[7]_INST_0_i_174_n_1
    SLICE_X50Y176        MUXF8 (Prop_muxf8_I1_O)      0.088     7.700 r  ram/DAT_O[7]_INST_0_i_69/O
                         net (fo=1, routed)           1.290     8.990    ram/DAT_O[7]_INST_0_i_69_n_1
    SLICE_X45Y166        LUT6 (Prop_lut6_I0_O)        0.319     9.309 r  ram/DAT_O[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.309    ram/DAT_O[7]_INST_0_i_23_n_1
    SLICE_X45Y166        MUXF7 (Prop_muxf7_I0_O)      0.212     9.521 r  ram/DAT_O[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.521    ram/DAT_O[7]_INST_0_i_10_n_1
    SLICE_X45Y166        MUXF8 (Prop_muxf8_I1_O)      0.094     9.615 r  ram/DAT_O[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.299    10.914    ram/DAT_O[7]_INST_0_i_3_n_1
    SLICE_X43Y130        LUT6 (Prop_lut6_I3_O)        0.316    11.230 r  ram/DAT_O[7]_INST_0/O
                         net (fo=25, routed)          1.124    12.354    riscv/loadgen/I_data[7]
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.124    12.478 r  riscv/loadgen/O_data[26]_INST_0/O
                         net (fo=1, routed)           0.708    13.186    riscv/mux3/I_data1[26]
    SLICE_X38Y110        LUT5 (Prop_lut5_I4_O)        0.124    13.310 r  riscv/mux3/O_data[26]_INST_0/O
                         net (fo=1, routed)           0.424    13.734    riscv/mux_csr/I_data1[26]
    SLICE_X40Y111        LUT3 (Prop_lut3_I1_O)        0.124    13.858 r  riscv/mux_csr/O_data[26]_INST_0/O
                         net (fo=15, routed)          0.989    14.847    riscv/regs/I_data[26]
    SLICE_X36Y107        FDRE                                         r  riscv/regs/register_reg[6][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.502    14.924    riscv/regs/I_clk
    SLICE_X36Y107        FDRE                                         r  riscv/regs/register_reg[6][26]/C
                         clock pessimism              0.188    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X36Y107        FDRE (Setup_fdre_C_D)       -0.043    15.034    riscv/regs/register_reg[6][26]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 ram/memory_reg[513][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 2.330ns (24.831%)  route 7.053ns (75.169%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.797     5.400    ram/CLK_I
    SLICE_X58Y153        FDRE                                         r  ram/memory_reg[513][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y153        FDRE (Prop_fdre_C_Q)         0.518     5.918 r  ram/memory_reg[513][6]/Q
                         net (fo=4, routed)           1.457     7.375    ram/memory_reg_n_1_[513][6]
    SLICE_X44Y146        LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  ram/DAT_O[14]_INST_0_i_297/O
                         net (fo=1, routed)           0.000     7.499    ram/DAT_O[14]_INST_0_i_297_n_1
    SLICE_X44Y146        MUXF7 (Prop_muxf7_I0_O)      0.238     7.737 r  ram/DAT_O[14]_INST_0_i_131/O
                         net (fo=1, routed)           0.000     7.737    ram/DAT_O[14]_INST_0_i_131_n_1
    SLICE_X44Y146        MUXF8 (Prop_muxf8_I0_O)      0.104     7.841 r  ram/DAT_O[14]_INST_0_i_48/O
                         net (fo=1, routed)           1.248     9.089    ram/DAT_O[14]_INST_0_i_48_n_1
    SLICE_X35Y127        LUT6 (Prop_lut6_I5_O)        0.316     9.405 r  ram/DAT_O[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     9.405    ram/DAT_O[14]_INST_0_i_17_n_1
    SLICE_X35Y127        MUXF7 (Prop_muxf7_I0_O)      0.238     9.643 r  ram/DAT_O[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.643    ram/DAT_O[14]_INST_0_i_7_n_1
    SLICE_X35Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     9.747 r  ram/DAT_O[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.375    11.122    ram/DAT_O[14]_INST_0_i_2_n_1
    SLICE_X39Y143        LUT6 (Prop_lut6_I1_O)        0.316    11.438 r  ram/DAT_O[14]_INST_0/O
                         net (fo=1, routed)           1.018    12.456    riscv/loadgen/I_data[14]
    SLICE_X40Y119        LUT5 (Prop_lut5_I2_O)        0.124    12.580 r  riscv/loadgen/O_data[14]_INST_0/O
                         net (fo=1, routed)           0.646    13.227    riscv/mux3/I_data1[14]
    SLICE_X39Y113        LUT5 (Prop_lut5_I4_O)        0.124    13.351 r  riscv/mux3/O_data[14]_INST_0/O
                         net (fo=1, routed)           0.410    13.760    riscv/mux_csr/I_data1[14]
    SLICE_X40Y113        LUT3 (Prop_lut3_I1_O)        0.124    13.884 r  riscv/mux_csr/O_data[14]_INST_0/O
                         net (fo=15, routed)          0.899    14.783    riscv/regs/I_data[14]
    SLICE_X36Y105        FDRE                                         r  riscv/regs/register_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.503    14.925    riscv/regs/I_clk
    SLICE_X36Y105        FDRE                                         r  riscv/regs/register_reg[1][14]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)       -0.093    14.985    riscv/regs/register_reg[1][14]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -14.783    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 ram/memory_reg[385][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[12][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 2.232ns (23.730%)  route 7.174ns (76.270%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.800     5.403    ram/CLK_I
    SLICE_X19Y179        FDRE                                         r  ram/memory_reg[385][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y179        FDRE (Prop_fdre_C_Q)         0.456     5.859 r  ram/memory_reg[385][5]/Q
                         net (fo=4, routed)           1.153     7.012    ram/memory_reg_n_1_[385][5]
    SLICE_X31Y186        LUT6 (Prop_lut6_I5_O)        0.124     7.136 r  ram/DAT_O[13]_INST_0_i_393/O
                         net (fo=1, routed)           0.000     7.136    ram/DAT_O[13]_INST_0_i_393_n_1
    SLICE_X31Y186        MUXF7 (Prop_muxf7_I0_O)      0.238     7.374 r  ram/DAT_O[13]_INST_0_i_179/O
                         net (fo=1, routed)           0.000     7.374    ram/DAT_O[13]_INST_0_i_179_n_1
    SLICE_X31Y186        MUXF8 (Prop_muxf8_I0_O)      0.104     7.478 r  ram/DAT_O[13]_INST_0_i_72/O
                         net (fo=1, routed)           1.613     9.091    ram/DAT_O[13]_INST_0_i_72_n_1
    SLICE_X41Y165        LUT6 (Prop_lut6_I5_O)        0.316     9.407 r  ram/DAT_O[13]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.407    ram/DAT_O[13]_INST_0_i_23_n_1
    SLICE_X41Y165        MUXF7 (Prop_muxf7_I0_O)      0.212     9.619 r  ram/DAT_O[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.619    ram/DAT_O[13]_INST_0_i_10_n_1
    SLICE_X41Y165        MUXF8 (Prop_muxf8_I1_O)      0.094     9.713 r  ram/DAT_O[13]_INST_0_i_3/O
                         net (fo=1, routed)           1.601    11.314    ram/DAT_O[13]_INST_0_i_3_n_1
    SLICE_X40Y134        LUT6 (Prop_lut6_I3_O)        0.316    11.630 r  ram/DAT_O[13]_INST_0/O
                         net (fo=1, routed)           1.000    12.630    riscv/loadgen/I_data[13]
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.124    12.754 r  riscv/loadgen/O_data[13]_INST_0/O
                         net (fo=1, routed)           0.712    13.466    riscv/mux3/I_data1[13]
    SLICE_X37Y106        LUT5 (Prop_lut5_I4_O)        0.124    13.590 r  riscv/mux3/O_data[13]_INST_0/O
                         net (fo=1, routed)           0.408    13.998    riscv/mux_csr/I_data1[13]
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.124    14.122 r  riscv/mux_csr/O_data[13]_INST_0/O
                         net (fo=15, routed)          0.686    14.808    riscv/regs/I_data[13]
    SLICE_X34Y107        FDRE                                         r  riscv/regs/register_reg[12][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.502    14.924    riscv/regs/I_clk
    SLICE_X34Y107        FDRE                                         r  riscv/regs/register_reg[12][13]/C
                         clock pessimism              0.188    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X34Y107        FDRE (Setup_fdre_C_D)       -0.047    15.030    riscv/regs/register_reg[12][13]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 ram/memory_reg[385][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.415ns  (logic 2.232ns (23.706%)  route 7.183ns (76.294%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.800     5.403    ram/CLK_I
    SLICE_X19Y179        FDRE                                         r  ram/memory_reg[385][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y179        FDRE (Prop_fdre_C_Q)         0.456     5.859 r  ram/memory_reg[385][5]/Q
                         net (fo=4, routed)           1.153     7.012    ram/memory_reg_n_1_[385][5]
    SLICE_X31Y186        LUT6 (Prop_lut6_I5_O)        0.124     7.136 r  ram/DAT_O[13]_INST_0_i_393/O
                         net (fo=1, routed)           0.000     7.136    ram/DAT_O[13]_INST_0_i_393_n_1
    SLICE_X31Y186        MUXF7 (Prop_muxf7_I0_O)      0.238     7.374 r  ram/DAT_O[13]_INST_0_i_179/O
                         net (fo=1, routed)           0.000     7.374    ram/DAT_O[13]_INST_0_i_179_n_1
    SLICE_X31Y186        MUXF8 (Prop_muxf8_I0_O)      0.104     7.478 r  ram/DAT_O[13]_INST_0_i_72/O
                         net (fo=1, routed)           1.613     9.091    ram/DAT_O[13]_INST_0_i_72_n_1
    SLICE_X41Y165        LUT6 (Prop_lut6_I5_O)        0.316     9.407 r  ram/DAT_O[13]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.407    ram/DAT_O[13]_INST_0_i_23_n_1
    SLICE_X41Y165        MUXF7 (Prop_muxf7_I0_O)      0.212     9.619 r  ram/DAT_O[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.619    ram/DAT_O[13]_INST_0_i_10_n_1
    SLICE_X41Y165        MUXF8 (Prop_muxf8_I1_O)      0.094     9.713 r  ram/DAT_O[13]_INST_0_i_3/O
                         net (fo=1, routed)           1.601    11.314    ram/DAT_O[13]_INST_0_i_3_n_1
    SLICE_X40Y134        LUT6 (Prop_lut6_I3_O)        0.316    11.630 r  ram/DAT_O[13]_INST_0/O
                         net (fo=1, routed)           1.000    12.630    riscv/loadgen/I_data[13]
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.124    12.754 r  riscv/loadgen/O_data[13]_INST_0/O
                         net (fo=1, routed)           0.712    13.466    riscv/mux3/I_data1[13]
    SLICE_X37Y106        LUT5 (Prop_lut5_I4_O)        0.124    13.590 r  riscv/mux3/O_data[13]_INST_0/O
                         net (fo=1, routed)           0.408    13.998    riscv/mux_csr/I_data1[13]
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.124    14.122 r  riscv/mux_csr/O_data[13]_INST_0/O
                         net (fo=15, routed)          0.696    14.818    riscv/regs/I_data[13]
    SLICE_X38Y107        FDRE                                         r  riscv/regs/register_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.501    14.923    riscv/regs/I_clk
    SLICE_X38Y107        FDRE                                         r  riscv/regs/register_reg[8][13]/C
                         clock pessimism              0.188    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X38Y107        FDRE (Setup_fdre_C_D)       -0.028    15.048    riscv/regs/register_reg[8][13]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 ram/memory_reg[513][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[15][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 2.330ns (24.839%)  route 7.050ns (75.161%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.797     5.400    ram/CLK_I
    SLICE_X58Y153        FDRE                                         r  ram/memory_reg[513][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y153        FDRE (Prop_fdre_C_Q)         0.518     5.918 r  ram/memory_reg[513][6]/Q
                         net (fo=4, routed)           1.457     7.375    ram/memory_reg_n_1_[513][6]
    SLICE_X44Y146        LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  ram/DAT_O[14]_INST_0_i_297/O
                         net (fo=1, routed)           0.000     7.499    ram/DAT_O[14]_INST_0_i_297_n_1
    SLICE_X44Y146        MUXF7 (Prop_muxf7_I0_O)      0.238     7.737 r  ram/DAT_O[14]_INST_0_i_131/O
                         net (fo=1, routed)           0.000     7.737    ram/DAT_O[14]_INST_0_i_131_n_1
    SLICE_X44Y146        MUXF8 (Prop_muxf8_I0_O)      0.104     7.841 r  ram/DAT_O[14]_INST_0_i_48/O
                         net (fo=1, routed)           1.248     9.089    ram/DAT_O[14]_INST_0_i_48_n_1
    SLICE_X35Y127        LUT6 (Prop_lut6_I5_O)        0.316     9.405 r  ram/DAT_O[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     9.405    ram/DAT_O[14]_INST_0_i_17_n_1
    SLICE_X35Y127        MUXF7 (Prop_muxf7_I0_O)      0.238     9.643 r  ram/DAT_O[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.643    ram/DAT_O[14]_INST_0_i_7_n_1
    SLICE_X35Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     9.747 r  ram/DAT_O[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.375    11.122    ram/DAT_O[14]_INST_0_i_2_n_1
    SLICE_X39Y143        LUT6 (Prop_lut6_I1_O)        0.316    11.438 r  ram/DAT_O[14]_INST_0/O
                         net (fo=1, routed)           1.018    12.456    riscv/loadgen/I_data[14]
    SLICE_X40Y119        LUT5 (Prop_lut5_I2_O)        0.124    12.580 r  riscv/loadgen/O_data[14]_INST_0/O
                         net (fo=1, routed)           0.646    13.227    riscv/mux3/I_data1[14]
    SLICE_X39Y113        LUT5 (Prop_lut5_I4_O)        0.124    13.351 r  riscv/mux3/O_data[14]_INST_0/O
                         net (fo=1, routed)           0.410    13.760    riscv/mux_csr/I_data1[14]
    SLICE_X40Y113        LUT3 (Prop_lut3_I1_O)        0.124    13.884 r  riscv/mux_csr/O_data[14]_INST_0/O
                         net (fo=15, routed)          0.896    14.780    riscv/regs/I_data[14]
    SLICE_X35Y107        FDRE                                         r  riscv/regs/register_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.502    14.924    riscv/regs/I_clk
    SLICE_X35Y107        FDRE                                         r  riscv/regs/register_reg[15][14]/C
                         clock pessimism              0.188    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X35Y107        FDRE (Setup_fdre_C_D)       -0.061    15.016    riscv/regs/register_reg[15][14]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 ram/memory_reg[416][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[8][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.339ns (24.920%)  route 7.047ns (75.080%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.793     5.396    ram/CLK_I
    SLICE_X47Y183        FDRE                                         r  ram/memory_reg[416][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_fdre_C_Q)         0.419     5.815 r  ram/memory_reg[416][7]/Q
                         net (fo=4, routed)           1.287     7.102    ram/memory_reg_n_1_[416][7]
    SLICE_X44Y174        LUT6 (Prop_lut6_I0_O)        0.299     7.401 r  ram/DAT_O[15]_INST_0_i_392/O
                         net (fo=1, routed)           0.000     7.401    ram/DAT_O[15]_INST_0_i_392_n_1
    SLICE_X44Y174        MUXF7 (Prop_muxf7_I1_O)      0.217     7.618 r  ram/DAT_O[15]_INST_0_i_178/O
                         net (fo=1, routed)           0.000     7.618    ram/DAT_O[15]_INST_0_i_178_n_1
    SLICE_X44Y174        MUXF8 (Prop_muxf8_I1_O)      0.094     7.712 r  ram/DAT_O[15]_INST_0_i_71/O
                         net (fo=1, routed)           1.203     8.915    ram/DAT_O[15]_INST_0_i_71_n_1
    SLICE_X44Y164        LUT6 (Prop_lut6_I3_O)        0.316     9.231 r  ram/DAT_O[15]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.231    ram/DAT_O[15]_INST_0_i_23_n_1
    SLICE_X44Y164        MUXF7 (Prop_muxf7_I0_O)      0.212     9.443 r  ram/DAT_O[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.443    ram/DAT_O[15]_INST_0_i_10_n_1
    SLICE_X44Y164        MUXF8 (Prop_muxf8_I1_O)      0.094     9.537 r  ram/DAT_O[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.352    10.889    ram/DAT_O[15]_INST_0_i_3_n_1
    SLICE_X44Y133        LUT6 (Prop_lut6_I3_O)        0.316    11.205 r  ram/DAT_O[15]_INST_0/O
                         net (fo=17, routed)          1.302    12.507    riscv/loadgen/I_data[15]
    SLICE_X44Y119        LUT6 (Prop_lut6_I0_O)        0.124    12.631 r  riscv/loadgen/O_data[23]_INST_0/O
                         net (fo=1, routed)           0.652    13.283    riscv/mux3/I_data1[23]
    SLICE_X44Y114        LUT5 (Prop_lut5_I4_O)        0.124    13.407 r  riscv/mux3/O_data[23]_INST_0/O
                         net (fo=1, routed)           0.279    13.686    riscv/mux_csr/I_data1[23]
    SLICE_X44Y114        LUT3 (Prop_lut3_I1_O)        0.124    13.810 r  riscv/mux_csr/O_data[23]_INST_0/O
                         net (fo=15, routed)          0.972    14.782    riscv/regs/I_data[23]
    SLICE_X35Y109        FDRE                                         r  riscv/regs/register_reg[8][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.501    14.923    riscv/regs/I_clk
    SLICE_X35Y109        FDRE                                         r  riscv/regs/register_reg[8][23]/C
                         clock pessimism              0.188    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X35Y109        FDRE (Setup_fdre_C_D)       -0.058    15.018    riscv/regs/register_reg[8][23]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 ram/memory_reg[465][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/regs/register_reg[15][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 2.393ns (25.556%)  route 6.971ns (74.444%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.785     5.388    ram/CLK_I
    SLICE_X62Y178        FDRE                                         r  ram/memory_reg[465][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y178        FDRE (Prop_fdre_C_Q)         0.478     5.866 r  ram/memory_reg[465][1]/Q
                         net (fo=4, routed)           1.005     6.871    ram/memory_reg_n_1_[465][1]
    SLICE_X60Y183        LUT6 (Prop_lut6_I1_O)        0.295     7.166 r  ram/DAT_O[25]_INST_0_i_412/O
                         net (fo=1, routed)           0.000     7.166    ram/DAT_O[25]_INST_0_i_412_n_1
    SLICE_X60Y183        MUXF7 (Prop_muxf7_I1_O)      0.214     7.380 r  ram/DAT_O[25]_INST_0_i_188/O
                         net (fo=1, routed)           0.000     7.380    ram/DAT_O[25]_INST_0_i_188_n_1
    SLICE_X60Y183        MUXF8 (Prop_muxf8_I1_O)      0.088     7.468 r  ram/DAT_O[25]_INST_0_i_76/O
                         net (fo=1, routed)           1.540     9.007    ram/DAT_O[25]_INST_0_i_76_n_1
    SLICE_X47Y174        LUT6 (Prop_lut6_I5_O)        0.319     9.326 r  ram/DAT_O[25]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     9.326    ram/DAT_O[25]_INST_0_i_24_n_1
    SLICE_X47Y174        MUXF7 (Prop_muxf7_I1_O)      0.217     9.543 r  ram/DAT_O[25]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.543    ram/DAT_O[25]_INST_0_i_10_n_1
    SLICE_X47Y174        MUXF8 (Prop_muxf8_I1_O)      0.094     9.637 r  ram/DAT_O[25]_INST_0_i_3/O
                         net (fo=1, routed)           1.731    11.368    ram/DAT_O[25]_INST_0_i_3_n_1
    SLICE_X50Y132        LUT6 (Prop_lut6_I3_O)        0.316    11.684 r  ram/DAT_O[25]_INST_0/O
                         net (fo=1, routed)           1.032    12.716    riscv/loadgen/I_data[25]
    SLICE_X51Y119        LUT6 (Prop_lut6_I4_O)        0.124    12.840 r  riscv/loadgen/O_data[25]_INST_0/O
                         net (fo=1, routed)           0.698    13.539    riscv/mux3/I_data1[25]
    SLICE_X53Y109        LUT5 (Prop_lut5_I4_O)        0.124    13.663 r  riscv/mux3/O_data[25]_INST_0/O
                         net (fo=1, routed)           0.263    13.926    riscv/mux_csr/I_data1[25]
    SLICE_X53Y109        LUT3 (Prop_lut3_I1_O)        0.124    14.050 r  riscv/mux_csr/O_data[25]_INST_0/O
                         net (fo=15, routed)          0.702    14.751    riscv/regs/I_data[25]
    SLICE_X51Y107        FDRE                                         r  riscv/regs/register_reg[15][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        1.494    14.916    riscv/regs/I_clk
    SLICE_X51Y107        FDRE                                         r  riscv/regs/register_reg[15][25]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X51Y107        FDRE (Setup_fdre_C_D)       -0.081    14.988    riscv/regs/register_reg[15][25]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                  0.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/pc/O_address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.469%)  route 0.298ns (61.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.567     1.486    riscv/priv/I_clk
    SLICE_X49Y99         FDRE                                         r  riscv/priv/mevect_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  riscv/priv/mevect_reg[15]/Q
                         net (fo=2, routed)           0.298     1.925    riscv/mux_priv/I_mevect[15]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.970 r  riscv/mux_priv/O_data[15]_INST_0/O
                         net (fo=1, routed)           0.000     1.970    riscv/pc/I_address[15]
    SLICE_X50Y100        FDRE                                         r  riscv/pc/O_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.830     1.995    riscv/pc/I_clk
    SLICE_X50Y100        FDRE                                         r  riscv/pc/O_address_reg[15]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.121     1.870    riscv/pc/O_address_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/pc/O_address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.724%)  route 0.125ns (40.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.561     1.480    riscv/priv/I_clk
    SLICE_X49Y101        FDRE                                         r  riscv/priv/mevect_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  riscv/priv/mevect_reg[16]/Q
                         net (fo=2, routed)           0.125     1.747    riscv/mux_priv/I_mevect[16]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  riscv/mux_priv/O_data[16]_INST_0/O
                         net (fo=1, routed)           0.000     1.792    riscv/pc/I_address[16]
    SLICE_X50Y100        FDRE                                         r  riscv/pc/O_address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.830     1.995    riscv/pc/I_clk
    SLICE_X50Y100        FDRE                                         r  riscv/pc/O_address_reg[16]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.121     1.636    riscv/pc/O_address_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/pc/O_address_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.561     1.480    riscv/priv/I_clk
    SLICE_X46Y101        FDRE                                         r  riscv/priv/mevect_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  riscv/priv/mevect_reg[20]/Q
                         net (fo=2, routed)           0.060     1.705    riscv/mux_priv/I_mevect[20]
    SLICE_X47Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.750 r  riscv/mux_priv/O_data[20]_INST_0/O
                         net (fo=1, routed)           0.000     1.750    riscv/pc/I_address[20]
    SLICE_X47Y101        FDRE                                         r  riscv/pc/O_address_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.832     1.997    riscv/pc/I_clk
    SLICE_X47Y101        FDRE                                         r  riscv/pc/O_address_reg[20]/C
                         clock pessimism             -0.503     1.493    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.092     1.585    riscv/pc/O_address_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/pc/O_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.002%)  route 0.158ns (45.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.561     1.480    riscv/priv/I_clk
    SLICE_X49Y101        FDRE                                         r  riscv/priv/mevect_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  riscv/priv/mevect_reg[14]/Q
                         net (fo=2, routed)           0.158     1.780    riscv/mux_priv/I_mevect[14]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  riscv/mux_priv/O_data[14]_INST_0/O
                         net (fo=1, routed)           0.000     1.825    riscv/pc/I_address[14]
    SLICE_X50Y100        FDRE                                         r  riscv/pc/O_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.830     1.995    riscv/pc/I_clk
    SLICE_X50Y100        FDRE                                         r  riscv/pc/O_address_reg[14]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.120     1.635    riscv/pc/O_address_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 riscv/priv/O_exception_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/pc/O_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.566     1.485    riscv/priv/I_clk
    SLICE_X48Y96         FDRE                                         r  riscv/priv/O_exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  riscv/priv/O_exception_reg/Q
                         net (fo=33, routed)          0.109     1.735    riscv/mux_priv/I_exception
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.045     1.780 r  riscv/mux_priv/O_data[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.780    riscv/pc/I_address[3]
    SLICE_X49Y96         FDRE                                         r  riscv/pc/O_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.837     2.002    riscv/pc/I_clk
    SLICE_X49Y96         FDRE                                         r  riscv/pc/O_address_reg[3]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.091     1.589    riscv/pc/O_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/pc/O_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.421%)  route 0.115ns (35.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.567     1.486    riscv/priv/I_clk
    SLICE_X46Y97         FDRE                                         r  riscv/priv/mevect_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  riscv/priv/mevect_reg[5]/Q
                         net (fo=2, routed)           0.115     1.766    riscv/mux_priv/I_mevect[5]
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.811 r  riscv/mux_priv/O_data[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.811    riscv/pc/I_address[5]
    SLICE_X48Y97         FDRE                                         r  riscv/pc/O_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.838     2.003    riscv/pc/I_clk
    SLICE_X48Y97         FDRE                                         r  riscv/pc/O_address_reg[5]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.092     1.594    riscv/pc/O_address_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/pc/O_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.994%)  route 0.210ns (53.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.561     1.480    riscv/priv/I_clk
    SLICE_X49Y102        FDRE                                         r  riscv/priv/mevect_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  riscv/priv/mevect_reg[27]/Q
                         net (fo=2, routed)           0.210     1.831    riscv/mux_priv/I_mevect[27]
    SLICE_X50Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.876 r  riscv/mux_priv/O_data[27]_INST_0/O
                         net (fo=1, routed)           0.000     1.876    riscv/pc/I_address[27]
    SLICE_X50Y103        FDRE                                         r  riscv/pc/O_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.829     1.994    riscv/pc/I_clk
    SLICE_X50Y103        FDRE                                         r  riscv/pc/O_address_reg[27]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.121     1.635    riscv/pc/O_address_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/pc/O_address_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.175%)  route 0.185ns (49.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.563     1.482    riscv/priv/I_clk
    SLICE_X45Y102        FDRE                                         r  riscv/priv/mevect_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  riscv/priv/mevect_reg[29]/Q
                         net (fo=2, routed)           0.185     1.808    riscv/mux_priv/I_mevect[29]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.853 r  riscv/mux_priv/O_data[29]_INST_0/O
                         net (fo=1, routed)           0.000     1.853    riscv/pc/I_address[29]
    SLICE_X48Y103        FDRE                                         r  riscv/pc/O_address_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.831     1.996    riscv/pc/I_clk
    SLICE_X48Y103        FDRE                                         r  riscv/pc/O_address_reg[29]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.092     1.608    riscv/pc/O_address_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/pc/O_address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.441%)  route 0.223ns (54.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.561     1.480    riscv/priv/I_clk
    SLICE_X49Y102        FDRE                                         r  riscv/priv/mevect_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  riscv/priv/mevect_reg[22]/Q
                         net (fo=2, routed)           0.223     1.845    riscv/mux_priv/I_mevect[22]
    SLICE_X50Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.890 r  riscv/mux_priv/O_data[22]_INST_0/O
                         net (fo=1, routed)           0.000     1.890    riscv/pc/I_address[22]
    SLICE_X50Y102        FDRE                                         r  riscv/pc/O_address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.830     1.995    riscv/pc/I_clk
    SLICE_X50Y102        FDRE                                         r  riscv/pc/O_address_reg[22]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.121     1.636    riscv/pc/O_address_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 riscv/pc/O_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscv/priv/mepc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.680%)  route 0.204ns (52.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.566     1.485    riscv/pc/I_clk
    SLICE_X51Y99         FDRE                                         r  riscv/pc/O_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  riscv/pc/O_address_reg[11]/Q
                         net (fo=4, routed)           0.204     1.830    riscv/priv/I_pc[11]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.875 r  riscv/priv/mepc[11]_i_1/O
                         net (fo=1, routed)           0.000     1.875    riscv/priv/p_1_in__0[11]
    SLICE_X50Y98         FDRE                                         r  riscv/priv/mepc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8777, routed)        0.836     2.001    riscv/priv/I_clk
    SLICE_X50Y98         FDRE                                         r  riscv/priv/mepc_reg[11]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.120     1.621    riscv/priv/mepc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y142   ram/memory_reg[1011][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y140   ram/memory_reg[1011][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y140   ram/memory_reg[1011][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y142   ram/memory_reg[1011][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y142   ram/memory_reg[1011][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y142   ram/memory_reg[1012][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y142   ram/memory_reg[1012][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y142   ram/memory_reg[1012][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y142   ram/memory_reg[1012][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y150    ram/memory_reg[47][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y150    ram/memory_reg[47][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y150    ram/memory_reg[47][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y150    ram/memory_reg[47][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y115   ram/memory_reg[680][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   ram/memory_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   ram/memory_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   ram/memory_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   ram/memory_reg[2][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y135   ram/memory_reg[875][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y120   ram/memory_reg[665][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y120   ram/memory_reg[665][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y120   ram/memory_reg[665][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y120   ram/memory_reg[665][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y141   ram/memory_reg[858][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y117   ram/memory_reg[669][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y141   ram/memory_reg[858][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y151   ram/memory_reg[85][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137   ram/memory_reg[1018][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137   ram/memory_reg[1018][4]/C



