1728906929 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab07-intf/mem_interface.sv
1728906203 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab07-intf/mem.sv
1728906978 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab07-intf/mem_test.sv
1728906341 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab07-intf/top.sv
