
[wavedrom, ,svg]
....
{reg: [
  {bits: 7,  name: 'opcode',  attr: ['7', 'JALR=1100111'], type: 8},
  {bits: 5,  name: 'cd',      attr: ['5', 'dest'], type: 2},
  {bits: 3,  name: 'funct3',  attr: ['3', 'cap: JALR.PCC=001', 'leg: JALR.CAP=001'], type: 8},
  {bits: 5,  name: 'cs1/rs1', attr: ['5', 'base'], type: 4},
  {bits: 12, name: 'funct12', attr: ['12', 'cap: JALR.PCC=00..00', 'leg: JALR.CAP=00..00'], type: 3},
]}
....
