#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb  8 11:51:27 2023
# Process ID: 117896
# Current directory: C:/Users/SidRay/Documents/topper/projs/git/spg_ecu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent120964 C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu.xpr
# Log file: C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/vivado.log
# Journal file: C:/Users/SidRay/Documents/topper/projs/git/spg_ecu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ip_m_ad744:1.0 ip_m_ad744_0
endgroup
set_property location {3 942 272} [get_bd_cells ip_m_ad744_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/ip_m_ad744_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins ip_m_ad744_0/S00_AXI]
startgroup
create_bd_port -dir I misoIn
connect_bd_net [get_bd_pins /ip_m_ad744_0/misoIn] [get_bd_ports misoIn]
endgroup
startgroup
create_bd_port -dir O csOut
connect_bd_net [get_bd_pins /ip_m_ad744_0/csOut] [get_bd_ports csOut]
endgroup
startgroup
create_bd_port -dir O sclkOut
connect_bd_net [get_bd_pins /ip_m_ad744_0/sclkOut] [get_bd_ports sclkOut]
endgroup
startgroup
create_bd_port -dir O mosiOut
connect_bd_net [get_bd_pins /ip_m_ad744_0/mosiOut] [get_bd_ports mosiOut]
endgroup
save_bd_design
generate_target all [get_files  C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_ip_m_ad744_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_0_synth_1 design_1_ip_m_ad744_0_0_synth_1 -jobs 8
wait_on_run design_1_xbar_0_synth_1
wait_on_run design_1_ip_m_ad744_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.ip_user_files -ipstatic_source_dir C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/modelsim} {questa=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/questa} {riviera=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/riviera} {activehdl=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_ip_m_ad744_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name ip_m_ad744_v1_0_project -directory C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.tmp/ip_m_ad744_v1_0_project c:/Users/SidRay/Documents/topper/projs/git/ip_repo/ip_m_ad744_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/SidRay/Documents/topper/projs/git/ip_repo
