# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tp1.srcs/sources_1/new/mux_rgb.vhd" \
"../../../../tp1.srcs/sources_1/bd/design_1/ipshared/95a6/hdl/vhdl/regslice_core.vhd" \
"../../../../tp1.srcs/sources_1/bd/design_1/ipshared/95a6/hdl/vhdl/mire.vhd" \
"../../../../tp1.ip_user_files/bd/design_1/ip/design_1_mire_0_0/sim/design_1_mire_0_0.vhd" \
"../../../../tp1.ip_user_files/bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../../tp1.ip_user_files/bd/design_1/ip/design_1_mux_rgb_0_0/sim/design_1_mux_rgb_0_0.vhd" \
"../../../../tp1.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../tp1.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
