# do assignment1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:47:06 on Oct 27,2020
# vlog -work work assignment1.vo 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 07:47:07 on Oct 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:47:07 on Oct 27,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module fullAdder_vlg_vec_tst
# 
# Top level modules:
# 	fullAdder_vlg_vec_tst
# End time: 07:47:07 on Oct 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.fullAdder_vlg_vec_tst 
# Start time: 07:47:07 on Oct 27,2020
# Loading work.fullAdder_vlg_vec_tst
# Loading work.fullAdder
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#23
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /fullAdder_vlg_vec_tst
# End time: 07:47:07 on Oct 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
