Analysis & Synthesis report for ecosistem_cpu
Sat Jun 13 19:00:21 2020
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0|altsyncram_m5c1:auto_generated
 16. Source assignments for cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0|altsyncram_88c1:auto_generated
 17. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos
 18. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|registro:pc
 19. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxPC
 20. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxSaltoRelativo
 21. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxRegistros
 22. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxDirecionMemoriaDatos
 23. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas
 24. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxPilaSubrutinas
 25. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos
 26. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxPilaDatos
 27. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxMem_E_S
 28. Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxALU_Mem
 29. Parameter Settings for Inferred Entity Instance: cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0
 30. Parameter Settings for Inferred Entity Instance: cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "cpu:micpu|cd:CaminoDeDatos|mux2:muxSaltoRelativo"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 13 19:00:20 2020         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ecosistem_cpu                                 ;
; Top-level Entity Name              ; ecosistem_cpu                                 ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 3,077                                         ;
;     Total combinational functions  ; 2,797                                         ;
;     Dedicated logic registers      ; 1,207                                         ;
; Total registers                    ; 1207                                          ;
; Total pins                         ; 84                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 1,152                                         ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; ecosistem_cpu      ; ecosistem_cpu      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                     ; Library ;
+-------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; Código_actividad_1/uc.v                         ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v                         ;         ;
; Código_actividad_1/timer.v                      ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v                      ;         ;
; Código_actividad_1/pila.v                       ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/pila.v                       ;         ;
; Código_actividad_1/memprog.v                    ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/memprog.v                    ;         ;
; Código_actividad_1/memoriaDatos.v               ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/memoriaDatos.v               ;         ;
; Código_actividad_1/entradaSalida.v              ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v              ;         ;
; Código_actividad_1/ecosisstem_cpu_for_quartus.v ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v ;         ;
; Código_actividad_1/cpu.v                        ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cpu.v                        ;         ;
; Código_actividad_1/componentes.v                ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v                ;         ;
; Código_actividad_1/cd.v                         ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v                         ;         ;
; Código_actividad_1/alu.v                        ; yes             ; User Verilog HDL File        ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/alu.v                        ;         ;
; programdatafile.dat                             ; yes             ; Auto-Found Unspecified File  ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/programdatafile.dat                             ;         ;
; regfile.dat                                     ; yes             ; Auto-Found Unspecified File  ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/regfile.dat                                     ;         ;
; progfile.dat                                    ; yes             ; Auto-Found Unspecified File  ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/progfile.dat                                    ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                 ; d:/quartuss/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                 ; d:/quartuss/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                 ; d:/quartuss/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                 ; d:/quartuss/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; aglobal121.inc                                  ; yes             ; Megafunction                 ; d:/quartuss/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc                                               ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                 ; d:/quartuss/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                      ; yes             ; Megafunction                 ; d:/quartuss/12.1sp1/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                      ; yes             ; Megafunction                 ; d:/quartuss/12.1sp1/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                 ; d:/quartuss/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_m5c1.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/db/altsyncram_m5c1.tdf                          ;         ;
; db/altsyncram_88c1.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/db/altsyncram_88c1.tdf                          ;         ;
+-------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,077 ;
;                                             ;       ;
; Total combinational functions               ; 2797  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1541  ;
;     -- 3 input functions                    ; 234   ;
;     -- <=2 input functions                  ; 1022  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2761  ;
;     -- arithmetic mode                      ; 36    ;
;                                             ;       ;
; Total registers                             ; 1207  ;
;     -- Dedicated logic registers            ; 1207  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 84    ;
; Total memory bits                           ; 1152  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 1027  ;
; Total fan-out                               ; 11921 ;
; Average fan-out                             ; 2.90  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |ecosistem_cpu                                     ; 2797 (0)          ; 1207 (0)     ; 1152        ; 0            ; 0       ; 0         ; 84   ; 0            ; |ecosistem_cpu                                                                                                    ;              ;
;    |cpu:micpu|                                     ; 2761 (0)          ; 1207 (0)     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu                                                                                          ;              ;
;       |cd:CaminoDeDatos|                           ; 2724 (38)         ; 1207 (0)     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos                                                                         ;              ;
;          |alu:unidaAritmeticoLogica|               ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|alu:unidaAritmeticoLogica                                               ;              ;
;          |entradaSalida:dispositivosEntradaSalida| ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida                                 ;              ;
;          |ffd:ffz|                                 ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|ffd:ffz                                                                 ;              ;
;          |memoriaDatos:memoriaDeDatos|             ; 1684 (1684)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memoriaDatos:memoriaDeDatos                                             ;              ;
;          |memprog:memoriaPrograma|                 ; 488 (488)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma                                                 ;              ;
;          |mux2:muxDirecionMemoriaDatos|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|mux2:muxDirecionMemoriaDatos                                            ;              ;
;          |mux2:muxPilaDatos|                       ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|mux2:muxPilaDatos                                                       ;              ;
;          |mux2:muxPilaSubrutinas|                  ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|mux2:muxPilaSubrutinas                                                  ;              ;
;          |mux2:muxSaltoRelativo|                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|mux2:muxSaltoRelativo                                                   ;              ;
;          |pila:pilaDatos|                          ; 32 (32)           ; 21 (21)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos                                                          ;              ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0                                     ;              ;
;                |altsyncram_m5c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0|altsyncram_m5c1:auto_generated      ;              ;
;          |pila:pilaSubRutinas|                     ; 21 (21)           ; 23 (23)      ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas                                                     ;              ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0                                ;              ;
;                |altsyncram_88c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0|altsyncram_88c1:auto_generated ;              ;
;          |regfile:bancoDeRegistros|                ; 204 (204)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|regfile:bancoDeRegistros                                                ;              ;
;          |registro:pc|                             ; 5 (5)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|registro:pc                                                             ;              ;
;          |sum:sumadorPC|                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|sum:sumadorPC                                                           ;              ;
;       |uc:UnidadDeControl|                         ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|cpu:micpu|uc:UnidadDeControl                                                                       ;              ;
;    |timer:mitimer|                                 ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ecosistem_cpu|timer:mitimer                                                                                      ;              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0|altsyncram_m5c1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0|altsyncram_88c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640  ; None ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                     ; Latch Enable Signal                                                                            ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[0]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]  ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[1]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]  ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[2]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]  ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]  ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[4]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]  ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[5]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]  ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[6]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]  ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]  ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[8]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[9]  ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[10] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[11] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[12] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[13] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[14] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[16] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[17] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[18] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[19] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[20] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[21] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[22] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[24] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[25] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[26] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[27] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[28] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[29] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[30] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[32] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[33] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[34] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[35] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[36] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[37] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[38] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[8]                                                      ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[9]                                                      ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[10]                                                     ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[11]                                                     ; VCC                                                                                            ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|guardarMemoriaDatos                                               ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|activarMemoriaDatos                                               ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[7]                                                      ; VCC                                                                                            ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|selectorMuxDireccionesMemoriaDatos                                ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[0]                                                      ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[4]                                                      ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[1]                                                      ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[5]                                                      ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[2]                                                      ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[6]                                                      ; VCC                                                                                            ; yes                    ;
; timer:mitimer|active                                                                           ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|selectorMuxRegistros                                              ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|selectorMuxAluMem_E_S                                             ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[3]                                                      ; VCC                                                                                            ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|op_alu[2]                                                         ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|op_alu[0]                                                         ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|op_alu[1]                                                         ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[0]                ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]                ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|selectorMuxPilaDatos                                              ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|we3                                                               ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[12]                                                     ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[13]                                                     ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[14]                                                     ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|instruccion[15]                                                     ; VCC                                                                                            ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[1]                ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]                ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[2]                ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]                ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[3]                ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]                ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[4]                ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]                ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[5]                ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]                ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[6]                ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]                ; yes                    ;
; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]                ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]                ; yes                    ;
; timer:mitimer|counter[6]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; timer:mitimer|counter[5]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; timer:mitimer|counter[4]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; timer:mitimer|counter[3]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; timer:mitimer|counter[2]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; timer:mitimer|counter[1]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; timer:mitimer|counter[0]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; timer:mitimer|counter[7]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; timer:mitimer|counter[8]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; timer:mitimer|counter[9]                                                                       ; cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3]  ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|selectorMuxSaltoR                                                 ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|s_inc                                                             ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|selectorMuxPilaSubR                                               ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|pushPilaDatos                                                     ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|activarPilaDatos                                                  ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|pushPilaSubR                                                      ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|activarPilaSubR                                                   ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; cpu:micpu|uc:UnidadDeControl|wez                                                               ; cpu:micpu|uc:UnidadDeControl|WideOr1                                                           ; yes                    ;
; Number of user-specified and inferred latches = 93                                             ;                                                                                                ;                        ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+---------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                                          ;
+---------------------------------------------------------------------+-----------------------------------------------------------------------------+
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[12]      ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|direccionPila[5]      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[10]      ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|direccionPila[4]      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[8]       ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|direccionPila[3]      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[6]       ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|direccionPila[2]      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[4]       ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|direccionPila[1]      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[2]       ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|direccionPila[0]      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[12] ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|direccionPila[5] ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[10] ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|direccionPila[4] ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[8]  ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|direccionPila[3] ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[6]  ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|direccionPila[2] ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[4]  ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|direccionPila[1] ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[2]  ; Merged with cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|direccionPila[0] ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|direccionPila[6..8]       ; Lost fanout                                                                 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|direccionPila[6..8]  ; Lost fanout                                                                 ;
; Total Number of Removed Registers = 18                              ;                                                                             ;
+---------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1207  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 11    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1152  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                     ;
+---------------------------------------------------------------------+----------------------------------------------------------+
; Register Name                                                       ; RAM Name                                                 ;
+---------------------------------------------------------------------+----------------------------------------------------------+
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[0]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[1]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[2]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[3]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[4]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[5]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[6]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[7]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[8]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[9]       ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[10]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[11]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[12]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[13]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[14]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[15]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[16]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[17]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[18]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[19]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0_bypass[20]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[0]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[1]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[2]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[3]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[4]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[5]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[6]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[7]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[8]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[9]  ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[10] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[11] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[12] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[13] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[14] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[15] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[16] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[17] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[18] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[19] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[20] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[21] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0_bypass[22] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ;
+---------------------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                       ;
+------------------------------------------------------------------+----------------------------------------------------------+------+
; Register Name                                                    ; Megafunction                                             ; Type ;
+------------------------------------------------------------------+----------------------------------------------------------+------+
; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|salidaDatos[0..7]      ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0      ; RAM  ;
; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|salidaDatos[0..9] ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------+----------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|registro:pc|q[7]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem.raddr_a[2]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem.raddr_a[3]                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|alu:unidaAritmeticoLogica|Mux0                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|instruccion[2]                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|mux2:muxPilaDatos|y[0]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|alu:unidaAritmeticoLogica|Add0                                  ;
; 128:1              ; 8 bits    ; 680 LEs       ; 24 LEs               ; 656 LEs                ; No         ; |ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|Selector5               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0|altsyncram_m5c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0|altsyncram_88c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos ;
+----------------+------------------+-------------------------------------+
; Parameter Name ; Value            ; Type                                ;
+----------------+------------------+-------------------------------------+
; ins            ; 1110111111111111 ; Unsigned Binary                     ;
+----------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|registro:pc ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxPC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxSaltoRelativo ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxRegistros ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxDirecionMemoriaDatos ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA           ; 10    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxPilaSubrutinas ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA           ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxPilaDatos ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxMem_E_S ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:micpu|cd:CaminoDeDatos|mux2:muxALU_Mem ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                             ;
; NUMWORDS_B                         ; 64                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m5c1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_88c1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                   ;
; Entity Instance                           ; cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 64                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 64                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 10                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:micpu|cd:CaminoDeDatos|mux2:muxSaltoRelativo" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; d0[9..1] ; Input ; Info     ; Stuck at GND                                   ;
; d0[0]    ; Input ; Info     ; Stuck at VCC                                   ;
+----------+-------+----------+------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 13 19:00:10 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ecosistem_cpu -c ecosistem_cpu
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/uc.v
    Info (12023): Found entity 1: uc
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/timer.v
    Info (12023): Found entity 1: timer
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/pila.v
    Info (12023): Found entity 1: pila
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/memprog.v
    Info (12023): Found entity 1: memprog
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/memoriadatos.v
    Info (12023): Found entity 1: memoriaDatos
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/entradasalida.v
    Info (12023): Found entity 1: entradaSalida
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/ecosisstem_cpu_for_quartus.v
    Info (12023): Found entity 1: ecosistem_cpu
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 5 design units, including 5 entities, in source file código_actividad_1/componentes.v
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: sum
    Info (12023): Found entity 3: registro
    Info (12023): Found entity 4: mux2
    Info (12023): Found entity 5: ffd
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/cd.v
    Info (12023): Found entity 1: cd
Info (12021): Found 1 design units, including 1 entities, in source file código_actividad_1/alu.v
    Info (12023): Found entity 1: alu
Info (12127): Elaborating entity "ecosistem_cpu" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:micpu"
Info (12128): Elaborating entity "uc" for hierarchy "cpu:micpu|uc:UnidadDeControl"
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "we3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "wez", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "s_inc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "selectorMuxSaltoR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "selectorMuxRegistros", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "guardarMemoriaDatos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "activarMemoriaDatos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "selectorMuxDireccionesMemoriaDatos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "activarPilaSubR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "pushPilaSubR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "selectorMuxPilaSubR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "activarPilaDatos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "pushPilaDatos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "selectorMuxPilaDatos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "selectorMuxAluMem_E_S", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable "op_alu", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "op_alu[0]" at uc.v(19)
Info (10041): Inferred latch for "op_alu[1]" at uc.v(19)
Info (10041): Inferred latch for "op_alu[2]" at uc.v(19)
Info (10041): Inferred latch for "selectorMuxAluMem_E_S" at uc.v(19)
Info (10041): Inferred latch for "selectorMuxPilaDatos" at uc.v(19)
Info (10041): Inferred latch for "pushPilaDatos" at uc.v(19)
Info (10041): Inferred latch for "activarPilaDatos" at uc.v(19)
Info (10041): Inferred latch for "selectorMuxPilaSubR" at uc.v(19)
Info (10041): Inferred latch for "pushPilaSubR" at uc.v(19)
Info (10041): Inferred latch for "activarPilaSubR" at uc.v(19)
Info (10041): Inferred latch for "selectorMuxDireccionesMemoriaDatos" at uc.v(19)
Info (10041): Inferred latch for "activarMemoriaDatos" at uc.v(19)
Info (10041): Inferred latch for "guardarMemoriaDatos" at uc.v(19)
Info (10041): Inferred latch for "selectorMuxRegistros" at uc.v(19)
Info (10041): Inferred latch for "selectorMuxSaltoR" at uc.v(19)
Info (10041): Inferred latch for "s_inc" at uc.v(19)
Info (10041): Inferred latch for "wez" at uc.v(19)
Info (10041): Inferred latch for "we3" at uc.v(19)
Info (12128): Elaborating entity "cd" for hierarchy "cpu:micpu|cd:CaminoDeDatos"
Warning (10270): Verilog HDL Case Statement warning at cd.v(58): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at cd.v(44): inferring latch(es) for variable "instruccion", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "instruccion[0]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[1]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[2]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[3]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[4]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[5]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[6]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[7]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[8]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[9]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[10]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[11]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[12]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[13]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[14]" at cd.v(44)
Info (10041): Inferred latch for "instruccion[15]" at cd.v(44)
Info (12128): Elaborating entity "memprog" for hierarchy "cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"
Warning (10030): Net "mem.data_a" at memprog.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at memprog.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at memprog.v(7) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:micpu|cd:CaminoDeDatos|regfile:bancoDeRegistros"
Warning (10230): Verilog HDL assignment warning at componentes.v(24): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at componentes.v(25): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "registro" for hierarchy "cpu:micpu|cd:CaminoDeDatos|registro:pc"
Info (12128): Elaborating entity "ffd" for hierarchy "cpu:micpu|cd:CaminoDeDatos|ffd:ffz"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:micpu|cd:CaminoDeDatos|mux2:muxPC"
Info (12128): Elaborating entity "sum" for hierarchy "cpu:micpu|cd:CaminoDeDatos|sum:sumadorPC"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:micpu|cd:CaminoDeDatos|alu:unidaAritmeticoLogica"
Warning (10230): Verilog HDL assignment warning at alu.v(19): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:micpu|cd:CaminoDeDatos|mux2:muxRegistros"
Info (12128): Elaborating entity "memoriaDatos" for hierarchy "cpu:micpu|cd:CaminoDeDatos|memoriaDatos:memoriaDeDatos"
Info (12128): Elaborating entity "entradaSalida" for hierarchy "cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(43): variable "activarEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(43): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(44): variable "escribirEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(45): variable "direccionEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(47): variable "entradaDispositivo1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(50): variable "entradaDispositivo2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(53): variable "entradaDispositivo3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(56): variable "entradaDispositivo4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(59): variable "entradaDispositivo5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(62): variable "entradaDispositivo1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(65): variable "direccionEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(65): variable "entradaEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(65): variable "regSalidaDispositivos00" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(66): variable "direccionEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(66): variable "entradaEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(67): variable "direccionEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(67): variable "entradaEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at entradaSalida.v(67): truncated value with size 10 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(68): variable "direccionEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(68): variable "entradaEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(69): variable "direccionEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at entradaSalida.v(69): variable "entradaEntradaSalida" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at entradaSalida.v(42): inferring latch(es) for variable "datoALeer", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at entradaSalida.v(42): inferring latch(es) for variable "regSalidaDispositivos00", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "regSalidaDispositivos00[0]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[1]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[2]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[3]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[4]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[5]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[6]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[7]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[8]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[9]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[10]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[11]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[12]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[13]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[14]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[15]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[16]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[17]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[18]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[19]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[20]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[21]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[22]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[23]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[24]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[25]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[26]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[27]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[28]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[29]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[30]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[31]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[32]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[33]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[34]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[35]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[36]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[37]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[38]" at entradaSalida.v(43)
Info (10041): Inferred latch for "regSalidaDispositivos00[39]" at entradaSalida.v(43)
Info (10041): Inferred latch for "datoALeer[0]" at entradaSalida.v(43)
Info (10041): Inferred latch for "datoALeer[1]" at entradaSalida.v(43)
Info (10041): Inferred latch for "datoALeer[2]" at entradaSalida.v(43)
Info (10041): Inferred latch for "datoALeer[3]" at entradaSalida.v(43)
Info (10041): Inferred latch for "datoALeer[4]" at entradaSalida.v(43)
Info (10041): Inferred latch for "datoALeer[5]" at entradaSalida.v(43)
Info (10041): Inferred latch for "datoALeer[6]" at entradaSalida.v(43)
Info (10041): Inferred latch for "datoALeer[7]" at entradaSalida.v(43)
Info (12128): Elaborating entity "pila" for hierarchy "cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas"
Info (12128): Elaborating entity "pila" for hierarchy "cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos"
Info (12128): Elaborating entity "timer" for hierarchy "timer:mitimer"
Warning (10235): Verilog HDL Always Construct warning at timer.v(12): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at timer.v(16): variable "activer" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at timer.v(17): variable "counter" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at timer.v(17): variable "datselector" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at timer.v(21): variable "counter" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at timer.v(21): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at timer.v(11): inferring latch(es) for variable "counter", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at timer.v(11): inferring latch(es) for variable "active", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "active" at timer.v(11)
Info (10041): Inferred latch for "counter[0]" at timer.v(11)
Info (10041): Inferred latch for "counter[1]" at timer.v(11)
Info (10041): Inferred latch for "counter[2]" at timer.v(11)
Info (10041): Inferred latch for "counter[3]" at timer.v(11)
Info (10041): Inferred latch for "counter[4]" at timer.v(11)
Info (10041): Inferred latch for "counter[5]" at timer.v(11)
Info (10041): Inferred latch for "counter[6]" at timer.v(11)
Info (10041): Inferred latch for "counter[7]" at timer.v(11)
Info (10041): Inferred latch for "counter[8]" at timer.v(11)
Info (10041): Inferred latch for "counter[9]" at timer.v(11)
Warning (276020): Inferred RAM node "cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "cpu:micpu|cd:CaminoDeDatos|regfile:bancoDeRegistros|regb" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "cpu:micpu|cd:CaminoDeDatos|memoriaDatos:memoriaDeDatos|mem" is uninferred due to asynchronous read logic
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:micpu|cd:CaminoDeDatos|pila:pilaDatos|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5c1.tdf
    Info (12023): Found entity 1: altsyncram_m5c1
Info (12130): Elaborated megafunction instantiation "cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:micpu|cd:CaminoDeDatos|pila:pilaSubRutinas|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88c1.tdf
    Info (12023): Found entity 1: altsyncram_88c1
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "cpu:micpu|uc:UnidadDeControl|selectorMuxAluMem_E_S" merged with LATCH primitive "cpu:micpu|uc:UnidadDeControl|activarMemoriaDatos"
    Info (13026): Duplicate LATCH primitive "cpu:micpu|uc:UnidadDeControl|activarPilaDatos" merged with LATCH primitive "cpu:micpu|uc:UnidadDeControl|selectorMuxPilaDatos"
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|guardarMemoriaDatos has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[12]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|activarMemoriaDatos has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[12]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|selectorMuxDireccionesMemoriaDatos has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[12]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|selectorMuxRegistros has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[12]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|op_alu[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[12]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|op_alu[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[14]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|op_alu[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[13]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[7]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|selectorMuxPilaDatos has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[12]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|we3 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[12]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[7]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[7]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[7]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[7]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[7]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[7]
Warning (13012): Latch cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[7]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|selectorMuxSaltoR has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[14]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|s_inc has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[14]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|selectorMuxPilaSubR has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|pushPilaDatos has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[12]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|pushPilaSubR has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|activarPilaSubR has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[11]
Warning (13012): Latch cpu:micpu|uc:UnidadDeControl|wez has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:micpu|cd:CaminoDeDatos|instruccion[15]
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/ecosistem_cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3229 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 3127 logic cells
    Info (21064): Implemented 18 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 186 warnings
    Info: Peak virtual memory: 4628 megabytes
    Info: Processing ended: Sat Jun 13 19:00:21 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/ecosistem_cpu.map.smsg.


