read_verilog ../top.v
extract  -mine out.ilang -mine_min_freq 10
write_verilog synth.v
