/// Auto-generated register definitions for USB
/// Family: samd21
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::usb {

// ============================================================================
// USB - Universal Serial Bus
// Base Address: 0x41005000
// ============================================================================

/// USB Register Structure
struct USB_Registers {
    /// Control A
    /// Offset: 0x0000
    volatile uint8_t CTRLA;

    /// Control A
    /// Offset: 0x0000
    volatile uint8_t CTRLA;
    uint8_t RESERVED_0001[1];  ///< Reserved

    /// Synchronization Busy
    /// Offset: 0x0002
    /// Access: read-only
    volatile uint8_t SYNCBUSY;

    /// Synchronization Busy
    /// Offset: 0x0002
    /// Access: read-only
    volatile uint8_t SYNCBUSY;

    /// USB Quality Of Service
    /// Offset: 0x0003
    /// Reset value: 0x00000005
    volatile uint8_t QOSCTRL;

    /// USB Quality Of Service
    /// Offset: 0x0003
    /// Reset value: 0x00000005
    volatile uint8_t QOSCTRL;
    uint8_t RESERVED_0004[4];  ///< Reserved

    /// DEVICE Control B
    /// Offset: 0x0008
    /// Reset value: 0x00000001
    volatile uint16_t CTRLB;

    /// HOST Control B
    /// Offset: 0x0008
    volatile uint16_t CTRLB;

    /// DEVICE Device Address
    /// Offset: 0x000A
    volatile uint8_t DADD;

    /// HOST Host Start Of Frame Control
    /// Offset: 0x000A
    volatile uint8_t HSOFC;
    uint8_t RESERVED_000B[1];  ///< Reserved

    /// DEVICE Status
    /// Offset: 0x000C
    /// Reset value: 0x00000040
    /// Access: read-only
    volatile uint8_t STATUS;

    /// HOST Status
    /// Offset: 0x000C
    volatile uint8_t STATUS;

    /// Finite State Machine Status
    /// Offset: 0x000D
    /// Reset value: 0x00000001
    /// Access: read-only
    volatile uint8_t FSMSTATUS;

    /// Finite State Machine Status
    /// Offset: 0x000D
    /// Reset value: 0x00000001
    /// Access: read-only
    volatile uint8_t FSMSTATUS;
    uint8_t RESERVED_000E[2];  ///< Reserved

    /// DEVICE Device Frame Number
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint16_t FNUM;

    /// HOST Host Frame Number
    /// Offset: 0x0010
    volatile uint16_t FNUM;

    /// HOST Host Frame Length
    /// Offset: 0x0012
    /// Access: read-only
    volatile uint8_t FLENHIGH;
    uint8_t RESERVED_0013[1];  ///< Reserved

    /// DEVICE Device Interrupt Enable Clear
    /// Offset: 0x0014
    volatile uint16_t INTENCLR;

    /// HOST Host Interrupt Enable Clear
    /// Offset: 0x0014
    volatile uint16_t INTENCLR;
    uint8_t RESERVED_0016[2];  ///< Reserved

    /// DEVICE Device Interrupt Enable Set
    /// Offset: 0x0018
    volatile uint16_t INTENSET;

    /// HOST Host Interrupt Enable Set
    /// Offset: 0x0018
    volatile uint16_t INTENSET;
    uint8_t RESERVED_001A[2];  ///< Reserved

    /// DEVICE Device Interrupt Flag
    /// Offset: 0x001C
    volatile uint16_t INTFLAG;

    /// HOST Host Interrupt Flag
    /// Offset: 0x001C
    volatile uint16_t INTFLAG;
    uint8_t RESERVED_001E[2];  ///< Reserved

    /// DEVICE End Point Interrupt Summary
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint16_t EPINTSMRY;

    /// HOST Pipe Interrupt Summary
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint16_t PINTSMRY;
    uint8_t RESERVED_0022[2];  ///< Reserved

    /// Descriptor Address
    /// Offset: 0x0024
    volatile uint32_t DESCADD;

    /// Descriptor Address
    /// Offset: 0x0024
    volatile uint32_t DESCADD;

    /// USB PAD Calibration
    /// Offset: 0x0028
    volatile uint16_t PADCAL;

    /// USB PAD Calibration
    /// Offset: 0x0028
    volatile uint16_t PADCAL;
    uint8_t RESERVED_002A[214];  ///< Reserved

    /// DEVICE End Point Configuration
    /// Offset: 0x0100
    volatile uint8_t EPCFG[8][8];

    /// HOST End Point Configuration
    /// Offset: 0x0100
    volatile uint8_t PCFG[8][8];

    /// HOST Bus Access Period of Pipe
    /// Offset: 0x0103
    volatile uint8_t BINTERVAL[8][8];

    /// DEVICE End Point Pipe Status Clear
    /// Offset: 0x0104
    /// Access: write-only
    volatile uint8_t EPSTATUSCLR[8][8];

    /// HOST End Point Pipe Status Clear
    /// Offset: 0x0104
    /// Access: write-only
    volatile uint8_t PSTATUSCLR[8][8];

    /// DEVICE End Point Pipe Status Set
    /// Offset: 0x0105
    /// Access: write-only
    volatile uint8_t EPSTATUSSET[8][8];

    /// HOST End Point Pipe Status Set
    /// Offset: 0x0105
    /// Access: write-only
    volatile uint8_t PSTATUSSET[8][8];

    /// DEVICE End Point Pipe Status
    /// Offset: 0x0106
    /// Access: read-only
    volatile uint8_t EPSTATUS[8][8];

    /// HOST End Point Pipe Status
    /// Offset: 0x0106
    /// Access: read-only
    volatile uint8_t PSTATUS[8][8];

    /// DEVICE End Point Interrupt Flag
    /// Offset: 0x0107
    volatile uint8_t EPINTFLAG[8][8];

    /// HOST Pipe Interrupt Flag
    /// Offset: 0x0107
    volatile uint8_t PINTFLAG[8][8];

    /// DEVICE End Point Interrupt Clear Flag
    /// Offset: 0x0108
    volatile uint8_t EPINTENCLR[8][8];

    /// HOST Pipe Interrupt Flag Clear
    /// Offset: 0x0108
    volatile uint8_t PINTENCLR[8][8];

    /// DEVICE End Point Interrupt Set Flag
    /// Offset: 0x0109
    volatile uint8_t EPINTENSET[8][8];

    /// HOST Pipe Interrupt Flag Set
    /// Offset: 0x0109
    volatile uint8_t PINTENSET[8][8];
};

static_assert(sizeof(USB_Registers) >= 273, "USB_Registers size mismatch");

/// USB peripheral instance
inline USB_Registers* USB() {
    return reinterpret_cast<USB_Registers*>(0x41005000);
}

}  // namespace alloy::hal::atmel::samd21::usb
