# Licensed under the Apache License v. 2 (the "License")
# You may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     https://www.apache.org/licenses/LICENSE-2.0.html
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# Copyright (C) 2025-2025 xqyjlj<xqyjlj@126.com>
#
# @author      xqyjlj
# @file        apm32f103_rcm.yml
#
# Change Logs:
# Date           Author       Notes
# ------------   ----------   -----------------------------------------------
# 2025-05-15     xqyjlj       initial version
#

parameters:
  rcm_hsi_value_t:
    type: float
    description:
      zh-cn: HSI 源
      en: HSI Source
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_fmc_clk_value_t:
    type: float
    description:
      zh-cn: FMC 时钟
      en: FMC Clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_hsi_div_pll_t:
    type: enum
    values:
      '2':
        comment:
          zh-cn: /2
          en: /2
    description:
      zh-cn: 用于 PLL 的 HSI RC 分频器
      en: HSI RC Divider for PLL
    default: '2'
    readonly: true
    visible: false
  rcm_lsi_value_t:
    type: float
    description:
      zh-cn: LSI 源
      en: LSI Source
    expression:
      display: value / 1000
    default: 40000
    readonly: true
    visible: false
  rcm_lse_value_t:
    type: float
    description:
      zh-cn: LSE 晶振
      en: LSE OSC
    expression:
      display: value / 1000
    default: 32768
    readonly: false
    visible: false
    max: 32768
    min: 32768
  rcm_hse_value_t:
    - condition: configs.RCM.rcm_hse_clock_source_t == 'rcm_hse_clock_source_bypass'
      content:
        type: float
        description:
          zh-cn: HSE 晶振
          en: HSE OSC
        expression:
          display: value / 1000000
        default: 8000000
        readonly: false
        visible: false
        max: 25000000
        min: 1000000
    - condition: default
      content:
        type: float
        description:
          zh-cn: HSE 晶振
          en: HSE OSC
        expression:
          display: value / 1000000
        default: 8000000
        readonly: false
        visible: false
        max: 16000000
        min: 4000000
  rcm_hse_div_pll_t:
    type: enum
    values:
      '1':
        comment:
          zh-cn: /1
          en: /1
      '2':
        comment:
          zh-cn: /2
          en: /2
    description:
      zh-cn: 用于 PLL 的 HSE 分频器
      en: HSE Divider for PLL
    default: '1'
    readonly: false
    visible: false
  rcm_system_clk_hse_t:
    type: radio
    group: rcm_system_clk_selector_t
    description:
      zh-cn: 选择 HSE 作为系统时钟
      en: Select HSE as the System Clock
    default: false
    readonly: false
    visible: false
  rcm_system_clk_hsi_t:
    type: radio
    group: rcm_system_clk_selector_t
    description:
      zh-cn: 选择 HSI 作为系统时钟
      en: Select HSI as the System Clock
    default: true
    readonly: false
    visible: false
  rcm_system_clk_pll_t:
    type: radio
    group: rcm_system_clk_selector_t
    description:
      zh-cn: 选择 PLL 作为系统时钟
      en: Select PLL as the System Clock
    default: false
    readonly: false
    visible: false
  rcm_sys_clk_freq_value_t:
    type: float
    description:
      zh-cn: 系统时钟
      en: System clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
    max: 96000000
    min: 0
  rcm_i2s2_clk_freq_value_t:
    type: float
    description:
      zh-cn: I2S2 时钟
      en: I2S2 clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_i2s3_clk_freq_value_t:
    type: float
    description:
      zh-cn: I2S3 时钟
      en: I2S3 clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_hse_div_rtc_t:
    type: enum
    values:
      '128':
        comment:
          zh-cn: /128
          en: /128
    description:
      zh-cn: 用于 RTC 的 HSE 分频器
      en: HSE Divider for RTC
    default: '128'
    readonly: true
    visible: false
  rcm_rtc_clk_hse_div128_t:
    type: radio
    group: rcm_rtc_clk_selector_t
    description:
      zh-cn: 选择 HSE/128 作为 RTC 时钟
      en: Select HSE/128 as the RTC Clock
    default: false
    readonly: false
    visible: false
  rcm_rtc_clk_lse_t:
    type: radio
    group: rcm_rtc_clk_selector_t
    description:
      zh-cn: 选择 LSE 作为 RTC 时钟
      en: Select LSE as the RTC Clock
    default: false
    readonly: false
    visible: false
  rcm_rtc_clk_lsi_t:
    type: radio
    group: rcm_rtc_clk_selector_t
    description:
      zh-cn: 选择 LSI 作为 RTC 时钟
      en: Select LSI as the RTC Clock
    default: true
    readonly: false
    visible: false
  rcm_rtc_clk_t:
    - condition: default
      content:
        type: float
        description:
          zh-cn: RTC 时钟
          en: RTC clock
        expression:
          display: value / 1000
        default: 40000
        readonly: true
        visible: false
  rcm_iwdt_clk_t:
    type: float
    description:
      zh-cn: IWDT 时钟
      en: IWDT clock
    expression:
      display: value / 1000
    default: 40000
    readonly: true
    visible: false
  rcm_pll_div_mco_t:
    type: enum
    values:
      '2':
        comment:
          zh-cn: /2
          en: /2
    description:
      zh-cn: 用于 MCO 的 PLL 分频器
      en: PLL Divider for MCO
    default: '2'
    readonly: true
    visible: false
  rcm_mco_clk_pll_div2_t:
    type: radio
    group: rcm_mco_clk_selector_t
    description:
      zh-cn: 选择 PLL/2 作为 MCO 时钟
      en: Select PLL/2 as the MCO Clock
    default: false
    readonly: false
    visible: false
  rcm_mco_clk_hse_t:
    type: radio
    group: rcm_mco_clk_selector_t
    description:
      zh-cn: 选择 HSE 作为 MCO 时钟
      en: Select HSE as the MCO Clock
    default: false
    readonly: false
    visible: false
  rcm_mco_clk_hsi_t:
    type: radio
    group: rcm_mco_clk_selector_t
    description:
      zh-cn: 选择 HSI 作为 MCO 时钟
      en: Select HSI as the MCO Clock
    default: false
    readonly: false
    visible: false
  rcm_mco_clk_system_t:
    type: radio
    group: rcm_mco_clk_selector_t
    description:
      zh-cn: 选择 System 作为 MCO 时钟
      en: Select System as the MCO Clock
    default: true
    readonly: false
    visible: false
  rcm_mco_clk_t:
    type: float
    description:
      zh-cn: MCO 时钟
      en: MCO clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
    max: 50000000
    min: 0
  rcm_mco_out_t:
    type: float
    description:
      zh-cn: MCO 时钟
      en: MCO clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
    max: 50000000
    min: 0
  rcm_ahb_div_t:
    type: enum
    values:
      '1':
        comment:
          zh-cn: /1
          en: /1
      '2':
        comment:
          zh-cn: /2
          en: /2
      '4':
        comment:
          zh-cn: /4
          en: /4
      '8':
        comment:
          zh-cn: /8
          en: /8
      '16':
        comment:
          zh-cn: /16
          en: /16
      '64':
        comment:
          zh-cn: /64
          en: /64
      '128':
        comment:
          zh-cn: /128
          en: /128
      '256':
        comment:
          zh-cn: /256
          en: /256
      '512':
        comment:
          zh-cn: /512
          en: /512
    description:
      zh-cn: AHB 分频器
      en: AHB CLK Divider
    default: '1'
    readonly: false
    visible: false
  rcm_hclk_t:
    - condition: default
      content:
        type: float
        description:
          zh-cn: AHB 时钟
          en: AHB clock
        expression:
          display: value / 1000000
        default: 8000000
        readonly: true
        visible: false
  rcm_ahb_div_sdio_t:
    type: enum
    values:
      '2':
        comment:
          zh-cn: /2
          en: /2
    description:
      zh-cn: 用于 SDIO 的 HCLK 分频器
      en: HCLK Divider for SDIO
    default: '2'
    readonly: true
    visible: false
  rcm_sdio_ahb_clk_out_t:
    type: float
    description:
      zh-cn: SDIO 时钟 (HCLK/2)
      en: SDIO clock (HCLK/2)
    expression:
      display: value / 1000000
    default: 4000000
    readonly: true
    visible: false
  rcm_sdio_clk_out_t:
    type: float
    description:
      zh-cn: SDIO 时钟
      en: SDIO clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_hclk_out_t:
    type: float
    description:
      zh-cn: SDIO 时钟
      en: SDIO clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_emmc_clk_out_t:
    type: float
    description:
      zh-cn: SDIO 时钟
      en: SDIO clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_fclk_out_t:
    type: float
    description:
      zh-cn: SDIO 时钟
      en: SDIO clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_sys_timer_clk_div_t:
    type: enum
    values:
      '1':
        comment:
          zh-cn: /1
          en: /1
      '8':
        comment:
          zh-cn: /8
          en: /8
    description:
      zh-cn: Cortex 系统定时器时钟分频器
      en: Cortex system timer divider
    default: '1'
    readonly: true
    visible: false
  rcm_sys_timer_clk_out_t:
    type: float
    description:
      zh-cn: Cortex 系统定时器时钟
      en: Cortex system timer clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_apb1_div_t:
    type: enum
    values:
      '1':
        comment:
          zh-cn: /1
          en: /1
      '2':
        comment:
          zh-cn: /2
          en: /2
      '4':
        comment:
          zh-cn: /4
          en: /4
      '8':
        comment:
          zh-cn: /8
          en: /8
      '16':
        comment:
          zh-cn: /16
          en: /16
    description:
      zh-cn: APB1 分频器
      en: APB1 CLK Divider
    default: '1'
    readonly: false
    visible: false
  rcm_apb1_peripherals_out_t:
    type: float
    description:
      zh-cn: APB1 总线外设时钟
      en: APB1 peripheral clocks
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_apb1_timers_mul_t:
    - condition: configs.RCM.rcm_apb1_div_t == '1'
      content:
        type: enum
        values:
          '1':
            comment:
              zh-cn: '*1'
              en: '*1'
        description:
          zh-cn: APB1 倍频器
          en: APB1 CLK Multiplier
        default: '1'
        readonly: true
        visible: false
    - condition: default
      content:
        type: enum
        values:
          '2':
            comment:
              zh-cn: '*2'
              en: '*2'
        description:
          zh-cn: APB1 倍频器
          en: APB1 CLK Multiplier
        default: '2'
        readonly: true
        visible: false
  rcm_apb1_timers_out_t:
    type: float
    description:
      zh-cn: APB1 总线定时器时钟
      en: APB1 timer clocks
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_apb2_div_t:
    type: enum
    values:
      '1':
        comment:
          zh-cn: /1
          en: /1
      '2':
        comment:
          zh-cn: /2
          en: /2
      '4':
        comment:
          zh-cn: /4
          en: /4
      '8':
        comment:
          zh-cn: /8
          en: /8
      '16':
        comment:
          zh-cn: /16
          en: /16
    description:
      zh-cn: APB2 分频器
      en: APB2 CLK Divider
    default: '1'
    readonly: false
    visible: false
  rcm_apb2_peripherals_out_t:
    type: float
    description:
      zh-cn: APB2 总线外设时钟
      en: APB2 peripheral clocks
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_apb2_timers_mul_t:
    - condition: configs.RCM.rcm_apb2_div_t == '1'
      content:
        type: enum
        values:
          '1':
            comment:
              zh-cn: '*1'
              en: '*1'
        description:
          zh-cn: APB2 倍频器
          en: APB2 CLK Multiplier
        default: '1'
        readonly: true
        visible: false
    - condition: default
      content:
        type: enum
        values:
          '2':
            comment:
              zh-cn: '*2'
              en: '*2'
        description:
          zh-cn: APB2 倍频器
          en: APB2 CLK Multiplier
        default: '2'
        readonly: true
        visible: false
  rcm_apb2_timers_out_t:
    type: float
    description:
      zh-cn: APB2 总线定时器时钟
      en: APB2 timer clocks
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_adc_clk_div_t:
    type: enum
    values:
      '1':
        comment:
          zh-cn: /1
          en: /1
      '2':
        comment:
          zh-cn: /2
          en: /2
      '4':
        comment:
          zh-cn: /4
          en: /4
      '8':
        comment:
          zh-cn: /8
          en: /8
      '16':
        comment:
          zh-cn: /16
          en: /16
    description:
      zh-cn: ADC 时钟分频器
      en: ADC Clk Divider
    default: '1'
    readonly: false
    visible: false
  rcm_adc_clk_out_t:
    type: float
    description:
      zh-cn: ADC 时钟
      en: ADC clock
    expression:
      display: value / 1000000
    default: 4000000
    readonly: true
    visible: false
    max: 14000000
    min: 0
  rcm_usb_clk_div_t:
    type: enum
    values:
      '1':
        comment:
          zh-cn: /1
          en: /1
      '1.5':
        comment:
          zh-cn: /1.5
          en: /1.5
      '2':
        comment:
          zh-cn: /2
          en: /2
      '2.5':
        comment:
          zh-cn: /2.5
          en: /2.5
    description:
      zh-cn: USB 时钟分频器
      en: USB Clk Divider
    default: '1'
    readonly: false
    visible: false
  rcm_usb_clk_out_t:
    type: float
    description:
      zh-cn: USB 时钟
      en: USB clock
    expression:
      display: value / 1000000
    default: 48000000
    readonly: true
    visible: false
    max: 48120000
    min: 47880000
  rcm_pll_hsi_div2_t:
    type: radio
    group: rcm_pll_clk_selector_t
    description:
      zh-cn: 选择 HSI/2 作为 PLL 时钟
      en: Select HSI/2 as the PLL Clock
    default: true
    readonly: false
    visible: false
  rcm_pll_hse_t:
    type: radio
    group: rcm_pll_clk_selector_t
    description:
      zh-cn: 选择 HSE 作为 PLL 时钟
      en: Select HSE as the PLL Clock
    default: false
    readonly: false
    visible: false
  rcm_pll_t:
    - condition: default
      content:
        type: float
        description:
          zh-cn: PLL 时钟
          en: PLL clock
        expression:
          display: value / 1000000
        default: 4000000
        readonly: true
        visible: false
  rcm_pll_mul_t:
    - condition: default
      content:
        type: enum
        values:
          '2':
            comment:
              zh-cn: '*2'
              en: '*2'
          '3':
            comment:
              zh-cn: '*3'
              en: '*3'
          '4':
            comment:
              zh-cn: '*4'
              en: '*4'
          '5':
            comment:
              zh-cn: '*5'
              en: '*5'
          '6':
            comment:
              zh-cn: '*6'
              en: '*6'
          '7':
            comment:
              zh-cn: '*7'
              en: '*7'
          '8':
            comment:
              zh-cn: '*8'
              en: '*8'
          '9':
            comment:
              zh-cn: '*9'
              en: '*9'
          '10':
            comment:
              zh-cn: '*10'
              en: '*10'
          '11':
            comment:
              zh-cn: '*11'
              en: '*11'
          '12':
            comment:
              zh-cn: '*12'
              en: '*12'
          '13':
            comment:
              zh-cn: '*13'
              en: '*13'
          '14':
            comment:
              zh-cn: '*14'
              en: '*14'
          '15':
            comment:
              zh-cn: '*15'
              en: '*15'
          '16':
            comment:
              zh-cn: '*16'
              en: '*16'
        description:
          zh-cn: PLL 倍频器
          en: PLL Multiplier
        default: '2'
        readonly: false
        visible: false
  rcm_fpu_clk_div_t:
    type: enum
    values:
      '1':
        comment:
          zh-cn: /1
          en: /1
      '2':
        comment:
          zh-cn: /2
          en: /2
    description:
      zh-cn: FPU 时钟分频器
      en: FPU Clk Divider
    default: '1'
    readonly: false
    visible: false
  rcm_fpu_clk_out_t:
    type: float
    description:
      zh-cn: FPU 时钟
      en: FPU clock
    expression:
      display: value / 1000000
    default: 8000000
    readonly: true
    visible: false
  rcm_hsi_calibration_t:
    type: integer
    display:
      zh-cn: HSI 校准值
      en: HSI Calibration Value
    description:
      zh-cn: HSI 校准值
      en: HSI Calibration Value
    default: 16
    readonly: false
    max: 31
    min: 0
  rcm_flash_latency_t:
    - condition: (configs.RCM.rcm_sys_clk_freq_value_t > 0) and (configs.RCM.rcm_sys_clk_freq_value_t <= 24000000)
      content:
        type: enum
        values:
          '0':
            comment:
              zh-cn: 0 等待周期 (1 CPU 周期)
              en: 0 WS (1 CPU cycle)
        display:
          zh-cn: Flash 等待周期
          en: Flash Wait State
        description:
          zh-cn: Flash 等待周期
          en: Flash Wait State
        default: '0'
        readonly: true
    - condition: (configs.RCM.rcm_sys_clk_freq_value_t > 24000000) and (configs.RCM.rcm_sys_clk_freq_value_t <= 48000000)
      content:
        type: enum
        values:
          '1':
            comment:
              zh-cn: 1 等待周期 (2 CPU 周期)
              en: 1 WS (2 CPU cycle)
        display:
          zh-cn: Flash 等待周期
          en: Flash Wait State
        description:
          zh-cn: Flash 等待周期
          en: Flash Wait State
        default: '1'
        readonly: true
    - condition: (configs.RCM.rcm_sys_clk_freq_value_t > 48000000) and (configs.RCM.rcm_sys_clk_freq_value_t <= 76000000)
      content:
        type: enum
        values:
          '2':
            comment:
              zh-cn: 2 等待周期 (3 CPU 周期)
              en: 2 WS (3 CPU cycle)
        display:
          zh-cn: Flash 等待周期
          en: Flash Wait State
        description:
          zh-cn: Flash 等待周期
          en: Flash Wait State
        default: '2'
        readonly: true
    - condition: default
      content:
        type: enum
        values:
          '3':
            comment:
              zh-cn: 3 等待周期 (4 CPU 周期)
              en: 3 WS (4 CPU cycle)
        display:
          zh-cn: Flash 等待周期
          en: Flash Wait State
        description:
          zh-cn: Flash 等待周期
          en: Flash Wait State
        default: '3'
        readonly: true
  rcm_css_t:
    - condition: "((configs.RCM.rcm_pll_clk_selector_t == 'rcm_pll_hse_t') and
        (configs.RCM.rcm_system_clk_selector_t == 'rcm_system_clk_pll_t') or
        (configs.RCM.rcm_system_clk_selector_t == 'rcm_system_clk_hse_t')) and
        (configs.RCM.rcm_hse_clock_source_t != 'rcm_hse_clock_source_disable')"
      content:
        type: enum
        values:
          rcm_css_disable:
            comment:
              zh-cn: CSS 关闭
              en: CSS Disable
          rcm_css_enable:
            comment:
              zh-cn: CSS 打开
              en: CSS Enable
        description:
          zh-cn: 时钟安全系统
          en: Clock Security System
        default: rcm_css_disable
        readonly: false
        visible: false
    - condition: default
      content:
        type: enum
        values:
          rcm_css_disable:
            comment:
              zh-cn: CSS 关闭
              en: CSS Disable
        description:
          zh-cn: 时钟安全系统
          en: Clock Security System
        default: rcm_css_disable
        readonly: false
        visible: false
  rcm_hse_clock_source_t:
    type: enum
    values:
      rcm_hse_clock_source_bypass:
        comment:
          zh-cn: 旁路时钟源
          en: BYPASS Clock Source
        signals:
          RCM:OSC-IN:
            mode: GPIO:System
          RCM:OSC-OUT:
            mode: GPIO:System
      rcm_hse_clock_source_oscillator:
        comment:
          zh-cn: 晶体/陶瓷谐振器
          en: Crystal/Ceramic Resonator
        signals:
          RCM:OSC-IN:
            mode: GPIO:System
          RCM:OSC-OUT:
            mode: GPIO:System
      rcm_hse_clock_source_disable:
        comment:
          zh-cn: 关闭
          en: Disable
    display:
      zh-cn: HSE 模式
      en: High Speed Clock (HSE) source
    description:
      zh-cn: HSE 模式
      en: High Speed Clock (HSE) source
    default: rcm_hse_clock_source_disable
    readonly: false
  rcm_lse_clock_source_t:
    type: enum
    values:
      rcm_lse_clock_source_bypass:
        comment:
          zh-cn: 旁路时钟源
          en: BYPASS Clock Source
        signals:
          RCM:OSC32-IN:
            mode: GPIO:System
          RCM:OSC32-OUT:
            mode: GPIO:System
      rcm_lse_clock_source_oscillator:
        comment:
          zh-cn: 晶体/陶瓷谐振器
          en: Crystal/Ceramic Resonator
        signals:
          RCM:OSC32-IN:
            mode: GPIO:System
          RCM:OSC32-OUT:
            mode: GPIO:System
      rcm_lse_clock_source_disable:
        comment:
          zh-cn: 关闭
          en: Disable
    display:
      zh-cn: LSE 模式
      en: Low Speed Clock (LSE) source
    description:
      zh-cn: LSE 模式
      en: Low Speed Clock (LSE) source
    default: rcm_lse_clock_source_disable
    readonly: false
  rcm_prefetch_buffer_enabled_t:
    - condition: configs.RCM.rcm_ahb_div_t != '1'
      content:
        type: enum
        values:
          rcm_prefetch_buffer_enable:
            comment:
              zh-cn: 使能
              en: Enable
        display:
          zh-cn: Flash 预取缓冲区
          en: Prefetch Buffer
        description:
          zh-cn: Flash 预取缓冲区
          en: Prefetch Buffer
        default: rcm_prefetch_buffer_enable
        readonly: false
    - condition: default
      content:
        type: enum
        values:
          rcm_prefetch_buffer_enable:
            comment:
              zh-cn: 使能
              en: Enable
          rcm_prefetch_buffer_disable:
            comment:
              zh-cn: 关闭
              en: Disable
        display:
          zh-cn: Flash 预取缓冲区
          en: Prefetch Buffer
        description:
          zh-cn: Flash 预取缓冲区
          en: Prefetch Buffer
        default: rcm_prefetch_buffer_enable
        readonly: false
  rcm_mco_enabled_t:
    type: enum
    values:
      rcm_mco_enabled:
        comment:
          zh-cn: 使能
          en: Enable
        signals:
          RCM:MCO:
            mode: GPIO:AlternateFunctionPushPull
      rcm_mco_disabled:
        comment:
          zh-cn: 关闭
          en: Disable
    display:
      zh-cn: 主时钟输出
      en: Master Clock Output
    description:
      zh-cn: 主时钟输出
      en: Master Clock Output
    default: rcm_mco_disabled
    readonly: false
containers:
  modes:
    refParameters:
      rcm_hse_clock_source_t: {}
      rcm_lse_clock_source_t: {}
      rcm_hsi_calibration_t: {}
      rcm_mco_enabled_t: {}
  configurations:
    refParameters:
      rcm_flash_latency_t: {}
      rcm_prefetch_buffer_enabled_t: {}
clockTree:
  elements:
    HSI-RC:
      refParameter: rcm_hsi_value_t
      output: [FMC-CLK-Output, MCO-HSI, System-HSI, HSI-Div-PLL]
    FMC-CLK-Output:
      refParameter: rcm_fmc_clk_value_t
      input: [HSI-RC]
    HSI-Div-PLL:
      refParameter: rcm_hsi_div_pll_t
      type: divisor
      input: [HSI-RC]
      output: [PLL-HSI-Div2]
    LSI-RC:
      refParameter: rcm_lsi_value_t
      output: [IWDT-Clk-Out, RTC-LSI]
    LSE-Input:
      refParameter: rcm_lse_value_t
      output: [RTC-LSE]
      enable: "configs.RCM.rcm_lse_clock_source_t != 'rcm_lse_clock_source_disable'"
    HSE-Input:
      refParameter: rcm_hse_value_t
      output: [System-HSE, HSE-Div-RTC, HSE-Div-PLL, MCO-HSE]
      enable: "configs.RCM.rcm_hse_clock_source_t != 'rcm_hse_clock_source_disable'"
    HSE-Div-PLL:
      refParameter: rcm_hse_div_pll_t
      type: divisor
      input: [HSE-Input]
      output: [PLL-HSE]
      enable: "configs.RCM.rcm_hse_clock_source_t != 'rcm_hse_clock_source_disable'"
    System-HSE:
      refParameter: rcm_system_clk_hse_t
      type: multiplexed
      input: [HSE-Input]
      output: [SYS-Clk]
    System-HSI:
      refParameter: rcm_system_clk_hsi_t
      type: multiplexed
      input: [HSI-RC]
      output: [SYS-Clk]
    System-PLL:
      refParameter: rcm_system_clk_pll_t
      type: multiplexed
      input: [PLL-Mul]
      output: [SYS-Clk]
    SYS-Clk:
      refParameter: rcm_sys_clk_freq_value_t
      input: [System-HSE, System-HSI, System-PLL]
      output: [AHB-Div, I2S2-Clk-Out, I2S3-Clk-Out, MCO-System]
    I2S2-Clk-Out:
      refParameter: rcm_i2s2_clk_freq_value_t
      input: [SYS-Clk]
      enable: False # TODO
    I2S3-Clk-Out:
      refParameter: rcm_i2s3_clk_freq_value_t
      input: [SYS-Clk]
      enable: False # TODO
    HSE-Div-RTC:
      refParameter: rcm_hse_div_rtc_t
      type: divisor
      input: [HSE-Input]
      output: [RTC-HSE-Div128]
    RTC-HSE-Div128:
      refParameter: rcm_rtc_clk_hse_div128_t
      type: multiplexed
      input: [HSE-Div-RTC]
      output: [RTC-Clk-Out]
      enable: False # TODO
    RTC-LSE:
      refParameter: rcm_rtc_clk_lse_t
      type: multiplexed
      input: [LSE-Input]
      output: [RTC-Clk-Out]
      enable: False # TODO
    RTC-LSI:
      refParameter: rcm_rtc_clk_lsi_t
      type: multiplexed
      input: [LSI-RC]
      output: [RTC-Clk-Out]
      enable: False # TODO
    RTC-Clk-Out:
      refParameter: rcm_rtc_clk_t
      input: [RTC-HSE-Div128, RTC-LSE, RTC-LSI]
      enable: False # TODO
    IWDT-Clk-Out:
      refParameter: rcm_iwdt_clk_t
      input: [LSI-RC]
      enable: False # TODO
    PLL-Div-MCO:
      refParameter: rcm_pll_div_mco_t
      type: divisor
      input: [PLL-Mul]
      output: [MCO-PLL-Div2]
      enable: False # TODO: 1
    MCO-PLL-Div2:
      refParameter: rcm_mco_clk_pll_div2_t
      type: multiplexed
      input: [PLL-Div-MCO]
      output: [MCO-Clk]
      enable: False # TODO: 1
    MCO-HSE:
      refParameter: rcm_mco_clk_hse_t
      type: multiplexed
      input: [HSE-Input]
      output: [MCO-Clk]
      enable: False # TODO: 1
    MCO-HSI:
      refParameter: rcm_mco_clk_hsi_t
      type: multiplexed
      input: [HSI-RC]
      output: [MCO-Clk]
      enable: False # TODO: 1
    MCO-System:
      refParameter: rcm_mco_clk_system_t
      type: multiplexed
      input: [SYS-Clk]
      output: [MCO-Clk]
      enable: False # TODO: 1
    MCO-Clk:
      refParameter: rcm_mco_clk_t
      input: [MCO-PLL-Div2, MCO-HSE, MCO-HSI, MCO-System]
      output: [MCO-Out]
      enable: False # TODO: 1
    MCO-Out:
      refParameter: rcm_mco_out_t
      input: [MCO-Clk]
      enable: False # TODO: 1
    AHB-Div:
      refParameter: rcm_ahb_div_t
      type: divisor
      input: [SYS-Clk]
      output: [HCLK]
    HCLK:
      refParameter: rcm_hclk_t
      input: [AHB-Div]
      output: [FCLK-Out, EMMC-Clk-Out, SDIO-Clk-Out, AHB-Div-SDIO, HCLK-Out, SysTimer-Clk-Div, APB1-Div, APB2-Div, FPU-Clk-Div]
    AHB-Div-SDIO:
      refParameter: rcm_ahb_div_sdio_t
      type: divisor
      input: [HCLK]
      output: [SDIO-AHB-Clk-Out]
      enable: False # TODO:
    SDIO-AHB-Clk-Out:
      refParameter: rcm_sdio_ahb_clk_out_t
      input: [AHB-Div-SDIO]
      enable: False # TODO:
    HCLK-Out:
      refParameter: rcm_hclk_out_t
      input: [HCLK]
    EMMC-Clk-Out:
      refParameter: rcm_emmc_clk_out_t
      input: [HCLK]
      enable: False # TODO:
    SDIO-Clk-Out:
      refParameter: rcm_sdio_clk_out_t
      input: [HCLK]
      enable: False # TODO:
    FCLK-Out:
      refParameter: rcm_fclk_out_t
      input: [HCLK]
    SysTimer-Clk-Div:
      refParameter: rcm_sys_timer_clk_div_t
      type: divisor
      input: [HCLK]
      output: [SysTimer-Clk-Out]
    SysTimer-Clk-Out:
      refParameter: rcm_sys_timer_clk_out_t
      input: [SysTimer-Clk-Div]
    APB1-Div:
      refParameter: rcm_apb1_div_t
      type: divisor
      z: 2
      input: [HCLK]
      output: [APB1-Peripherals-Out, APB1-Timers-Mul]
    APB1-Peripherals-Out:
      refParameter: rcm_apb1_peripherals_out_t
      input: [APB1-Div]
    APB1-Timers-Mul:
      refParameter: rcm_apb1_timers_mul_t
      type: multiple
      input: [APB1-Div]
      output: [APB1-Timers-Out]
    APB1-Timers-Out:
      refParameter: rcm_apb1_timers_out_t
      input: [APB1-Timers-Mul]
    APB2-Div:
      refParameter: rcm_apb2_div_t
      type: divisor
      input: [HCLK]
      output: [APB2-Peripherals-Out, APB2-Timers-Mul, ADC-Clk-Div]
    APB2-Peripherals-Out:
      refParameter: rcm_apb2_peripherals_out_t
      input: [APB2-Div]
    APB2-Timers-Mul:
      refParameter: rcm_apb2_timers_mul_t
      type: multiple
      input: [APB2-Div]
      output: [APB2-Timers-Out]
    APB2-Timers-Out:
      refParameter: rcm_apb2_timers_out_t
      input: [APB2-Timers-Mul]
    ADC-Clk-Div:
      refParameter: rcm_adc_clk_div_t
      type: divisor
      input: [APB2-Div]
      output: [ADC-Clk-Out]
      enable: False # TODO:
    ADC-Clk-Out:
      refParameter: rcm_adc_clk_out_t
      input: [ADC-Clk-Div]
      enable: False # TODO:
    USB-Clk-Div:
      refParameter: rcm_usb_clk_div_t
      type: divisor
      input: [PLL-Mul]
      output: [USB-Clk-Out]
      enable: False # TODO:
    USB-Clk-Out:
      refParameter: rcm_usb_clk_out_t
      input: [USB-Clk-Div]
      enable: False # TODO:
    PLL-HSI-Div2:
      refParameter: rcm_pll_hsi_div2_t
      type: multiplexed
      input: [HSI-Div-PLL]
      output: [PLL]
    PLL-HSE:
      refParameter: rcm_pll_hse_t
      type: multiplexed
      input: [HSE-Div-PLL]
      output: [PLL]
    PLL:
      refParameter: rcm_pll_t
      input: [HSI-Div-PLL, HSE-Div-PLL]
      output: [PLL-Mul]
    PLL-Mul:
      refParameter: rcm_pll_mul_t
      type: multiple
      input: [PLL]
      output: [USB-Clk-Div, PLL-Div-MCO, System-PLL]
    FPU-Clk-Div:
      refParameter: rcm_fpu_clk_div_t
      type: divisor
      input: [HCLK]
      output: [FPU-Clk-Out]
    FPU-Clk-Out:
      refParameter: rcm_fpu_clk_out_t
      input: [FPU-Clk-Div]
    CSS:
      refParameter: rcm_css_t
      z: 2
  i18n:
    $(Input Frequency):
      zh-cn: 输入频率
      en: Input Frequency
    $(MCO Source Mux):
      zh-cn: MCO 时钟选择器
      en: MCO Source Mux
    $(PLL Source Mux):
      zh-cn: PLL 时钟选择器
      en: PLL Source Mux
    $(RTC Clock Mux):
      zh-cn: RTC 时钟选择器
      en: RTC Clock Mux
    $(System Clock Mux):
      zh-cn: System 时钟选择器
      en: System Clock Mux
    $(AHB Prescaler):
      zh-cn: AHB 预分频器
      en: AHB Prescaler
    $(APB1 Prescaler):
      zh-cn: APB1 预分频器
      en: APB1 Prescaler
    $(APB2 Prescaler):
      zh-cn: APB2 预分频器
      en: APB2 Prescaler
    $(ADC Prescaler):
      zh-cn: ADC 预分频器
      en: ADC Prescaler
