# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

gen_specs_file: 'data/aib_ams/specs_ip/frontend.yaml'

props:
  cell_description: "AIB Front End."
  pin_opposite:
    - [['rxpadin'], ['iclkn']]
    - [['oclkp'], ['oclkn']]
pwr_pins:
  VDDCore: VDDCORE
  VDDIO: VDDIO
gnd_pins:
  VSS: VSS
stdcell_pwr_pins: [VDDCore, VSS]

input_pins_defaults:
  pwr_pin: VDDCore
  gnd_pin: VSS
  dw_rise: driver_waveform
  dw_fall: driver_waveform

input_pins:
  - name: iclkn
  - name: data_en
  - name: clk_en
  - name: por
    reset_val: 1
  - name: din
  - name: itx_en_buf
  - name: weak_pulldownen
  - name: weak_pullupenb
  - name: "indrv_buf<1:0>"
  - name: "ipdrv_buf<1:0>"
  - name: rxpadin

cond_defaults:
  iclkn: 0
  data_en: 0
  clk_en: 0
  din: 0
  itx_en_buf: 0
  "indrv_buf<1:0>": 0
  "ipdrv_buf<1:0>": 0
  weak_pulldownen: 0
  weak_pullupenb: 1

inout_pins_defaults:
  pwr_pin: VDDIO
  gnd_pin: VSS
  max_fanout: 1000


output_pins_defaults:
  pwr_pin: VDDCore
  gnd_pin: VSS
  max_fanout: 20

output_pins:
  - name: odat
    func: "rxpadin * data_en * !itx_en_buf"
    cap_info:
      max_trf: 200.0e-12
      related: rxpadin
      sense: positive_unate
      cond: {data_en: 1, itx_en_buf: 0}
    timing_info:
      - related: rxpadin
        sense: positive_unate
        cond: {data_en: 1, itx_en_buf: 0}
  - name: odat_async
    func: "rxpadin * data_en * !itx_en_buf"
    cap_info:
      max_trf: 200.0e-12
      related: rxpadin
      sense: positive_unate
      cond: {data_en: 1, itx_en_buf: 0}
    timing_info:
      - related: rxpadin
        sense: positive_unate
        cond: {data_en: 1, itx_en_buf: 0}
  - name: oclkp
    func: "rxpadin * clk_en * !itx_en_buf"
    cap_info:
      max_trf: 200.0e-12
      related: rxpadin
      sense: positive_unate
      cond: {clk_en: 1, itx_en_buf: 0}
    timing_info:
      - related: rxpadin
        sense: positive_unate
        cond: {clk_en: 1, itx_en_buf: 0}
  - name: oclkn
    func: "iclkn * clk_en * !itx_en_buf"
    cap_info:
      max_trf: 200.0e-12
      related: iclkn
      sense: positive_unate
      cond: {clk_en: 1, itx_en_buf: 0}
    timing_info:
      - related: iclkn
        sense: positive_unate
        cond: {clk_en: 1, itx_en_buf: 0}
  - name: txpadout
    pwr_pin: VDDIO
    func: "din * itx_en_buf"
    max_fanout: 1000
    cap_info:
      max_trf: 200.0e-12
      related: din
      sense: positive_unate
      cond: {data_en: 1, itx_en_buf: 1, indrv_buf<1>: 1, ipdrv_buf<1>: 1}
    timing_info:
      - related: din
        sense: positive_unate
        cond: {data_en: 1, itx_en_buf: 1, indrv_buf<1>: 1, ipdrv_buf<1>: 1}

min_fanout: 0.5
input_cap_min: 1.0e-15
input_cap_range_scale: 0.2
