

================================================================
== Vitis HLS Report for 'Mat2AxiStream'
================================================================
* Date:           Sun May  1 11:32:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        color_detect
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.405 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    | min |   max   |   Type   |
    +---------+---------+-----------+-----------+-----+---------+----------+
    |       10|  8294409|  33.330 ns|  27.645 ms|   10|  8294409|  dataflow|
    +---------+---------+-----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                          |                         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |entry_proc_U0             |entry_proc               |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |last_blk_pxl_width_U0     |last_blk_pxl_width       |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |MatStream2AxiStream_2_U0  |MatStream2AxiStream_2_s  |        9|  8294408|  29.997 ns|  27.645 ms|    9|  8294408|       no|
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      12|    -|
|FIFO                 |        -|     -|       22|      57|    -|
|Instance             |        -|     1|      232|     622|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      18|    -|
|Register             |        -|     -|        2|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      256|     709|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+-----+-----+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+-------------------------+---------+----+-----+-----+-----+
    |MatStream2AxiStream_2_U0  |MatStream2AxiStream_2_s  |        0|   1|  227|  573|    0|
    |entry_proc_U0             |entry_proc               |        0|   0|    2|   29|    0|
    |last_blk_pxl_width_U0     |last_blk_pxl_width       |        0|   0|    3|   20|    0|
    +--------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                     |                         |        0|   1|  232|  622|    0|
    +--------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |cols_c_U                  |        0|   5|   0|    -|     3|   32|       96|
    |last_blk_width_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |rows_c_U                  |        0|   5|   0|    -|     3|   16|       48|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        0|  22|   0|    0|     8|   52|      152|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                           |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |last_blk_pxl_width_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  12|           6|           6|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width_U0_ap_ready  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  18|          4|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width_U0_ap_ready  |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|imgOutput_4105_dout     |   in|    8|     ap_fifo|  imgOutput_4105|       pointer|
|imgOutput_4105_empty_n  |   in|    1|     ap_fifo|  imgOutput_4105|       pointer|
|imgOutput_4105_read     |  out|    1|     ap_fifo|  imgOutput_4105|       pointer|
|ldata1_din              |  out|    8|     ap_fifo|          ldata1|       pointer|
|ldata1_full_n           |   in|    1|     ap_fifo|          ldata1|       pointer|
|ldata1_write            |  out|    1|     ap_fifo|          ldata1|       pointer|
|rows                    |   in|   16|     ap_none|            rows|        scalar|
|rows_ap_vld             |   in|    1|     ap_none|            rows|        scalar|
|cols                    |   in|   32|     ap_none|            cols|        scalar|
|cols_ap_vld             |   in|    1|     ap_none|            cols|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
+------------------------+-----+-----+------------+----------------+--------------+

