Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 11 10:56:35 2024
| Host         : DESKTOP-I5KJ0SF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sintesis_MIPSMulticiclo_control_sets_placed.rpt
| Design       : sintesis_MIPSMulticiclo
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1221 |          679 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |                    Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------------------+------------------+------------------+----------------+--------------+
|  reloj/inst/clk_out1 |                                                    | rst_IBUF         |                3 |              4 |         1.33 |
|  reloj/inst/clk_out1 | MIPs/UC/FSM_onehot_currentState[11]_i_1_n_0        | rst_IBUF         |                3 |             12 |         4.00 |
|  clk_IBUF            |                                                    | rst_IBUF         |                5 |             20 |         4.00 |
|  reloj/inst/clk_out1 | eliminadorRebotesModo/count[0]_i_1_n_0             | rst_IBUF         |                6 |             23 |         3.83 |
|  reloj/inst/clk_out1 | MIPs/UC/FSM_onehot_currentState_reg[3]_0[0]        | rst_IBUF         |                9 |             32 |         3.56 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[15]_2[0]                   | rst_IBUF         |               17 |             32 |         1.88 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[12]_7[0]                   | rst_IBUF         |               16 |             32 |         2.00 |
|  reloj/inst/clk_out1 | eliminadorRebotesModo/E[0]                         | rst_IBUF         |               12 |             32 |         2.67 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/FSM_onehot_currentState_reg[7][0]   | rst_IBUF         |               22 |             32 |         1.45 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/E[0]                                | rst_IBUF         |               20 |             32 |         1.60 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/FSM_onehot_currentState_reg[4][0]   | rst_IBUF         |               16 |             32 |         2.00 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/FSM_onehot_currentState_reg[4]_0[0] | rst_IBUF         |               18 |             32 |         1.78 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/FSM_onehot_currentState_reg[4]_1[0] | rst_IBUF         |               22 |             32 |         1.45 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[11]_1[0]                   | rst_IBUF         |               20 |             32 |         1.60 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[11]_3[0]                   | rst_IBUF         |               21 |             32 |         1.52 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[11]_0[0]                   | rst_IBUF         |               18 |             32 |         1.78 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[11]_2[0]                   | rst_IBUF         |               19 |             32 |         1.68 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[12]_0[0]                   | rst_IBUF         |               20 |             32 |         1.60 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[18]_2[0]                   | rst_IBUF         |               17 |             32 |         1.88 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[14]_2[0]                   | rst_IBUF         |               20 |             32 |         1.60 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[14]_5[0]                   | rst_IBUF         |               21 |             32 |         1.52 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[12]_1[0]                   | rst_IBUF         |               16 |             32 |         2.00 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[12]_5[0]                   | rst_IBUF         |               25 |             32 |         1.28 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[14]_0[0]                   | rst_IBUF         |               17 |             32 |         1.88 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[12]_4[0]                   | rst_IBUF         |               17 |             32 |         1.88 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[14]_3[0]                   | rst_IBUF         |               20 |             32 |         1.60 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[12]_3[0]                   | rst_IBUF         |               15 |             32 |         2.13 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[14]_1[0]                   | rst_IBUF         |               21 |             32 |         1.52 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[15]_0[0]                   | rst_IBUF         |               19 |             32 |         1.68 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[14]_4[0]                   | rst_IBUF         |               19 |             32 |         1.68 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[14]_6[0]                   | rst_IBUF         |               22 |             32 |         1.45 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[13]_0[0]                   | rst_IBUF         |               21 |             32 |         1.52 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[12]_2[0]                   | rst_IBUF         |               15 |             32 |         2.13 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[18]_0[0]                   | rst_IBUF         |               15 |             32 |         2.13 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[13]_1[0]                   | rst_IBUF         |               21 |             32 |         1.52 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[18]_1[0]                   | rst_IBUF         |               21 |             32 |         1.52 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[19]_0[0]                   | rst_IBUF         |               21 |             32 |         1.52 |
|  reloj/inst/clk_out1 | MIPs/RD/reg_IR/dout_reg[12]_6[0]                   | rst_IBUF         |               21 |             32 |         1.52 |
|  reloj/inst/clk_out1 | MIPs/UC/Q[1]                                       | rst_IBUF         |               10 |             34 |         3.40 |
|  reloj/inst/clk_out1 | MIPs/UC/Q[2]                                       | rst_IBUF         |               26 |             64 |         2.46 |
+----------------------+----------------------------------------------------+------------------+------------------+----------------+--------------+


