#! /home/rohan/temp/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555577ec9cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555577ec9e80 .scope module, "alu_tb" "alu_tb" 3 3;
 .timescale -8 -8;
v0x555577f0b5d0_0 .var "adder_op1", 31 0;
v0x555577f0b6b0_0 .var "adder_op2", 31 0;
v0x555577f0b780_0 .net "adder_rsv", 31 0, v0x555577f0a920_0;  1 drivers
v0x555577f0b880_0 .var "comperator_op1", 31 0;
v0x555577f0b950_0 .var "comperator_op2", 31 0;
v0x555577f0b9f0_0 .net "comperator_rsv", 31 0, v0x555577f0aa10_0;  1 drivers
v0x555577f0bac0_0 .var "funct3", 2 0;
v0x555577f0bb90_0 .var "funct7", 0 0;
v0x555577f0bc60_0 .var "shifter_op1", 31 0;
v0x555577f0bdc0_0 .var "shifter_op2", 31 0;
v0x555577f0be90_0 .net "shifter_rsv", 31 0, v0x555577f0b370_0;  1 drivers
S_0x555577ee79d0 .scope begin, "$unm_blk_20" "$unm_blk_20" 3 125, 3 125 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577eca010_0 .var "op1", 31 0;
v0x555577f06a80_0 .var "op2", 31 0;
v0x555577f06b60_0 .var "result_add", 31 0;
v0x555577f06c20_0 .var "result_and", 31 0;
v0x555577f06d00_0 .var "result_or", 31 0;
v0x555577f06e30_0 .var "result_sll", 31 0;
v0x555577f06f10_0 .var "result_slt", 31 0;
v0x555577f06ff0_0 .var "result_sltu", 31 0;
v0x555577f070d0_0 .var "result_sra", 31 0;
v0x555577f071b0_0 .var "result_srl", 31 0;
v0x555577f07290_0 .var "result_sub", 31 0;
v0x555577f07370_0 .var "result_xor", 31 0;
S_0x555577f07450 .scope task, "add" "add" 3 11, 3 11 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f07600_0 .var "op1", 31 0;
v0x555577f076e0_0 .var "op2", 31 0;
v0x555577f077c0_0 .var "rsv", 31 0;
TD_alu_tb.add ;
    %load/vec4 v0x555577f07600_0;
    %store/vec4 v0x555577f0b5d0_0, 0, 32;
    %load/vec4 v0x555577f076e0_0;
    %store/vec4 v0x555577f0b6b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0b780_0;
    %store/vec4 v0x555577f077c0_0, 0, 32;
    %end;
S_0x555577f07880 .scope task, "and_op" "and_op" 3 102, 3 102 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f07a90_0 .var "op1", 31 0;
v0x555577f07b70_0 .var "op2", 31 0;
v0x555577f07c50_0 .var "rsv", 31 0;
TD_alu_tb.and_op ;
    %load/vec4 v0x555577f07a90_0;
    %store/vec4 v0x555577f0b5d0_0, 0, 32;
    %load/vec4 v0x555577f07b70_0;
    %store/vec4 v0x555577f0b6b0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0b780_0;
    %store/vec4 v0x555577f07c50_0, 0, 32;
    %end;
S_0x555577f07d40 .scope task, "exclusiveor" "exclusiveor" 3 62, 3 62 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f07f20_0 .var "op1", 31 0;
v0x555577f08020_0 .var "op2", 31 0;
v0x555577f08100_0 .var "rsv", 31 0;
TD_alu_tb.exclusiveor ;
    %load/vec4 v0x555577f07f20_0;
    %store/vec4 v0x555577f0b5d0_0, 0, 32;
    %load/vec4 v0x555577f08020_0;
    %store/vec4 v0x555577f0b6b0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0b780_0;
    %store/vec4 v0x555577f08100_0, 0, 32;
    %end;
S_0x555577f081f0 .scope task, "orop" "orop" 3 92, 3 92 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f08420_0 .var "op1", 31 0;
v0x555577f08520_0 .var "op2", 31 0;
v0x555577f08600_0 .var "rsv", 31 0;
TD_alu_tb.orop ;
    %load/vec4 v0x555577f08420_0;
    %store/vec4 v0x555577f0b5d0_0, 0, 32;
    %load/vec4 v0x555577f08520_0;
    %store/vec4 v0x555577f0b6b0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0b780_0;
    %store/vec4 v0x555577f08600_0, 0, 32;
    %end;
S_0x555577f086c0 .scope task, "sll" "sll" 3 31, 3 31 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f088a0_0 .var "op1", 31 0;
v0x555577f089a0_0 .var "op2", 31 0;
v0x555577f08a80_0 .var "rsv", 31 0;
TD_alu_tb.sll ;
    %load/vec4 v0x555577f088a0_0;
    %store/vec4 v0x555577f0bc60_0, 0, 32;
    %load/vec4 v0x555577f089a0_0;
    %store/vec4 v0x555577f0bdc0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0be90_0;
    %store/vec4 v0x555577f08a80_0, 0, 32;
    %end;
S_0x555577f08b70 .scope task, "slt" "slt" 3 41, 3 41 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f08d50_0 .var "op1", 31 0;
v0x555577f08e50_0 .var "op2", 31 0;
v0x555577f08f30_0 .var "rsv", 31 0;
TD_alu_tb.slt ;
    %load/vec4 v0x555577f08d50_0;
    %store/vec4 v0x555577f0b880_0, 0, 32;
    %load/vec4 v0x555577f08e50_0;
    %store/vec4 v0x555577f0b950_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0b9f0_0;
    %store/vec4 v0x555577f08f30_0, 0, 32;
    %end;
S_0x555577f09020 .scope task, "sltu" "sltu" 3 51, 3 51 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f09200_0 .var "op1", 31 0;
v0x555577f09300_0 .var "op2", 31 0;
v0x555577f093e0_0 .var "rsv", 31 0;
TD_alu_tb.sltu ;
    %load/vec4 v0x555577f09200_0;
    %store/vec4 v0x555577f0b880_0, 0, 32;
    %load/vec4 v0x555577f09300_0;
    %store/vec4 v0x555577f0b950_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0b9f0_0;
    %store/vec4 v0x555577f093e0_0, 0, 32;
    %end;
S_0x555577f094d0 .scope task, "sra" "sra" 3 82, 3 82 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f09740_0 .var "op1", 31 0;
v0x555577f09840_0 .var "op2", 31 0;
v0x555577f09920_0 .var "rsv", 31 0;
TD_alu_tb.sra ;
    %load/vec4 v0x555577f09740_0;
    %store/vec4 v0x555577f0bc60_0, 0, 32;
    %load/vec4 v0x555577f09840_0;
    %store/vec4 v0x555577f0bdc0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0be90_0;
    %store/vec4 v0x555577f09920_0, 0, 32;
    %end;
S_0x555577f09a10 .scope task, "srl" "srl" 3 72, 3 72 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f09ba0_0 .var "op1", 31 0;
v0x555577f09ca0_0 .var "op2", 31 0;
v0x555577f09d80_0 .var "rsv", 31 0;
TD_alu_tb.srl ;
    %load/vec4 v0x555577f09ba0_0;
    %store/vec4 v0x555577f0bc60_0, 0, 32;
    %load/vec4 v0x555577f09ca0_0;
    %store/vec4 v0x555577f0bdc0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0be90_0;
    %store/vec4 v0x555577f09d80_0, 0, 32;
    %end;
S_0x555577f09e70 .scope task, "sub" "sub" 3 21, 3 21 0, S_0x555577ec9e80;
 .timescale -8 -8;
v0x555577f0a050_0 .var "op1", 31 0;
v0x555577f0a150_0 .var "op2", 31 0;
v0x555577f0a230_0 .var "rsv", 31 0;
TD_alu_tb.sub ;
    %load/vec4 v0x555577f0a050_0;
    %store/vec4 v0x555577f0b5d0_0, 0, 32;
    %load/vec4 v0x555577f0a150_0;
    %store/vec4 v0x555577f0b6b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555577f0bac0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555577f0bb90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555577f0b780_0;
    %store/vec4 v0x555577f0a230_0, 0, 32;
    %end;
S_0x555577f0a320 .scope module, "u1" "alu" 3 112, 4 3 0, S_0x555577ec9e80;
 .timescale -8 -8;
    .port_info 0 /INPUT 32 "adder_op1";
    .port_info 1 /INPUT 32 "adder_op2";
    .port_info 2 /INPUT 32 "shifter_op1";
    .port_info 3 /INPUT 32 "shifter_op2";
    .port_info 4 /INPUT 32 "comperator_op1";
    .port_info 5 /INPUT 32 "comperator_op2";
    .port_info 6 /INPUT 1 "funct7";
    .port_info 7 /INPUT 3 "funct3";
    .port_info 8 /OUTPUT 32 "comparator_rsv";
    .port_info 9 /OUTPUT 32 "comperator_logic";
    .port_info 10 /OUTPUT 32 "shifter_rsv";
    .port_info 11 /OUTPUT 32 "adder_rsv";
v0x555577f0a740_0 .net "adder_op1", 31 0, v0x555577f0b5d0_0;  1 drivers
v0x555577f0a840_0 .net "adder_op2", 31 0, v0x555577f0b6b0_0;  1 drivers
v0x555577f0a920_0 .var "adder_rsv", 31 0;
v0x555577f0aa10_0 .var "comparator_rsv", 31 0;
v0x555577f0aaf0_0 .var "comperator_inter", 31 0;
v0x555577f0ac20_0 .var "comperator_logic", 31 0;
v0x555577f0ad00_0 .net "comperator_op1", 31 0, v0x555577f0b880_0;  1 drivers
v0x555577f0ade0_0 .net "comperator_op2", 31 0, v0x555577f0b950_0;  1 drivers
v0x555577f0aec0_0 .var "comperator_sign", 0 0;
v0x555577f0b010_0 .net "funct3", 2 0, v0x555577f0bac0_0;  1 drivers
v0x555577f0b0f0_0 .net "funct7", 0 0, v0x555577f0bb90_0;  1 drivers
v0x555577f0b1b0_0 .net "shifter_op1", 31 0, v0x555577f0bc60_0;  1 drivers
v0x555577f0b290_0 .net "shifter_op2", 31 0, v0x555577f0bdc0_0;  1 drivers
v0x555577f0b370_0 .var "shifter_rsv", 31 0;
E_0x555577ec4400 .event anyedge, v0x555577f0b010_0, v0x555577f0ad00_0, v0x555577f0ade0_0, v0x555577f0aec0_0;
E_0x555577ec1850 .event anyedge, v0x555577f0b010_0, v0x555577f0b1b0_0, v0x555577f0b290_0, v0x555577f0b0f0_0;
E_0x555577ec35d0 .event anyedge, v0x555577f0b010_0, v0x555577f0b0f0_0, v0x555577f0a740_0, v0x555577f0a840_0;
    .scope S_0x555577f0a320;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555577f0aaf0_0, 0, 32;
    %load/vec4 v0x555577f0aaf0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x555577f0aec0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x555577f0a320;
T_11 ;
Ewait_0 .event/or E_0x555577ec35d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555577f0b010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v0x555577f0a740_0;
    %load/vec4 v0x555577f0a840_0;
    %add;
    %store/vec4 v0x555577f0a920_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x555577f0b0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x555577f0a740_0;
    %load/vec4 v0x555577f0a840_0;
    %add;
    %store/vec4 v0x555577f0a920_0, 0, 32;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x555577f0a740_0;
    %load/vec4 v0x555577f0a840_0;
    %sub;
    %store/vec4 v0x555577f0a920_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x555577f0a740_0;
    %load/vec4 v0x555577f0a840_0;
    %xor;
    %store/vec4 v0x555577f0a920_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x555577f0a740_0;
    %load/vec4 v0x555577f0a840_0;
    %or;
    %store/vec4 v0x555577f0a920_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x555577f0a740_0;
    %load/vec4 v0x555577f0a840_0;
    %and;
    %store/vec4 v0x555577f0a920_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555577f0a320;
T_12 ;
Ewait_1 .event/or E_0x555577ec1850, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555577f0b010_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555577f0b370_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x555577f0b1b0_0;
    %load/vec4 v0x555577f0b290_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x555577f0b370_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x555577f0b0f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x555577f0b1b0_0;
    %load/vec4 v0x555577f0b290_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555577f0b370_0, 0, 32;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x555577f0b1b0_0;
    %load/vec4 v0x555577f0b290_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555577f0b370_0, 0, 32;
T_12.5 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555577f0a320;
T_13 ;
Ewait_2 .event/or E_0x555577ec4400, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555577f0b010_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x555577f0ad00_0;
    %load/vec4 v0x555577f0ade0_0;
    %sub;
    %store/vec4 v0x555577f0aaf0_0, 0, 32;
    %load/vec4 v0x555577f0aec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0x555577f0aa10_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555577f0ad00_0;
    %load/vec4 v0x555577f0ade0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.5, 8;
T_13.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.5, 8;
 ; End of false expr.
    %blend;
T_13.5;
    %store/vec4 v0x555577f0aa10_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555577ec9e80;
T_14 ;
    %fork t_1, S_0x555577ee79d0;
    %jmp t_0;
    .scope S_0x555577ee79d0;
t_1 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x555577eca010_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x555577f06a80_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f07600_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f076e0_0, 0, 32;
    %fork TD_alu_tb.add, S_0x555577f07450;
    %join;
    %load/vec4 v0x555577f077c0_0;
    %store/vec4 v0x555577f06b60_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f0a050_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f0a150_0, 0, 32;
    %fork TD_alu_tb.sub, S_0x555577f09e70;
    %join;
    %load/vec4 v0x555577f0a230_0;
    %store/vec4 v0x555577f07290_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f07f20_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f08020_0, 0, 32;
    %fork TD_alu_tb.exclusiveor, S_0x555577f07d40;
    %join;
    %load/vec4 v0x555577f08100_0;
    %store/vec4 v0x555577f07370_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f08420_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f08520_0, 0, 32;
    %fork TD_alu_tb.orop, S_0x555577f081f0;
    %join;
    %load/vec4 v0x555577f08600_0;
    %store/vec4 v0x555577f06d00_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f088a0_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f089a0_0, 0, 32;
    %fork TD_alu_tb.sll, S_0x555577f086c0;
    %join;
    %load/vec4 v0x555577f08a80_0;
    %store/vec4 v0x555577f06e30_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f08d50_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f08e50_0, 0, 32;
    %fork TD_alu_tb.slt, S_0x555577f08b70;
    %join;
    %load/vec4 v0x555577f08f30_0;
    %store/vec4 v0x555577f06f10_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f09200_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f09300_0, 0, 32;
    %fork TD_alu_tb.sltu, S_0x555577f09020;
    %join;
    %load/vec4 v0x555577f093e0_0;
    %store/vec4 v0x555577f06ff0_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f09ba0_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f09ca0_0, 0, 32;
    %fork TD_alu_tb.srl, S_0x555577f09a10;
    %join;
    %load/vec4 v0x555577f09d80_0;
    %store/vec4 v0x555577f071b0_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f09740_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f09840_0, 0, 32;
    %fork TD_alu_tb.sra, S_0x555577f094d0;
    %join;
    %load/vec4 v0x555577f09920_0;
    %store/vec4 v0x555577f070d0_0, 0, 32;
    %load/vec4 v0x555577eca010_0;
    %store/vec4 v0x555577f07a90_0, 0, 32;
    %load/vec4 v0x555577f06a80_0;
    %store/vec4 v0x555577f07b70_0, 0, 32;
    %fork TD_alu_tb.and_op, S_0x555577f07880;
    %join;
    %load/vec4 v0x555577f07c50_0;
    %store/vec4 v0x555577f06c20_0, 0, 32;
    %load/vec4 v0x555577f06b60_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_14.0, 4;
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 140 "$error" {0 0 0};
T_14.1 ;
    %load/vec4 v0x555577f07290_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %sub;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 141 "$error" {0 0 0};
T_14.3 ;
    %load/vec4 v0x555577f07370_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %xor;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 3 142 "$error" {0 0 0};
T_14.5 ;
    %load/vec4 v0x555577f06d00_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %or;
    %cmp/e;
    %jmp/0xz  T_14.6, 4;
    %jmp T_14.7;
T_14.6 ;
    %vpi_call/w 3 143 "$error" {0 0 0};
T_14.7 ;
    %load/vec4 v0x555577f06e30_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %cmp/e;
    %jmp/0xz  T_14.8, 4;
    %jmp T_14.9;
T_14.8 ;
    %vpi_call/w 3 144 "$error" {0 0 0};
T_14.9 ;
    %load/vec4 v0x555577f06f10_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_14.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.13, 8;
T_14.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.13, 8;
 ; End of false expr.
    %blend;
T_14.13;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %jmp T_14.11;
T_14.10 ;
    %vpi_call/w 3 145 "$error" {0 0 0};
T_14.11 ;
    %load/vec4 v0x555577f06f10_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_14.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.17, 8;
T_14.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.17, 8;
 ; End of false expr.
    %blend;
T_14.17;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %jmp T_14.15;
T_14.14 ;
    %vpi_call/w 3 146 "$error" {0 0 0};
T_14.15 ;
    %load/vec4 v0x555577f071b0_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_14.18, 4;
    %jmp T_14.19;
T_14.18 ;
    %vpi_call/w 3 147 "$error" {0 0 0};
T_14.19 ;
    %load/vec4 v0x555577f070d0_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_14.20, 4;
    %jmp T_14.21;
T_14.20 ;
    %vpi_call/w 3 148 "$error" {0 0 0};
T_14.21 ;
    %load/vec4 v0x555577f06c20_0;
    %load/vec4 v0x555577eca010_0;
    %load/vec4 v0x555577f06a80_0;
    %and;
    %cmp/e;
    %jmp/0xz  T_14.22, 4;
    %jmp T_14.23;
T_14.22 ;
    %vpi_call/w 3 149 "$error" {0 0 0};
T_14.23 ;
    %end;
    .scope S_0x555577ec9e80;
t_0 %join;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.sv";
    "./alu.sv";
