{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526351744617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526351744617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 23:35:44 2018 " "Processing started: Mon May 14 23:35:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526351744617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526351744617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NiosWithTopLevel -c NiosWithTopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off NiosWithTopLevel -c NiosWithTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526351744617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526351744880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HostSystem-rtl " "Found design unit 1: HostSystem-rtl" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745325 ""} { "Info" "ISGN_ENTITY_NAME" "1 HostSystem " "Found entity 1: HostSystem" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_uart_s1_translator-rtl " "Found design unit 1: hostsystem_uart_s1_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745329 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_uart_s1_translator " "Found entity 1: hostsystem_uart_s1_translator" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_memory_s1_translator-rtl " "Found design unit 1: hostsystem_memory_s1_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745333 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_memory_s1_translator " "Found entity 1: hostsystem_memory_s1_translator" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator-rtl " "Found design unit 1: hostsystem_countbits_0_avalon_slave_0_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745337 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator " "Found entity 1: hostsystem_countbits_0_avalon_slave_0_translator" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745342 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745346 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745350 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_uart_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: hostsystem_uart_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745354 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_uart_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: hostsystem_uart_s1_translator_avalon_universal_slave_0_agent" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_memory_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: hostsystem_memory_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745358 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_memory_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: hostsystem_memory_s1_translator_avalon_universal_slave_0_agent" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745363 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Found entity 1: hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_width_adapter-rtl " "Found design unit 1: hostsystem_width_adapter-rtl" {  } { { "HostSystem/synthesis/hostsystem_width_adapter.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745366 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_width_adapter " "Found entity 1: hostsystem_width_adapter" {  } { { "HostSystem/synthesis/hostsystem_width_adapter.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_width_adapter_001-rtl " "Found design unit 1: hostsystem_width_adapter_001-rtl" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_001.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745369 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_width_adapter_001 " "Found entity 1: hostsystem_width_adapter_001" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_001.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_width_adapter_002-rtl " "Found design unit 1: hostsystem_width_adapter_002-rtl" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_002.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745373 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_width_adapter_002 " "Found entity 1: hostsystem_width_adapter_002" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_002.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_width_adapter_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_width_adapter_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_width_adapter_003-rtl " "Found design unit 1: hostsystem_width_adapter_003-rtl" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_003.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_003.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745377 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_width_adapter_003 " "Found entity 1: hostsystem_width_adapter_003" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_003.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_cpu_data_master_translator-rtl " "Found design unit 1: hostsystem_cpu_data_master_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745380 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_cpu_data_master_translator " "Found entity 1: hostsystem_cpu_data_master_translator" {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_cpu_instruction_master_translator-rtl " "Found design unit 1: hostsystem_cpu_instruction_master_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745385 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_cpu_instruction_master_translator " "Found entity 1: hostsystem_cpu_instruction_master_translator" {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_irq_mapper " "Found entity 1: HostSystem_irq_mapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "HostSystem/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745408 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_rsp_xbar_mux " "Found entity 1: HostSystem_rsp_xbar_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_rsp_xbar_demux_001 " "Found entity 1: HostSystem_rsp_xbar_demux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_rsp_xbar_demux_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cmd_xbar_mux_001 " "Found entity 1: HostSystem_cmd_xbar_mux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cmd_xbar_demux_001 " "Found entity 1: HostSystem_cmd_xbar_demux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cmd_xbar_demux " "Found entity 1: HostSystem_cmd_xbar_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745438 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745438 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745438 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745438 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745438 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745438 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_id_router_002.sv(48) " "Verilog HDL Declaration information at HostSystem_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_id_router_002.sv(49) " "Verilog HDL Declaration information at HostSystem_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_id_router_002_default_decode " "Found entity 1: HostSystem_id_router_002_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745444 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_id_router_002 " "Found entity 2: HostSystem_id_router_002" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_id_router_001.sv(48) " "Verilog HDL Declaration information at HostSystem_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_id_router_001.sv(49) " "Verilog HDL Declaration information at HostSystem_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_id_router_001_default_decode " "Found entity 1: HostSystem_id_router_001_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745451 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_id_router_001 " "Found entity 2: HostSystem_id_router_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_id_router.sv(48) " "Verilog HDL Declaration information at HostSystem_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_id_router.sv(49) " "Verilog HDL Declaration information at HostSystem_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_id_router_default_decode " "Found entity 1: HostSystem_id_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745455 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_id_router " "Found entity 2: HostSystem_id_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_addr_router_001.sv(48) " "Verilog HDL Declaration information at HostSystem_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_addr_router_001.sv(49) " "Verilog HDL Declaration information at HostSystem_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_addr_router_001_default_decode " "Found entity 1: HostSystem_addr_router_001_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745459 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_addr_router_001 " "Found entity 2: HostSystem_addr_router_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_addr_router.sv(48) " "Verilog HDL Declaration information at HostSystem_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_addr_router.sv(49) " "Verilog HDL Declaration information at HostSystem_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526351745463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_addr_router_default_decode " "Found entity 1: HostSystem_addr_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745463 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_addr_router " "Found entity 2: HostSystem_addr_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-behav " "Found design unit 1: toplevel-behav" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745487 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/count8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/count8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count8bits-behav " "Found design unit 1: count8bits-behav" {  } { { "HostSystem/synthesis/submodules/count8bits.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/count8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745490 ""} { "Info" "ISGN_ENTITY_NAME" "1 count8bits " "Found entity 1: count8bits" {  } { { "HostSystem/synthesis/submodules/count8bits.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/count8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/countbits0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/countbits0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countBits0-behav " "Found design unit 1: countBits0-behav" {  } { { "HostSystem/synthesis/submodules/countBits0.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/countBits0.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745494 ""} { "Info" "ISGN_ENTITY_NAME" "1 countBits0 " "Found entity 1: countBits0" {  } { { "HostSystem/synthesis/submodules/countBits0.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/countBits0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/countbits1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/countbits1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countBits1-behav " "Found design unit 1: countBits1-behav" {  } { { "HostSystem/synthesis/submodules/countBits1.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/countBits1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745497 ""} { "Info" "ISGN_ENTITY_NAME" "1 countBits1 " "Found entity 1: countBits1" {  } { { "HostSystem/synthesis/submodules/countBits1.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/countBits1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/register16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/register16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16bits-behav " "Found design unit 1: register16bits-behav" {  } { { "HostSystem/synthesis/submodules/register16bits.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/register16bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745500 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16bits " "Found entity 1: register16bits" {  } { { "HostSystem/synthesis/submodules/register16bits.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/register16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hostsystem/synthesis/submodules/hostsystem_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_uart_tx " "Found entity 1: HostSystem_uart_tx" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745506 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_uart_rx_stimulus_source " "Found entity 2: HostSystem_uart_rx_stimulus_source" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745506 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_uart_rx " "Found entity 3: HostSystem_uart_rx" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745506 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_uart_regs " "Found entity 4: HostSystem_uart_regs" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745506 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_uart " "Found entity 5: HostSystem_uart" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_register_bank_a_module " "Found entity 1: HostSystem_cpu_register_bank_a_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745515 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_cpu_register_bank_b_module " "Found entity 2: HostSystem_cpu_register_bank_b_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745515 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_cpu " "Found entity 3: HostSystem_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_test_bench " "Found entity 1: HostSystem_cpu_test_bench" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_memory " "Found entity 1: HostSystem_memory" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351745522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351745522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HostSystem " "Elaborating entity \"HostSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526351745583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_memory HostSystem_memory:memory " "Elaborating entity \"HostSystem_memory\" for hierarchy \"HostSystem_memory:memory\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "memory" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351745763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "the_altsyncram" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_memory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_memory.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526351746078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_memory.hex " "Parameter \"init_file\" = \"HostSystem_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746079 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_memory.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526351746079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pcc1 " "Found entity 1: altsyncram_pcc1" {  } { { "db/altsyncram_pcc1.tdf" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/db/altsyncram_pcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351746146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351746146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pcc1 HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_pcc1:auto_generated " "Elaborating entity \"altsyncram_pcc1\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_pcc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu HostSystem_cpu:cpu " "Elaborating entity \"HostSystem_cpu\" for hierarchy \"HostSystem_cpu:cpu\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_test_bench HostSystem_cpu:cpu\|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench " "Elaborating entity \"HostSystem_cpu_test_bench\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "the_HostSystem_cpu_test_bench" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_register_bank_a_module HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a " "Elaborating entity \"HostSystem_cpu_register_bank_a_module\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "HostSystem_cpu_register_bank_a" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "the_altsyncram" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"HostSystem_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746668 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526351746668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icg1 " "Found entity 1: altsyncram_icg1" {  } { { "db/altsyncram_icg1.tdf" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/db/altsyncram_icg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351746733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351746733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_icg1 HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_icg1:auto_generated " "Elaborating entity \"altsyncram_icg1\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_icg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_register_bank_b_module HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b " "Elaborating entity \"HostSystem_cpu_register_bank_b_module\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "HostSystem_cpu_register_bank_b" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "the_altsyncram" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"HostSystem_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746900 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526351746900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jcg1 " "Found entity 1: altsyncram_jcg1" {  } { { "db/altsyncram_jcg1.tdf" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/db/altsyncram_jcg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526351746963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526351746963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jcg1 HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jcg1:auto_generated " "Elaborating entity \"altsyncram_jcg1\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351746965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart HostSystem_uart:uart " "Elaborating entity \"HostSystem_uart\" for hierarchy \"HostSystem_uart:uart\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "uart" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_tx HostSystem_uart:uart\|HostSystem_uart_tx:the_HostSystem_uart_tx " "Elaborating entity \"HostSystem_uart_tx\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_tx:the_HostSystem_uart_tx\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_tx" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_rx HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx " "Elaborating entity \"HostSystem_uart_rx\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_rx" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_rx_stimulus_source HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|HostSystem_uart_rx_stimulus_source:the_HostSystem_uart_rx_stimulus_source " "Elaborating entity \"HostSystem_uart_rx_stimulus_source\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|HostSystem_uart_rx_stimulus_source:the_HostSystem_uart_rx_stimulus_source\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_rx_stimulus_source" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_altera_std_synchronizer" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526351747175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747175 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526351747175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_regs HostSystem_uart:uart\|HostSystem_uart_regs:the_HostSystem_uart_regs " "Elaborating entity \"HostSystem_uart_regs\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_regs:the_HostSystem_uart_regs\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_regs" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:countbits_0 " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:countbits_0\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "countbits_0" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count8bits toplevel:countbits_0\|count8bits:contador_interno " "Elaborating entity \"count8bits\" for hierarchy \"toplevel:countbits_0\|count8bits:contador_interno\"" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "contador_interno" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countBits0 toplevel:countbits_0\|countBits0:contador_bits_0 " "Elaborating entity \"countBits0\" for hierarchy \"toplevel:countbits_0\|countBits0:contador_bits_0\"" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "contador_bits_0" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countBits1 toplevel:countbits_0\|countBits1:contador_bits_1 " "Elaborating entity \"countBits1\" for hierarchy \"toplevel:countbits_0\|countBits1:contador_bits_1\"" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "contador_bits_1" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bits toplevel:countbits_0\|register16bits:state " "Elaborating entity \"register16bits\" for hierarchy \"toplevel:countbits_0\|register16bits:state\"" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "state" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_cpu_data_master_translator hostsystem_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"hostsystem_cpu_data_master_translator\" for hierarchy \"hostsystem_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu_data_master_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747298 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid hostsystem_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747316 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response hostsystem_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747316 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid hostsystem_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747316 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken hostsystem_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747316 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest hostsystem_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747317 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator hostsystem_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"hostsystem_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_cpu_instruction_master_translator hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"hostsystem_cpu_instruction_master_translator\" for hierarchy \"hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu_instruction_master_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747371 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid hostsystem_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747373 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response hostsystem_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747373 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid hostsystem_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747374 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken hostsystem_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747374 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest hostsystem_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747374 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_uart_s1_translator hostsystem_uart_s1_translator:uart_s1_translator " "Elaborating entity \"hostsystem_uart_s1_translator\" for hierarchy \"hostsystem_uart_s1_translator:uart_s1_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "uart_s1_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 1904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747420 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hostsystem_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747421 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hostsystem_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747421 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hostsystem_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747422 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hostsystem_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747422 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hostsystem_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747422 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hostsystem_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747422 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hostsystem_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747422 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hostsystem_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747422 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hostsystem_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747422 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hostsystem_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747423 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hostsystem_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747423 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hostsystem_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hostsystem_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "uart_s1_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_memory_s1_translator hostsystem_memory_s1_translator:memory_s1_translator " "Elaborating entity \"hostsystem_memory_s1_translator\" for hierarchy \"hostsystem_memory_s1_translator:memory_s1_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "memory_s1_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747474 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hostsystem_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747476 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hostsystem_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747476 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hostsystem_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747476 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hostsystem_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747477 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hostsystem_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747477 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hostsystem_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747477 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read hostsystem_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747477 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hostsystem_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747477 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hostsystem_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747477 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hostsystem_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747477 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hostsystem_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747478 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hostsystem_memory_s1_translator:memory_s1_translator\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hostsystem_memory_s1_translator:memory_s1_translator\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "memory_s1_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_countbits_0_avalon_slave_0_translator hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator " "Elaborating entity \"hostsystem_countbits_0_avalon_slave_0_translator\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "countbits_0_avalon_slave_0_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747535 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address hostsystem_countbits_0_avalon_slave_0_translator.vhd(55) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(55): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747536 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hostsystem_countbits_0_avalon_slave_0_translator.vhd(56) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747536 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hostsystem_countbits_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747536 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hostsystem_countbits_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747536 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hostsystem_countbits_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747536 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect hostsystem_countbits_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747536 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hostsystem_countbits_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747536 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hostsystem_countbits_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747537 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hostsystem_countbits_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747537 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hostsystem_countbits_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747537 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hostsystem_countbits_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747537 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hostsystem_countbits_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747537 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hostsystem_countbits_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747537 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hostsystem_countbits_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747537 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator\|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator\|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator\"" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "countbits_0_avalon_slave_0_translator" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_uart_s1_translator_avalon_universal_slave_0_agent hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "uart_s1_translator_avalon_universal_slave_0_agent" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747633 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747636 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" "uart_s1_translator_avalon_universal_slave_0_agent" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747718 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747719 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747720 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747720 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747720 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747720 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747720 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_memory_s1_translator_avalon_universal_slave_0_agent hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "memory_s1_translator_avalon_universal_slave_0_agent" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747795 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747798 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "memory_s1_translator_avalon_universal_slave_0_agent" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747891 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747892 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747892 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747892 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747892 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747893 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747893 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747973 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351747975 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351747999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748052 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351748053 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351748053 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351748053 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351748054 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351748054 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526351748054 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router HostSystem_addr_router:addr_router " "Elaborating entity \"HostSystem_addr_router\" for hierarchy \"HostSystem_addr_router:addr_router\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "addr_router" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router_default_decode HostSystem_addr_router:addr_router\|HostSystem_addr_router_default_decode:the_default_decode " "Elaborating entity \"HostSystem_addr_router_default_decode\" for hierarchy \"HostSystem_addr_router:addr_router\|HostSystem_addr_router_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "the_default_decode" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router_001 HostSystem_addr_router_001:addr_router_001 " "Elaborating entity \"HostSystem_addr_router_001\" for hierarchy \"HostSystem_addr_router_001:addr_router_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "addr_router_001" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router_001_default_decode HostSystem_addr_router_001:addr_router_001\|HostSystem_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"HostSystem_addr_router_001_default_decode\" for hierarchy \"HostSystem_addr_router_001:addr_router_001\|HostSystem_addr_router_001_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "the_default_decode" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router HostSystem_id_router:id_router " "Elaborating entity \"HostSystem_id_router\" for hierarchy \"HostSystem_id_router:id_router\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "id_router" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_default_decode HostSystem_id_router:id_router\|HostSystem_id_router_default_decode:the_default_decode " "Elaborating entity \"HostSystem_id_router_default_decode\" for hierarchy \"HostSystem_id_router:id_router\|HostSystem_id_router_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "the_default_decode" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_001 HostSystem_id_router_001:id_router_001 " "Elaborating entity \"HostSystem_id_router_001\" for hierarchy \"HostSystem_id_router_001:id_router_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "id_router_001" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_001_default_decode HostSystem_id_router_001:id_router_001\|HostSystem_id_router_001_default_decode:the_default_decode " "Elaborating entity \"HostSystem_id_router_001_default_decode\" for hierarchy \"HostSystem_id_router_001:id_router_001\|HostSystem_id_router_001_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "the_default_decode" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_002 HostSystem_id_router_002:id_router_002 " "Elaborating entity \"HostSystem_id_router_002\" for hierarchy \"HostSystem_id_router_002:id_router_002\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "id_router_002" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_002_default_decode HostSystem_id_router_002:id_router_002\|HostSystem_id_router_002_default_decode:the_default_decode " "Elaborating entity \"HostSystem_id_router_002_default_decode\" for hierarchy \"HostSystem_id_router_002:id_router_002\|HostSystem_id_router_002_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "the_default_decode" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "burst_adapter" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "rst_controller" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cmd_xbar_demux HostSystem_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"HostSystem_cmd_xbar_demux\" for hierarchy \"HostSystem_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cmd_xbar_demux" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cmd_xbar_demux_001 HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"HostSystem_cmd_xbar_demux_001\" for hierarchy \"HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cmd_xbar_demux_001" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cmd_xbar_mux_001 HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"HostSystem_cmd_xbar_mux_001\" for hierarchy \"HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cmd_xbar_mux_001" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" "arb" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_rsp_xbar_demux_001 HostSystem_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"HostSystem_rsp_xbar_demux_001\" for hierarchy \"HostSystem_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "rsp_xbar_demux_001" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_rsp_xbar_mux HostSystem_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"HostSystem_rsp_xbar_mux\" for hierarchy \"HostSystem_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "rsp_xbar_mux" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" "arb" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_width_adapter hostsystem_width_adapter:width_adapter " "Elaborating entity \"hostsystem_width_adapter\" for hierarchy \"hostsystem_width_adapter:width_adapter\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "width_adapter" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hostsystem_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hostsystem_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "HostSystem/synthesis/hostsystem_width_adapter.vhd" "width_adapter" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_width_adapter_001 hostsystem_width_adapter_001:width_adapter_001 " "Elaborating entity \"hostsystem_width_adapter_001\" for hierarchy \"hostsystem_width_adapter_001:width_adapter_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "width_adapter_001" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hostsystem_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hostsystem_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_001.vhd" "width_adapter_001" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_width_adapter_002 hostsystem_width_adapter_002:width_adapter_002 " "Elaborating entity \"hostsystem_width_adapter_002\" for hierarchy \"hostsystem_width_adapter_002:width_adapter_002\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "width_adapter_002" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 3094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hostsystem_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hostsystem_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_002.vhd" "width_adapter_002" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_width_adapter_003 hostsystem_width_adapter_003:width_adapter_003 " "Elaborating entity \"hostsystem_width_adapter_003\" for hierarchy \"hostsystem_width_adapter_003:width_adapter_003\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "width_adapter_003" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 3154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hostsystem_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hostsystem_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_003.vhd" "width_adapter_003" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_003.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748882 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1526351748891 "|HostSystem|hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(715) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object \"aligned_addr\" assigned a value but never read" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526351748892 "|HostSystem|hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(716) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526351748893 "|HostSystem|hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1526351748906 "|HostSystem|hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_irq_mapper HostSystem_irq_mapper:irq_mapper " "Elaborating entity \"HostSystem_irq_mapper\" for hierarchy \"HostSystem_irq_mapper:irq_mapper\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "irq_mapper" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd" 3214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526351748949 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[1\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[1\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[0\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[0\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[0\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[0\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[2\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[2\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[3\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[3\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[4\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[4\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[5\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[5\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[6\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[6\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[7\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[7\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[8\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[8\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[9\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[9\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[10\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[10\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[11\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[11\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[12\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[12\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[13\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[13\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[14\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[14\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[15\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[15\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[1\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[1\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[2\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[2\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[3\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[3\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[4\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[4\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[5\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[5\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[6\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[6\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[7\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[7\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[8\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[8\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[9\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[9\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526351750137 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1526351750137 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 44 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 60 -1 0 } } { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 175 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 42 -1 0 } } { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v" 1117 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526351751613 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526351751613 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526351752954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/output_files/NiosWithTopLevel.map.smsg " "Generated suppressed messages file D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/output_files/NiosWithTopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526351753237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526351753515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526351753515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1369 " "Implemented 1369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526351753701 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526351753701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1237 " "Implemented 1237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526351753701 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1526351753701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526351753701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526351753785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 23:35:53 2018 " "Processing ended: Mon May 14 23:35:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526351753785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526351753785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526351753785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526351753785 ""}
