{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "new",
                "@type": "core",
                "@stage": "S200"
            },
            "ait:date-delivered": {
                "@day": "06",
                "@timestamp": "2023-08-06T22:48:21.000021-04:00",
                "@year": "2023",
                "@month": "08"
            },
            "ait:date-sort": {
                "@day": "01",
                "@year": "2023",
                "@month": "01"
            }
        },
        "bibrecord": {
            "head": {
                "author-group": [
                    {
                        "affiliation": {
                            "country": "Canada",
                            "@afid": "60017592",
                            "@country": "can",
                            "city": "Ottawa",
                            "organization": [
                                {"$": "Department of Systems and Computer Engineering"},
                                {"$": "Carleton University"}
                            ],
                            "affiliation-id": {"@afid": "60017592"},
                            "@affiliation-instance-id": "OB2BibRecID-949802890-b2dadec4879830a060851c9ce8decb78-1",
                            "ce:source-text": "Department of Systems and Computer Engineering, Carleton University, Ottawa, Canada"
                        },
                        "author": [{
                            "ce:given-name": "Joshua",
                            "preferred-name": {
                                "ce:given-name": "Joshua",
                                "ce:initials": "J.",
                                "ce:surname": "Fryer",
                                "ce:indexed-name": "Fryer J."
                            },
                            "@author-instance-id": "OB2BibRecID-949802890-ad46a3f196ee690c9fc18ab004175254-1",
                            "@seq": "1",
                            "ce:initials": "J.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Fryer",
                            "@auid": "57219504636",
                            "ce:indexed-name": "Fryer J."
                        }]
                    },
                    {
                        "affiliation": {
                            "country": "Thailand",
                            "@afid": "60028190",
                            "@country": "tha",
                            "city": "Bangkok",
                            "organization": [
                                {"$": "International School of Engineering"},
                                {"$": "Chulalongkorn University"}
                            ],
                            "affiliation-id": {
                                "@afid": "60028190",
                                "@dptid": "106227720"
                            },
                            "@affiliation-instance-id": "OB2BibRecID-949802890-d64fa5a0815649699cf0cc8779c88966-1",
                            "ce:source-text": "International School of Engineering, Chulalongkorn University, Bangkok, Thailand",
                            "@dptid": "106227720"
                        },
                        "author": [{
                            "ce:given-name": "Paulo",
                            "preferred-name": {
                                "ce:given-name": "Paulo",
                                "ce:initials": "P.",
                                "ce:surname": "Garcia",
                                "ce:indexed-name": "Garcia P."
                            },
                            "@author-instance-id": "OB2BibRecID-949802890-5d65295f17982cc56243d7c7766d2a07-1",
                            "@seq": "2",
                            "ce:initials": "P.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Garcia",
                            "@auid": "57197005000",
                            "@orcid": "0000-0002-1041-5205",
                            "ce:indexed-name": "Garcia P."
                        }]
                    }
                ],
                "citation-title": "The Good, the Bad and the Ugly: Practices and Perspectives on Hardware Acceleration for Embedded Image Processing",
                "abstracts": "Â© 2023, The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature.Modern embedded image processing deployment systems are heterogeneous combinations of general-purpose and specialized processors, custom ASIC accelerators and bespoke hardware accelerators. This paper offers a primer on hardware acceleration of image processing, focusing on embedded, real-time applications. We then survey the landscape of High Level Synthesis technologies that are amenable to the domain, as well as new-generation Hardware Description Languages, and present our ongoing work on IMP-lang, a language for early stage design of heterogeneous image processing systems. We show that hardware acceleration is not just a process of converting a piece of computation into an equivalent hardware system: that naive approach offers, in most cases, little benefit. Instead, acceleration must take into account how data is streamed throughout the system, and optimize that streaming accordingly. We show that the choice of tooling plays an important role in the results of acceleration. Different tools, in function of the underlying language paradigm, produce wildly different results across performance, size, and power consumption metrics. Finally, we show that bringing heterogeneous considerations to the language level offers significant advantages to early design estimation, allowing designers to partition their algorithms more efficiently, iterating towards a convergent design that can then be implemented across heterogeneous elements accordingly.",
                "correspondence": {
                    "affiliation": {
                        "country": "Thailand",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "International School of Engineering"},
                            {"$": "Chulalongkorn University"}
                        ],
                        "@affiliation-instance-id": "OB2BibRecID-949802890-88e3c44bd2f67cc26f90592a0be44a42-1",
                        "ce:source-text": "International School of Engineering, Chulalongkorn University, Bangkok, Thailand"
                    },
                    "person": {
                        "ce:given-name": "Paulo",
                        "@author-instance-id": "OB2BibRecID-949802890-e0c5fd5fbb73dd4648cb97547a12599d-1",
                        "ce:initials": "P.",
                        "ce:surname": "Garcia",
                        "ce:indexed-name": "Garcia P."
                    }
                },
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "Co-design",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Embedded",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "FPGAs",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Hardware acceleration",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Image processing",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Language",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Paradigm",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "ar"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "sourcetitle-abbrev": "J. Signal Process Syst.",
                    "website": {"ce:e-address": {
                        "$": "https://www.springer.com/journal/11265",
                        "@type": "email"
                    }},
                    "@country": "usa",
                    "translated-sourcetitle": {
                        "$": "Journal of Signal Processing Systems",
                        "@xml:lang": "eng"
                    },
                    "issn": [
                        {
                            "$": "19398115",
                            "@type": "electronic"
                        },
                        {
                            "$": "19398018",
                            "@type": "print"
                        }
                    ],
                    "@type": "j",
                    "publicationyear": {"@first": "2023"},
                    "publisher": {"publishername": "Springer"},
                    "sourcetitle": "Journal of Signal Processing Systems",
                    "@srcid": "11400153333",
                    "publicationdate": {
                        "year": "2023",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "2023"
                        }
                    }
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "714.2",
                                "classification-description": "Semiconductor Devices and Integrated Circuits"
                            },
                            {
                                "classification-code": "721.2",
                                "classification-description": "Logic Elements"
                            },
                            {
                                "classification-code": "723.1.1",
                                "classification-description": "Computer Programming Languages"
                            },
                            {
                                "classification-code": "723.2",
                                "classification-description": "Data Processing and Image Processing"
                            },
                            {
                                "classification-code": "723.5",
                                "classification-description": "Computer Applications"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "2207"},
                            {"$": "2614"},
                            {"$": "1711"},
                            {"$": "1710"},
                            {"$": "2611"},
                            {"$": "1708"}
                        ]
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "ENGI"},
                            {"$": "MATH"},
                            {"$": "COMP"}
                        ]
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2023 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "REAXYSCAR"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "02",
                    "@timestamp": "BST 02:35:04",
                    "@year": "2023",
                    "@month": "08"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "2024711989",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "949802890",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20233114469908",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20232186870",
                            "@idtype": "REAXYSCAR"
                        },
                        {
                            "$": "20232864670",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "20239025027600",
                            "@idtype": "TPA-ID"
                        },
                        {
                            "$": "85166269895",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85166269895",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1007/s11265-023-01885-5"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "86",
                "reference": [
                    {
                        "ref-fulltext": "Fu, K.-S., et al. (1976). Pattern recognition and image processing. IEEE Transactions on Computers, 100(12), 1336\u20131346.",
                        "@reference-instance-id": "OB2BibRecID-949802890-6ed0e7ae9ea7cc4331ac0ea977a11f67-1",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1976"},
                            "ref-title": {"ref-titletext": "Pattern recognition and image processing"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR1",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0017219343",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "100",
                                    "@issue": "12"
                                },
                                "pagerange": {
                                    "@first": "1336",
                                    "@last": "1346"
                                }
                            },
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "K.-S.",
                                    "@_fa": "true",
                                    "ce:surname": "Fu",
                                    "ce:indexed-name": "Fu K.-S."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "IEEE Transactions on Computers"
                        },
                        "ce:source-text": "Fu, K.-S., et al. (1976). Pattern recognition and image processing. IEEE Transactions on Computers, 100(12), 1336\u20131346."
                    },
                    {
                        "ref-fulltext": "Chen, Y., Yang, X.-H., Wei, Z., Heidari, A. A., Zheng, N., Li, Z., Chen, H., Hu, H., Zhou, Q., & Guan, Q. (2022). Generative adversarial networks in medical image augmentation: A review. Computers in Biology and Medicine, 105382.",
                        "@reference-instance-id": "OB2BibRecID-949802890-2d512186877a032db63555cd681bf0ce-2",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2022"},
                            "ref-title": {"ref-titletext": "Generative adversarial networks in medical image augmentation: A review"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR2",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "e, 105382.",
                                    "@idtype": "ARTNUM"
                                },
                                {
                                    "$": "85126817827",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen Y."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "X.-H.",
                                    "@_fa": "true",
                                    "ce:surname": "Yang",
                                    "ce:indexed-name": "Yang X.-H."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Wei",
                                    "ce:indexed-name": "Wei Z."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Heidari",
                                    "ce:indexed-name": "Heidari A.A."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Zheng",
                                    "ce:indexed-name": "Zheng N."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li Z."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen H."
                                },
                                {
                                    "@seq": "8",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Hu",
                                    "ce:indexed-name": "Hu H."
                                },
                                {
                                    "@seq": "9",
                                    "ce:initials": "Q.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhou",
                                    "ce:indexed-name": "Zhou Q."
                                },
                                {
                                    "@seq": "10",
                                    "ce:initials": "Q.",
                                    "@_fa": "true",
                                    "ce:surname": "Guan",
                                    "ce:indexed-name": "Guan Q."
                                }
                            ]},
                            "ref-sourcetitle": "Computers in Biology and Medicin"
                        },
                        "ce:source-text": "Chen, Y., Yang, X.-H., Wei, Z., Heidari, A. A., Zheng, N., Li, Z., Chen, H., Hu, H., Zhou, Q., & Guan, Q. (2022). Generative adversarial networks in medical image augmentation: A review. Computers in Biology and Medicine, 105382."
                    },
                    {
                        "ref-fulltext": "Salembier, P., & Garrido, L. (2000). Binary partition tree as an efficient representation for image processing, segmentation, and information retrieval. IEEE Transactions on Image Processing, 9(4), 561\u2013576. DOI: 10.1109/83.841934",
                        "@reference-instance-id": "OB2BibRecID-949802890-cc2ac49a766928aadc6210fdd3c4b17f-3",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "ref-title": {"ref-titletext": "Binary partition tree as an efficient representation for image processing, segmentation, and information retrieval"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/83.841934",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR3",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0033886791",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "9",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "561",
                                    "@last": "576"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Salembier",
                                    "ce:indexed-name": "Salembier P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Garrido",
                                    "ce:indexed-name": "Garrido L."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Image Processing"
                        },
                        "ce:source-text": "Salembier, P., & Garrido, L. (2000). Binary partition tree as an efficient representation for image processing, segmentation, and information retrieval. IEEE Transactions on Image Processing, 9(4), 561\u2013576. DOI: 10.1109/83.841934"
                    },
                    {
                        "ref-fulltext": "AbrÃ moff, M. D., MagalhÃ£es, P. J., & Ram, S. J. (2004). Image processing with imagej. Biophotonics International, 11(7), 36\u201342.",
                        "@reference-instance-id": "OB2BibRecID-949802890-38259ffa49fcdc4dd7f4b8abf7a9763c-4",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-title": {"ref-titletext": "Image processing with imagej"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR4",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "33744981623",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "11",
                                    "@issue": "7"
                                },
                                "pagerange": {
                                    "@first": "36",
                                    "@last": "42"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.D.",
                                    "@_fa": "true",
                                    "ce:surname": "AbrÃ moff",
                                    "ce:indexed-name": "Abramoff M.D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.J.",
                                    "@_fa": "true",
                                    "ce:surname": "MagalhÃ£es",
                                    "ce:indexed-name": "Magalhaes P.J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Ram",
                                    "ce:indexed-name": "Ram S.J."
                                }
                            ]},
                            "ref-sourcetitle": "Biophotonics International"
                        },
                        "ce:source-text": "AbrÃ moff, M. D., MagalhÃ£es, P. J., & Ram, S. J. (2004). Image processing with imagej. Biophotonics International, 11(7), 36\u201342."
                    },
                    {
                        "ref-fulltext": "Bond, J. (1997). The drivers of the information revolution: Cost, computing power, and convergence.",
                        "@reference-instance-id": "OB2BibRecID-949802890-b041844c96ab18e2a238ad0300170050-5",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1997"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR5",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84909246685",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "J.",
                                "@_fa": "true",
                                "ce:surname": "Bond",
                                "ce:indexed-name": "Bond J."
                            }]},
                            "ref-sourcetitle": "The drivers of the information revolution: Cost, computing power, and convergence."
                        },
                        "ce:source-text": "Bond, J. (1997). The drivers of the information revolution: Cost, computing power, and convergence."
                    },
                    {
                        "ref-fulltext": "Mittal, S., Gupta, S., & Dasgupta, S. (2008). FPGA: An efficient and promising platform for real-time image processing applications. In National Conference on Research and Development in Hardware Systems (CSI-RDHS).",
                        "@reference-instance-id": "OB2BibRecID-949802890-7ae0b4a881b6f4f6dbc79b83e23741ca-6",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-title": {"ref-titletext": "FPGA: An efficient and promising platform for real-time image processing applications"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR6",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84867010539",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Mittal",
                                    "ce:indexed-name": "Mittal S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Gupta",
                                    "ce:indexed-name": "Gupta S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Dasgupta",
                                    "ce:indexed-name": "Dasgupta S."
                                }
                            ]},
                            "ref-sourcetitle": "In National Conference on Research and Development in Hardware Systems (CSI-RDHS)."
                        },
                        "ce:source-text": "Mittal, S., Gupta, S., & Dasgupta, S. (2008). FPGA: An efficient and promising platform for real-time image processing applications. In National Conference on Research and Development in Hardware Systems (CSI-RDHS)."
                    },
                    {
                        "ref-fulltext": "Huang, L., & Barth, M. (2009). Tightly-coupled lidar and computer vision integration for vehicle detection. In 2009 IEEE Intelligent Vehicles Symposium (pp. 604\u2013609). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-0a7c2ed5abb888d8d866bc6982f65e58-7",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "Tightly-coupled lidar and computer vision integration for vehicle detection"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR7",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "70449589367",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "604",
                                "@last": "609"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "L.",
                                        "@_fa": "true",
                                        "ce:surname": "Huang",
                                        "ce:indexed-name": "Huang L."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "M.",
                                        "@_fa": "true",
                                        "ce:surname": "Barth",
                                        "ce:indexed-name": "Barth M."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2009 IEEE Intelligent Vehicles Symposium"
                        },
                        "ce:source-text": "Huang, L., & Barth, M. (2009). Tightly-coupled lidar and computer vision integration for vehicle detection. In 2009 IEEE Intelligent Vehicles Symposium (pp. 604\u2013609). IEEE."
                    },
                    {
                        "ref-fulltext": "Brunetti, A., Buongiorno, D., Trotta, G. F., & Bevilacqua, V. (2018). Computer vision and deep learning techniques for pedestrian detection and tracking: A survey. Neurocomputing, 300, 17\u201333. DOI: 10.1016/j.neucom.2018.01.092",
                        "@reference-instance-id": "OB2BibRecID-949802890-d75590d803a34fb0857edea364c891ef-8",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Computer vision and deep learning techniques for pedestrian detection and tracking: A survey"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1016/j.neucom.2018.01.092",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR8",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85044310319",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "300"},
                                "pagerange": {
                                    "@first": "17",
                                    "@last": "33"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Brunetti",
                                    "ce:indexed-name": "Brunetti A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Buongiorno",
                                    "ce:indexed-name": "Buongiorno D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "G.F.",
                                    "@_fa": "true",
                                    "ce:surname": "Trotta",
                                    "ce:indexed-name": "Trotta G.F."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Bevilacqua",
                                    "ce:indexed-name": "Bevilacqua V."
                                }
                            ]},
                            "ref-sourcetitle": "Neurocomputing"
                        },
                        "ce:source-text": "Brunetti, A., Buongiorno, D., Trotta, G. F., & Bevilacqua, V. (2018). Computer vision and deep learning techniques for pedestrian detection and tracking: A survey. Neurocomputing, 300, 17\u201333. DOI: 10.1016/j.neucom.2018.01.092"
                    },
                    {
                        "ref-fulltext": "Zhang, X., Chen, Z., Wu, Q. J., Cai, L., Lu, D., & Li, X. (2018). Fast semantic segmentation for scene perception. IEEE Transactions on Industrial Informatics, 15(2), 1183\u20131192. DOI: 10.1109/TII.2018.2849348",
                        "@reference-instance-id": "OB2BibRecID-949802890-4d9262d5b2228183365bccc074417753-9",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Fast semantic segmentation for scene perception"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/TII.2018.2849348",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR9",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85048893363",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "15",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "1183",
                                    "@last": "1192"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhang",
                                    "ce:indexed-name": "Zhang X."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen Z."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "Q.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Wu",
                                    "ce:indexed-name": "Wu Q.J."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Cai",
                                    "ce:indexed-name": "Cai L."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Lu",
                                    "ce:indexed-name": "Lu D."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li X."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Industrial Informatics"
                        },
                        "ce:source-text": "Zhang, X., Chen, Z., Wu, Q. J., Cai, L., Lu, D., & Li, X. (2018). Fast semantic segmentation for scene perception. IEEE Transactions on Industrial Informatics, 15(2), 1183\u20131192. DOI: 10.1109/TII.2018.2849348"
                    },
                    {
                        "ref-fulltext": "Al-Kaff, A., Martin, D., Garcia, F., de la Escalera, A., & Armingol, J. M. (2018). Survey of computer vision algorithms and applications for unmanned aerial vehicles. Expert Systems with Applications, 92, 447\u2013463. DOI: 10.1016/j.eswa.2017.09.033",
                        "@reference-instance-id": "OB2BibRecID-949802890-ad7bc5e6532fae4d8ad3207a00f8eff3-10",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Survey of computer vision algorithms and applications for unmanned aerial vehicles"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1016/j.eswa.2017.09.033",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR10",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85030657620",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "92"},
                                "pagerange": {
                                    "@first": "447",
                                    "@last": "463"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Al-Kaff",
                                    "ce:indexed-name": "Al-Kaff A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Martin",
                                    "ce:indexed-name": "Martin D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Garcia",
                                    "ce:indexed-name": "Garcia F."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "de la Escalera",
                                    "ce:indexed-name": "de la Escalera A."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "J.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Armingol",
                                    "ce:indexed-name": "Armingol J.M."
                                }
                            ]},
                            "ref-sourcetitle": "Expert Systems with Applications"
                        },
                        "ce:source-text": "Al-Kaff, A., Martin, D., Garcia, F., de la Escalera, A., & Armingol, J. M. (2018). Survey of computer vision algorithms and applications for unmanned aerial vehicles. Expert Systems with Applications, 92, 447\u2013463. DOI: 10.1016/j.eswa.2017.09.033"
                    },
                    {
                        "ref-fulltext": "Feng, X., Jiang, Y., Yang, X., Du, M., & Li, X. (2019). Computer vision algorithms and hardware implementations: A survey. Integration, 69, 309\u2013320. DOI: 10.1016/j.vlsi.2019.07.005",
                        "@reference-instance-id": "OB2BibRecID-949802890-36f733d3eb3425190653b5f015fe795a-11",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-title": {"ref-titletext": "Computer vision algorithms and hardware implementations: A survey"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1016/j.vlsi.2019.07.005",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR11",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85074743948",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "69"},
                                "pagerange": {
                                    "@first": "309",
                                    "@last": "320"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Feng",
                                    "ce:indexed-name": "Feng X."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Jiang",
                                    "ce:indexed-name": "Jiang Y."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Yang",
                                    "ce:indexed-name": "Yang X."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Du",
                                    "ce:indexed-name": "Du M."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li X."
                                }
                            ]},
                            "ref-sourcetitle": "Integration"
                        },
                        "ce:source-text": "Feng, X., Jiang, Y., Yang, X., Du, M., & Li, X. (2019). Computer vision algorithms and hardware implementations: A survey. Integration, 69, 309\u2013320. DOI: 10.1016/j.vlsi.2019.07.005"
                    },
                    {
                        "ref-fulltext": "Voulodimos, A., Doulamis, N., Doulamis, A., & Protopapadakis, E. (2018). Deep learning for computer vision: A brief review. Computational Intelligence and Neuroscience, 2018.",
                        "@reference-instance-id": "OB2BibRecID-949802890-b78e79c52769b7b4b7f380c767ec82a6-12",
                        "@id": "12",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Deep learning for computer vision: A brief review"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR12",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85042148149",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"voliss": {"@volume": "2018"}},
                            "ref-text": "&",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Voulodimos",
                                    "ce:indexed-name": "Voulodimos A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Doulamis",
                                    "ce:indexed-name": "Doulamis N."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Doulamis",
                                    "ce:indexed-name": "Doulamis A."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Protopapadakis",
                                    "ce:indexed-name": "Protopapadakis E."
                                }
                            ]},
                            "ref-sourcetitle": "Computational Intelligence and Neuroscience"
                        },
                        "ce:source-text": "Voulodimos, A., Doulamis, N., Doulamis, A., & Protopapadakis, E. (2018). Deep learning for computer vision: A brief review. Computational Intelligence and Neuroscience, 2018."
                    },
                    {
                        "ref-fulltext": "Jinghong, D., Yaling, D., & Kun, L. (2007). Development of image processing system based on DSP and FPGA. In 2007 8th International Conference on Electronic Measurement and Instruments (pp. 2\u2013791). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-0a0303e34d86e724c39802de9e72248e-13",
                        "@id": "13",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR13",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84903269499",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "2",
                                "@last": "791"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Jinghong",
                                        "ce:indexed-name": "Jinghong D."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Yaling",
                                        "ce:indexed-name": "Yaling D."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "L.",
                                        "@_fa": "true",
                                        "ce:surname": "Kun",
                                        "ce:indexed-name": "Kun L."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "Development of Image Processing System Based on DSP and FPGA."
                        },
                        "ce:source-text": "Jinghong, D., Yaling, D., & Kun, L. (2007). Development of image processing system based on DSP and FPGA. In 2007 8th International Conference on Electronic Measurement and Instruments (pp. 2\u2013791). IEEE."
                    },
                    {
                        "ref-fulltext": "CastaÃ±o-DÃ­ez, D., Moser, D., Schoenegger, A., Pruggnaller, S., & Frangakis, A. S. (2008). Performance evaluation of image processing algorithms on the GPU. Journal of Structural Biology, 164(1), 153\u2013160. DOI: 10.1016/j.jsb.2008.07.006",
                        "@reference-instance-id": "OB2BibRecID-949802890-60d6e58fe18f00e798672579fef85cfb-14",
                        "@id": "14",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-title": {"ref-titletext": "Performance evaluation of image processing algorithms on the GPU"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1016/j.jsb.2008.07.006",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR14",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "51549091567",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "164",
                                    "@issue": "1"
                                },
                                "pagerange": {
                                    "@first": "153",
                                    "@last": "160"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "CastaÃ±o-DÃ­ez",
                                    "ce:indexed-name": "Castano-Diez D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Moser",
                                    "ce:indexed-name": "Moser D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Schoenegger",
                                    "ce:indexed-name": "Schoenegger A."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Pruggnaller",
                                    "ce:indexed-name": "Pruggnaller S."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "A.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Frangakis",
                                    "ce:indexed-name": "Frangakis A.S."
                                }
                            ]},
                            "ref-sourcetitle": "Journal of Structural Biology"
                        },
                        "ce:source-text": "CastaÃ±o-DÃ­ez, D., Moser, D., Schoenegger, A., Pruggnaller, S., & Frangakis, A. S. (2008). Performance evaluation of image processing algorithms on the GPU. Journal of Structural Biology, 164(1), 153\u2013160. DOI: 10.1016/j.jsb.2008.07.006"
                    },
                    {
                        "ref-fulltext": "Saegusa, T., Maruyama, T., & Yamaguchi, Y. (2008). How fast is an FPGA in image processing? In 2008 International Conference on Field Programmable Logic and Applications (pp. 77\u201382). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-afe35070d0e51c1b4898338d5bb56900-15",
                        "@id": "15",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR15",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "54949151159",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "77",
                                "@last": "82"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "T.",
                                        "@_fa": "true",
                                        "ce:surname": "Saegusa",
                                        "ce:indexed-name": "Saegusa T."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "T.",
                                        "@_fa": "true",
                                        "ce:surname": "Maruyama",
                                        "ce:indexed-name": "Maruyama T."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "Y.",
                                        "@_fa": "true",
                                        "ce:surname": "Yamaguchi",
                                        "ce:indexed-name": "Yamaguchi Y."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "How Fast is an FPGA In Image Processing? In 2008 International Conference on Field Programmable Logic and Applications"
                        },
                        "ce:source-text": "Saegusa, T., Maruyama, T., & Yamaguchi, Y. (2008). How fast is an FPGA in image processing? In 2008 International Conference on Field Programmable Logic and Applications (pp. 77\u201382). IEEE."
                    },
                    {
                        "ref-fulltext": "Bhowmik, D., Garcia, P., Wallace, A., Stewart, R., & Michaelson, G. (2017). Power efficient dataflow design for a heterogeneous smart camera architecture. In 2017 Conference on Design and Architectures for Signal and Image Processing (DASIP) (p. 8122128). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-4551f8328976873e8d92dce3177b64eb-16",
                        "@id": "16",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "Power efficient dataflow design for a heterogeneous smart camera architecture"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR16",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85044270501",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Bhowmik",
                                        "ce:indexed-name": "Bhowmik D."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "P.",
                                        "@_fa": "true",
                                        "ce:surname": "Garcia",
                                        "ce:indexed-name": "Garcia P."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Wallace",
                                        "ce:indexed-name": "Wallace A."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Stewart",
                                        "ce:indexed-name": "Stewart R."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "G.",
                                        "@_fa": "true",
                                        "ce:surname": "Michaelson",
                                        "ce:indexed-name": "Michaelson G."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2017 Conference on Design and Architectures for Signal and Image Processing (DASIP)"
                        },
                        "ce:source-text": "Bhowmik, D., Garcia, P., Wallace, A., Stewart, R., & Michaelson, G. (2017). Power efficient dataflow design for a heterogeneous smart camera architecture. In 2017 Conference on Design and Architectures for Signal and Image Processing (DASIP) (p. 8122128). IEEE."
                    },
                    {
                        "ref-fulltext": "Rt-shadows. (2015). Real-time system hardware for agnostic and deterministic OSES within softcore. In 2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA) (pp. 1\u20134). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-ae6015c53ebfdb506dd8d4d93a6bcd1a-17",
                        "@id": "17",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Real-time system hardware for agnostic and deterministic OSES within softcore"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR17",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85166261974",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "4"
                            }},
                            "ref-authors": {"collaboration": {
                                "@seq": "1",
                                "ce:text": "IEEE.",
                                "ce:indexed-name": "IEEE."
                            }},
                            "ref-sourcetitle": "Rt-Shadows"
                        },
                        "ce:source-text": "Rt-shadows. (2015). Real-time system hardware for agnostic and deterministic OSES within softcore. In 2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA) (pp. 1\u20134). IEEE."
                    },
                    {
                        "ref-fulltext": "AratÃ³, P., JuhÃ¡sz, S., Mann, Z. Ã., OrbÃ¡n, A., & Papp, D. (2003). Hardware-software partitioning in embedded system design. In IEEE International Symposium on Intelligent Signal Processing, 2003 (pp. 197\u2013202). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-2824e9b3df91ee7e19c96556d771b862-18",
                        "@id": "18",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR18",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84946098797",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "197",
                                "@last": "202"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "P.",
                                        "@_fa": "true",
                                        "ce:surname": "AratÃ³",
                                        "ce:indexed-name": "Arato P."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "JuhÃ¡sz",
                                        "ce:indexed-name": "Juhasz S."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "Z.Ã.",
                                        "@_fa": "true",
                                        "ce:surname": "Mann",
                                        "ce:indexed-name": "Mann Z.A."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "OrbÃ¡n",
                                        "ce:indexed-name": "Orban A."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Papp",
                                        "ce:indexed-name": "Papp D."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "Hardware-Software Partitioning in Embedded System Design."
                        },
                        "ce:source-text": "AratÃ³, P., JuhÃ¡sz, S., Mann, Z. Ã., OrbÃ¡n, A., & Papp, D. (2003). Hardware-software partitioning in embedded system design. In IEEE International Symposium on Intelligent Signal Processing, 2003 (pp. 197\u2013202). IEEE."
                    },
                    {
                        "ref-fulltext": "Fryer, J., & Garcia, P. (2020). Towards a programming paradigm for reconfigurable computing: Asynchronous graph programming. In 2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA) (vol. 1, pp. 1721\u20131728). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-ce3aeb13c23839785bec6cd46e645228-19",
                        "@id": "19",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2020"},
                            "ref-title": {"ref-titletext": "Towards a programming paradigm for reconfigurable computing: Asynchronous graph programming"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR19",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85093360019",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "1"},
                                "pagerange": {
                                    "@first": "1721",
                                    "@last": "1728"
                                }
                            },
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Fryer",
                                        "ce:indexed-name": "Fryer J."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "P.",
                                        "@_fa": "true",
                                        "ce:surname": "Garcia",
                                        "ce:indexed-name": "Garcia P."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2020 25Th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)"
                        },
                        "ce:source-text": "Fryer, J., & Garcia, P. (2020). Towards a programming paradigm for reconfigurable computing: Asynchronous graph programming. In 2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA) (vol. 1, pp. 1721\u20131728). IEEE."
                    },
                    {
                        "ref-fulltext": "Brebner, G. (1999). Tooling up for reconfigurable system design. In IEE Colloquium on Reconfigurable Systems (Ref. No. 1999/061) (pp. 2\u20131). IET.",
                        "@reference-instance-id": "OB2BibRecID-949802890-3218111d99d7ec73a2e77c4f215e24d1-20",
                        "@id": "20",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "ref-title": {"ref-titletext": "Tooling up for reconfigurable system design"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR20",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "6344237741",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "2",
                                "@last": "1"
                            }},
                            "ref-text": "IET",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "G.",
                                "@_fa": "true",
                                "ce:surname": "Brebner",
                                "ce:indexed-name": "Brebner G."
                            }]},
                            "ref-sourcetitle": "In IEE Colloquium on Reconfigurable Systems (Ref. No. 1999/061)"
                        },
                        "ce:source-text": "Brebner, G. (1999). Tooling up for reconfigurable system design. In IEE Colloquium on Reconfigurable Systems (Ref. No. 1999/061) (pp. 2\u20131). IET."
                    },
                    {
                        "ref-fulltext": "HajiRassouliha, A., Taberner, A. J., Nash, M. P., & Nielsen, P. M. (2018). Suitability of recent hardware accelerators (DSPS, FPGAS, and GPUS) for computer vision and image processing algorithms. Signal Processing: Image Communication, 68, 101\u2013119.",
                        "@reference-instance-id": "OB2BibRecID-949802890-16a6aaaa8364b753111055b591eeeac4-21",
                        "@id": "21",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Suitability of recent hardware accelerators (DSPS, FPGAS, and GPUS) for computer vision and image processing algorithms"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR21",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85050346530",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "68"},
                                "pagerange": {
                                    "@first": "101",
                                    "@last": "119"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "HajiRassouliha",
                                    "ce:indexed-name": "HajiRassouliha A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Taberner",
                                    "ce:indexed-name": "Taberner A.J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.P.",
                                    "@_fa": "true",
                                    "ce:surname": "Nash",
                                    "ce:indexed-name": "Nash M.P."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Nielsen",
                                    "ce:indexed-name": "Nielsen P.M."
                                }
                            ]},
                            "ref-sourcetitle": "Signal Processing: Image Communication"
                        },
                        "ce:source-text": "HajiRassouliha, A., Taberner, A. J., Nash, M. P., & Nielsen, P. M. (2018). Suitability of recent hardware accelerators (DSPS, FPGAS, and GPUS) for computer vision and image processing algorithms. Signal Processing: Image Communication, 68, 101\u2013119."
                    },
                    {
                        "ref-fulltext": "Coussy, P., Gajski, D. D., Meredith, M., & Takach, A. (2009). An introduction to high-level synthesis. IEEE Design & Test of Computers, 26(4), 8\u201317. DOI: 10.1109/MDT.2009.69",
                        "@reference-instance-id": "OB2BibRecID-949802890-b0497c5755586c1513eb44489a84b1d6-22",
                        "@id": "22",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "An introduction to high-level synthesis"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/MDT.2009.69",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR22",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "69949114796",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "26",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "8",
                                    "@last": "17"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Coussy",
                                    "ce:indexed-name": "Coussy P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.D.",
                                    "@_fa": "true",
                                    "ce:surname": "Gajski",
                                    "ce:indexed-name": "Gajski D.D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Meredith",
                                    "ce:indexed-name": "Meredith M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Takach",
                                    "ce:indexed-name": "Takach A."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Design & Test of Computers"
                        },
                        "ce:source-text": "Coussy, P., Gajski, D. D., Meredith, M., & Takach, A. (2009). An introduction to high-level synthesis. IEEE Design & Test of Computers, 26(4), 8\u201317. DOI: 10.1109/MDT.2009.69"
                    },
                    {
                        "ref-fulltext": "Borkar, A., Hayes, M., & Smith, M. T. (2009). Robust lane detection and tracking with Ransac and Kalman filter. In 2009 16th IEEE International Conference on Image Processing (ICIP) (pp. 3261\u20133264). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-c1579655e169063877064aefdcbbf5ee-23",
                        "@id": "23",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "Robust lane detection and tracking with Ransac and Kalman filter"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR23",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "77951947151",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "3261",
                                "@last": "3264"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Borkar",
                                        "ce:indexed-name": "Borkar A."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "M.",
                                        "@_fa": "true",
                                        "ce:surname": "Hayes",
                                        "ce:indexed-name": "Hayes M."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "M.T.",
                                        "@_fa": "true",
                                        "ce:surname": "Smith",
                                        "ce:indexed-name": "Smith M.T."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2009 16Th IEEE International Conference on Image Processing (ICIP)"
                        },
                        "ce:source-text": "Borkar, A., Hayes, M., & Smith, M. T. (2009). Robust lane detection and tracking with Ransac and Kalman filter. In 2009 16th IEEE International Conference on Image Processing (ICIP) (pp. 3261\u20133264). IEEE."
                    },
                    {
                        "ref-fulltext": "Martin, G., & Smith, G. (2009). High-level synthesis: Past, present, and future. IEEE Design & Test of Computers, 4, 18\u201325. DOI: 10.1109/MDT.2009.83",
                        "@reference-instance-id": "OB2BibRecID-949802890-aad3eb5f03826d31d790c9473ff02ec3-24",
                        "@id": "24",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "High-level synthesis: past, present, and future"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/MDT.2009.83",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR24",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "69949153369",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "4"},
                                "pagerange": {
                                    "@first": "18",
                                    "@last": "25"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Martin",
                                    "ce:indexed-name": "Martin G."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Smith",
                                    "ce:indexed-name": "Smith G."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Design & Test of Computers"
                        },
                        "ce:source-text": "Martin, G., & Smith, G. (2009). High-level synthesis: Past, present, and future. IEEE Design & Test of Computers, 4, 18\u201325. DOI: 10.1109/MDT.2009.83"
                    },
                    {
                        "ref-fulltext": "Nane, R., Sima, V. M., Pilato, C., Choi, J., Fort, B., Canis, A., Chen, Y. T., Hsiao, H., Brown, S., Ferrandi, F., Anderson, J., & Bertels, K. (2016). A survey and evaluation of FPGA high-level synthesis tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, PP(99), 1\u20131. https://doi.org/10.1109/TCAD.2015.2513673",
                        "@reference-instance-id": "OB2BibRecID-949802890-6c07352ea5e03bd53c666147bd94377a-25",
                        "@id": "25",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/TCAD.2015.2513673",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "A survey and evaluation of FPGA high-level synthesis tools"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR25",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84988038566",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "PP",
                                    "@issue": "99"
                                },
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "1"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Nane",
                                    "ce:indexed-name": "Nane R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "V.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Sima",
                                    "ce:indexed-name": "Sima V.M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Pilato",
                                    "ce:indexed-name": "Pilato C."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Choi",
                                    "ce:indexed-name": "Choi J."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Fort",
                                    "ce:indexed-name": "Fort B."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Canis",
                                    "ce:indexed-name": "Canis A."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "Y.T.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen Y.T."
                                },
                                {
                                    "@seq": "8",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Hsiao",
                                    "ce:indexed-name": "Hsiao H."
                                },
                                {
                                    "@seq": "9",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Brown",
                                    "ce:indexed-name": "Brown S."
                                },
                                {
                                    "@seq": "10",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Ferrandi",
                                    "ce:indexed-name": "Ferrandi F."
                                },
                                {
                                    "@seq": "11",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Anderson",
                                    "ce:indexed-name": "Anderson J."
                                },
                                {
                                    "@seq": "12",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Bertels",
                                    "ce:indexed-name": "Bertels K."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
                        },
                        "ce:source-text": "Nane, R., Sima, V. M., Pilato, C., Choi, J., Fort, B., Canis, A., Chen, Y. T., Hsiao, H., Brown, S., Ferrandi, F., Anderson, J., & Bertels, K. (2016). A survey and evaluation of FPGA high-level synthesis tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, PP(99), 1\u20131. https://doi.org/10.1109/TCAD.2015.2513673"
                    },
                    {
                        "ref-fulltext": "Trimberger, S. M. (2015). Three ages of FPGAs: a retrospective on the first thirty years of FPGA technology. Proceedings of the IEEE, 103(3), 318\u2013331. DOI: 10.1109/JPROC.2015.2392104",
                        "@reference-instance-id": "OB2BibRecID-949802890-ff2a0ec088b7ffbc5675a20ba53157d9-26",
                        "@id": "26",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Three ages of FPGAs: a retrospective on the first thirty years of FPGA technology"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/JPROC.2015.2392104",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR26",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84928346749",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "103",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "318",
                                    "@last": "331"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.M.",
                                "@_fa": "true",
                                "ce:surname": "Trimberger",
                                "ce:indexed-name": "Trimberger S.M."
                            }]},
                            "ref-sourcetitle": "Proceedings of the IEEE"
                        },
                        "ce:source-text": "Trimberger, S. M. (2015). Three ages of FPGAs: a retrospective on the first thirty years of FPGA technology. Proceedings of the IEEE, 103(3), 318\u2013331. DOI: 10.1109/JPROC.2015.2392104"
                    },
                    {
                        "ref-fulltext": "Meeus, W., Van Beeck, K., GoedemÃ©, T., Meel, J., & Stroobandt, D. (2012). An overview of today\u2019s high-level synthesis tools. Design Automation for Embedded Systems, 16(3), 31\u201351. DOI: 10.1007/s10617-012-9096-8",
                        "@reference-instance-id": "OB2BibRecID-949802890-7a250c47da2eb7b87e41c8b0424a295e-27",
                        "@id": "27",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "An overview of today\u2019s high-level synthesis tools"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1007/s10617-012-9096-8",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR27",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84891482325",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "16",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "31",
                                    "@last": "51"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Meeus",
                                    "ce:indexed-name": "Meeus W."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Van Beeck",
                                    "ce:indexed-name": "Van Beeck K."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "GoedemÃ©",
                                    "ce:indexed-name": "Goedeme T."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Meel",
                                    "ce:indexed-name": "Meel J."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Stroobandt",
                                    "ce:indexed-name": "Stroobandt D."
                                }
                            ]},
                            "ref-sourcetitle": "Design Automation for Embedded Systems"
                        },
                        "ce:source-text": "Meeus, W., Van Beeck, K., GoedemÃ©, T., Meel, J., & Stroobandt, D. (2012). An overview of today\u2019s high-level synthesis tools. Design Automation for Embedded Systems, 16(3), 31\u201351. DOI: 10.1007/s10617-012-9096-8"
                    },
                    {
                        "ref-fulltext": "Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., & Zhang, Z. (2011). High-level synthesis for FPGAs: From prototyping to deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30(4), 473\u2013491. 10.1109/TCAD.2011.2110592 DOI: 10.1109/TCAD.2011.2110592",
                        "@reference-instance-id": "OB2BibRecID-949802890-80d3289fcee514a9e94e9870aa1b8a65-28",
                        "@id": "28",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-title": {"ref-titletext": "High-level synthesis for FPGAs: From prototyping to deployment"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/TCAD.2011.2110592",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR28",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "79953076698",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "30",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "473",
                                    "@last": "491"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Cong",
                                    "ce:indexed-name": "Cong J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Liu",
                                    "ce:indexed-name": "Liu B."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Neuendorffer",
                                    "ce:indexed-name": "Neuendorffer S."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Noguera",
                                    "ce:indexed-name": "Noguera J."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Vissers",
                                    "ce:indexed-name": "Vissers K."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhang",
                                    "ce:indexed-name": "Zhang Z."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
                        },
                        "ce:source-text": "Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., & Zhang, Z. (2011). High-level synthesis for FPGAs: From prototyping to deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30(4), 473\u2013491. 10.1109/TCAD.2011.2110592 DOI: 10.1109/TCAD.2011.2110592"
                    },
                    {
                        "ref-fulltext": "Zhang, X., & Ng, K. W. (2000). A review of high-level synthesis for dynamically reconfigurable FPGAs. Microprocessors and Microsystems, 24(4), 199\u2013211. 10.1016/S0141-9331(00)00074-0 DOI: 10.1016/S0141-9331(00)00074-0",
                        "@reference-instance-id": "OB2BibRecID-949802890-2ce3e25fcb1c08b610f47a0405d0a705-29",
                        "@id": "29",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "ref-title": {"ref-titletext": "A review of high-level synthesis for dynamically reconfigurable FPGAs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1016/S0141-9331(00)00074-0",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR29",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0033724033",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "24",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "199",
                                    "@last": "211"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhang",
                                    "ce:indexed-name": "Zhang X."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.W.",
                                    "@_fa": "true",
                                    "ce:surname": "Ng",
                                    "ce:indexed-name": "Ng K.W."
                                }
                            ]},
                            "ref-sourcetitle": "Microprocessors and Microsystems"
                        },
                        "ce:source-text": "Zhang, X., & Ng, K. W. (2000). A review of high-level synthesis for dynamically reconfigurable FPGAs. Microprocessors and Microsystems, 24(4), 199\u2013211. 10.1016/S0141-9331(00)00074-0 DOI: 10.1016/S0141-9331(00)00074-0"
                    },
                    {
                        "ref-fulltext": "Compton, K., & Hauck, S. (2002). Reconfigurable computing: A survey of systems and software. ACM Computing Surveys (csuR), 34(2), 171\u2013210. DOI: 10.1145/508352.508353",
                        "@reference-instance-id": "OB2BibRecID-949802890-a377c71f2251dd6cc27342ab9e8f24f0-30",
                        "@id": "30",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "ref-title": {"ref-titletext": "Reconfigurable computing: a survey of systems and software"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/508352.508353",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR30",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0000227930",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "34",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "171",
                                    "@last": "210"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Compton",
                                    "ce:indexed-name": "Compton K."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Hauck",
                                    "ce:indexed-name": "Hauck S."
                                }
                            ]},
                            "ref-sourcetitle": "ACM Computing Surveys (csuR)"
                        },
                        "ce:source-text": "Compton, K., & Hauck, S. (2002). Reconfigurable computing: A survey of systems and software. ACM Computing Surveys (csuR), 34(2), 171\u2013210. DOI: 10.1145/508352.508353"
                    },
                    {
                        "ref-fulltext": "Cardoso, J. M., Diniz, P. C., & Weinhardt, M. (2010). Compiling for reconfigurable computing: A survey. ACM Computing Surveys (CSUR), 42(4), 13. DOI: 10.1145/1749603.1749604",
                        "@reference-instance-id": "OB2BibRecID-949802890-066cc2f74181bf3e77edd9475791248e-31",
                        "@id": "31",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Compiling for reconfigurable computing: a survey"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/1749603.1749604",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR31",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "77953948733",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "42",
                                    "@issue": "4"
                                },
                                "pagerange": {"@first": "13"}
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Cardoso",
                                    "ce:indexed-name": "Cardoso J.M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.C.",
                                    "@_fa": "true",
                                    "ce:surname": "Diniz",
                                    "ce:indexed-name": "Diniz P.C."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Weinhardt",
                                    "ce:indexed-name": "Weinhardt M."
                                }
                            ]},
                            "ref-sourcetitle": "ACM Computing Surveys (CSUR)"
                        },
                        "ce:source-text": "Cardoso, J. M., Diniz, P. C., & Weinhardt, M. (2010). Compiling for reconfigurable computing: A survey. ACM Computing Surveys (CSUR), 42(4), 13. DOI: 10.1145/1749603.1749604"
                    },
                    {
                        "ref-fulltext": "Lhairech-Lebreton, G., Coussy, P., & Martin, E. (2010). Hierarchical and multiple-clock domain high-level synthesis for low-power design on FPGA. In 2010 International Conference on Field Programmable Logic and Applications (pp. 464\u2013468). https://doi.org/10.1109/FPL.2010.94",
                        "@reference-instance-id": "OB2BibRecID-949802890-01ac4d4d4f4466524cd833bd6f618b1f-32",
                        "@id": "32",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/FPL.2010.94",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Hierarchical and multiple-clock domain high-level synthesis for low-power design on FPGA"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR32",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "79951732109",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "464",
                                "@last": "468"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Lhairech-Lebreton",
                                    "ce:indexed-name": "Lhairech-Lebreton G."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Coussy",
                                    "ce:indexed-name": "Coussy P."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Martin",
                                    "ce:indexed-name": "Martin E."
                                }
                            ]},
                            "ref-sourcetitle": "In 2010 International Conference on Field Programmable Logic and Applications"
                        },
                        "ce:source-text": "Lhairech-Lebreton, G., Coussy, P., & Martin, E. (2010). Hierarchical and multiple-clock domain high-level synthesis for low-power design on FPGA. In 2010 International Conference on Field Programmable Logic and Applications (pp. 464\u2013468). https://doi.org/10.1109/FPL.2010.94"
                    },
                    {
                        "ref-fulltext": "Panda, P. R. (2001). SystemC: A modeling platform supporting multiple design abstractions. In Proceedings of the 14th International Symposium on System Synthesis, 2001 (pp. 75\u201380). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-6c367f38421b06a1bb30fa3a9430c537-33",
                        "@id": "33",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2001"},
                            "ref-title": {"ref-titletext": "SystemC: A modeling platform supporting multiple design abstractions"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR33",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0034795611",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "75",
                                "@last": "80"
                            }},
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "P.R.",
                                    "@_fa": "true",
                                    "ce:surname": "Panda",
                                    "ce:indexed-name": "Panda P.R."
                                }],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In Proceedings of the 14Th International Symposium on System Synthesis, 2001"
                        },
                        "ce:source-text": "Panda, P. R. (2001). SystemC: A modeling platform supporting multiple design abstractions. In Proceedings of the 14th International Symposium on System Synthesis, 2001 (pp. 75\u201380). IEEE."
                    },
                    {
                        "ref-fulltext": "Loo, S., Wells, B. E., Freije, N., & Kulick, J. (2002). Handel-C for rapid prototyping of VLSI coprocessors for real time systems. In Proceedings of the Thirty-Fourth Southeastern Symposium on System Theory, 2002 (pp. 6\u201310). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-d4985c69fa1a12c1389e402deec42226-34",
                        "@id": "34",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "ref-title": {"ref-titletext": "Handel-C for rapid prototyping of VLSI coprocessors for real time systems"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR34",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84948695993",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "6",
                                "@last": "10"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Loo",
                                        "ce:indexed-name": "Loo S."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "B.E.",
                                        "@_fa": "true",
                                        "ce:surname": "Wells",
                                        "ce:indexed-name": "Wells B.E."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "N.",
                                        "@_fa": "true",
                                        "ce:surname": "Freije",
                                        "ce:indexed-name": "Freije N."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Kulick",
                                        "ce:indexed-name": "Kulick J."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": ". in Proceedings of the Thirty-Fourth Southeastern Symposium on System Theory, 2002"
                        },
                        "ce:source-text": "Loo, S., Wells, B. E., Freije, N., & Kulick, J. (2002). Handel-C for rapid prototyping of VLSI coprocessors for real time systems. In Proceedings of the Thirty-Fourth Southeastern Symposium on System Theory, 2002 (pp. 6\u201310). IEEE."
                    },
                    {
                        "ref-fulltext": "Vanmeerbeeck, G., Schaumont, P., Vernalde, S., Engels, M., & Bolsens, I. (2001). Hardware/software partitioning of embedded system in OCAPI-xl. In Proceedings of the Ninth International Symposium on Hardware/Software Codesign, 2001, CODES 2001 (pp. 30\u201335). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-7672ca4bc4e85e9b48fa1714a9d6be16-35",
                        "@id": "35",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2001"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR35",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0034827115",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2001"},
                                "pagerange": {
                                    "@first": "30",
                                    "@last": "35"
                                }
                            },
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "G.",
                                        "@_fa": "true",
                                        "ce:surname": "Vanmeerbeeck",
                                        "ce:indexed-name": "Vanmeerbeeck G."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "P.",
                                        "@_fa": "true",
                                        "ce:surname": "Schaumont",
                                        "ce:indexed-name": "Schaumont P."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Vernalde",
                                        "ce:indexed-name": "Vernalde S."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "M.",
                                        "@_fa": "true",
                                        "ce:surname": "Engels",
                                        "ce:indexed-name": "Engels M."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "I.",
                                        "@_fa": "true",
                                        "ce:surname": "Bolsens",
                                        "ce:indexed-name": "Bolsens I."
                                    }
                                ],
                                "collaboration": [
                                    {
                                        "@seq": "1",
                                        "ce:text": "CODES",
                                        "ce:indexed-name": "CODES"
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:text": "IEEE.",
                                        "ce:indexed-name": "IEEE."
                                    }
                                ]
                            },
                            "ref-sourcetitle": "Hardware/Software Partitioning of Embedded System in Ocapi-Xl"
                        },
                        "ce:source-text": "Vanmeerbeeck, G., Schaumont, P., Vernalde, S., Engels, M., & Bolsens, I. (2001). Hardware/software partitioning of embedded system in OCAPI-xl. In Proceedings of the Ninth International Symposium on Hardware/Software Codesign, 2001, CODES 2001 (pp. 30\u201335). IEEE."
                    },
                    {
                        "ref-fulltext": "Bollaert, T. (2008). Catapult synthesis: A practical introduction to interactive C synthesis. In High-Level Synthesis (pp. 29\u201352). Springer.",
                        "@reference-instance-id": "OB2BibRecID-949802890-3eb27e3f679c333d2ee3a2a206203781-36",
                        "@id": "36",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-title": {"ref-titletext": "Catapult synthesis: A practical introduction to interactive C synthesis"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR36",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "80054882920",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "29",
                                "@last": "52"
                            }},
                            "ref-text": "Springer",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "T.",
                                "@_fa": "true",
                                "ce:surname": "Bollaert",
                                "ce:indexed-name": "Bollaert T."
                            }]},
                            "ref-sourcetitle": "In High-Level Synthesis"
                        },
                        "ce:source-text": "Bollaert, T. (2008). Catapult synthesis: A practical introduction to interactive C synthesis. In High-Level Synthesis (pp. 29\u201352). Springer."
                    },
                    {
                        "ref-fulltext": "Feist, T. (2012). Vivado design suite. White Paper, 5.",
                        "@reference-instance-id": "OB2BibRecID-949802890-e167c933494b784d4815dcd8b7bf523c-37",
                        "@id": "37",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR37",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85166184281",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"voliss": {"@volume": "5"}},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "T.",
                                "@_fa": "true",
                                "ce:surname": "Feist",
                                "ce:indexed-name": "Feist T."
                            }]},
                            "ref-sourcetitle": "Vivado Design Suite. White Paper"
                        },
                        "ce:source-text": "Feist, T. (2012). Vivado design suite. White Paper, 5."
                    },
                    {
                        "ref-fulltext": "Xu, J., Subramanian, N., Alessio, A., & Hauck, S. (2010). Impulse C vs. VHDL for accelerating tomographic reconstruction. In 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 171\u2013174). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-27b54b516773f10101935ccddd1a4e47-38",
                        "@id": "38",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Impulse C vs. VHDL for accelerating tomographic reconstruction"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR38",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "77954264554",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "171",
                                "@last": "174"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Xu",
                                        "ce:indexed-name": "Xu J."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "N.",
                                        "@_fa": "true",
                                        "ce:surname": "Subramanian",
                                        "ce:indexed-name": "Subramanian N."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Alessio",
                                        "ce:indexed-name": "Alessio A."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Hauck",
                                        "ce:indexed-name": "Hauck S."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2010 18Th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"
                        },
                        "ce:source-text": "Xu, J., Subramanian, N., Alessio, A., & Hauck, S. (2010). Impulse C vs. VHDL for accelerating tomographic reconstruction. In 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 171\u2013174). IEEE."
                    },
                    {
                        "ref-fulltext": "Cadence. C-to-Silicon Compiler High-Level Synthesis. Retrieved November 1, 2022, from https://www.cadence.com/rl/Resources/datasheets/C2Silicon_ds.pdf",
                        "@reference-instance-id": "OB2BibRecID-949802890-0bc17f379d0bd9b640660c5f91dcefef-39",
                        "@id": "39",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.cadence.com/rl/Resources/datasheets/C2Silicon_ds.pdf",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "C-to-Silicon Compiler High-Level Synthesis"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR39",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85166222067",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Retrieved November 1, 2022, from",
                            "ref-sourcetitle": "Cadence."
                        },
                        "ce:source-text": "Cadence. C-to-Silicon Compiler High-Level Synthesis. Retrieved November 1, 2022, from https://www.cadence.com/rl/Resources/datasheets/C2Silicon_ds.pdf"
                    },
                    {
                        "ref-fulltext": "Synopsis. Synphony C Compiler. Retrieved November 1, 2022, from https://www.synopsys.com/Tools/Implementation/RTLSynthesis/Pages/SynphonyC-Compiler.aspx",
                        "@reference-instance-id": "OB2BibRecID-949802890-8cdcf59975748ef635707b9b994a277f-40",
                        "@id": "40",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.synopsys.com/Tools/Implementation/RTLSynthesis/Pages/SynphonyC-Compiler.aspx",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR40",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85166235913",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Retrieved November 1, 2022, from",
                            "ref-sourcetitle": "Synopsis"
                        },
                        "ce:source-text": "Synopsis. Synphony C Compiler. Retrieved November 1, 2022, from https://www.synopsys.com/Tools/Implementation/RTLSynthesis/Pages/SynphonyC-Compiler.aspx"
                    },
                    {
                        "ref-fulltext": "Cadence. Cynthesizer Solution. Retrieved November 1, 2022, from http://www.cadence.com/rl/Resources/datasheets/cynthesizer_ds.pdf",
                        "@reference-instance-id": "OB2BibRecID-949802890-0e4ad72e14a313f2113b60ab162a911c-41",
                        "@id": "41",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.cadence.com/rl/Resources/datasheets/cynthesizer_ds.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR41",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85166172244",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Retrieved November 1, 2022, from",
                            "ref-sourcetitle": "Cadence"
                        },
                        "ce:source-text": "Cadence. Cynthesizer Solution. Retrieved November 1, 2022, from http://www.cadence.com/rl/Resources/datasheets/cynthesizer_ds.pdf"
                    },
                    {
                        "ref-fulltext": "Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Anderson, J. H., Brown, S., & Czajkowski, T. (2011). Legup: High-level synthesis for FPGA-based processor/accelerator systems. In Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (pp. 33\u201336). ACM.",
                        "@reference-instance-id": "OB2BibRecID-949802890-8912afc902567ed7a98e39b27f78223f-42",
                        "@id": "42",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-title": {"ref-titletext": "Legup: High-level synthesis for FPGA-based processor/accelerator systems"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR42",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "79952981487",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "33",
                                "@last": "36"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Canis",
                                        "ce:indexed-name": "Canis A."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Choi",
                                        "ce:indexed-name": "Choi J."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "M.",
                                        "@_fa": "true",
                                        "ce:surname": "Aldham",
                                        "ce:indexed-name": "Aldham M."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "V.",
                                        "@_fa": "true",
                                        "ce:surname": "Zhang",
                                        "ce:indexed-name": "Zhang V."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Kammoona",
                                        "ce:indexed-name": "Kammoona A."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "J.H.",
                                        "@_fa": "true",
                                        "ce:surname": "Anderson",
                                        "ce:indexed-name": "Anderson J.H."
                                    },
                                    {
                                        "@seq": "7",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Brown",
                                        "ce:indexed-name": "Brown S."
                                    },
                                    {
                                        "@seq": "8",
                                        "ce:initials": "T.",
                                        "@_fa": "true",
                                        "ce:surname": "Czajkowski",
                                        "ce:indexed-name": "Czajkowski T."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "ACM.",
                                    "ce:indexed-name": "ACM."
                                }
                            },
                            "ref-sourcetitle": "In Proceedings of the 19Th ACM/SIGDA International Symposium on Field Programmable Gate Arrays"
                        },
                        "ce:source-text": "Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Anderson, J. H., Brown, S., & Czajkowski, T. (2011). Legup: High-level synthesis for FPGA-based processor/accelerator systems. In Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (pp. 33\u201336). ACM."
                    },
                    {
                        "ref-fulltext": "Mencer, O. (2006). ASC: A stream compiler for computing with FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(9), 1603\u20131617. DOI: 10.1109/TCAD.2005.857377",
                        "@reference-instance-id": "OB2BibRecID-949802890-18b07eb577ebdc8a4f5be9b4eabca3e1-43",
                        "@id": "43",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "ASC: A stream compiler for computing with FPGAs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/TCAD.2005.857377",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR43",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "33748123946",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "25",
                                    "@issue": "9"
                                },
                                "pagerange": {
                                    "@first": "1603",
                                    "@last": "1617"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "O.",
                                "@_fa": "true",
                                "ce:surname": "Mencer",
                                "ce:indexed-name": "Mencer O."
                            }]},
                            "ref-sourcetitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
                        },
                        "ce:source-text": "Mencer, O. (2006). ASC: A stream compiler for computing with FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(9), 1603\u20131617. DOI: 10.1109/TCAD.2005.857377"
                    },
                    {
                        "ref-fulltext": "Nios, I. (2007). C2h compiler users guide. Altera.",
                        "@reference-instance-id": "OB2BibRecID-949802890-4acaae7f0b3ff6f1b954bc71d8f27397-44",
                        "@id": "44",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR44",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85146413120",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Altera",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "I.",
                                "@_fa": "true",
                                "ce:surname": "Nios",
                                "ce:indexed-name": "Nios I."
                            }]},
                            "ref-sourcetitle": "C2h Compiler Users Guide"
                        },
                        "ce:source-text": "Nios, I. (2007). C2h compiler users guide. Altera."
                    },
                    {
                        "ref-fulltext": "Putnam, A., Bennett, D., Dellinger, E., Mason, J., Sundararajan, P., & Eggers, S. (2008). Chimps: A C-level compilation flow for hybrid CPU-FPGA architectures. In International Conference on Field Programmable Logic and Applications, 2008, FPL 2008. IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-4fb3ade238f2e4895499c23c5d299e48-45",
                        "@id": "45",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-title": {"ref-titletext": "Chimps: A C-level compilation flow for hybrid CPU-FPGA architectures"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR45",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "54949115901",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "2008",
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Putnam",
                                        "ce:indexed-name": "Putnam A."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Bennett",
                                        "ce:indexed-name": "Bennett D."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "E.",
                                        "@_fa": "true",
                                        "ce:surname": "Dellinger",
                                        "ce:indexed-name": "Dellinger E."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Mason",
                                        "ce:indexed-name": "Mason J."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "P.",
                                        "@_fa": "true",
                                        "ce:surname": "Sundararajan",
                                        "ce:indexed-name": "Sundararajan P."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Eggers",
                                        "ce:indexed-name": "Eggers S."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In International Conference on Field Programmable Logic and Applications, 2008, FPL"
                        },
                        "ce:source-text": "Putnam, A., Bennett, D., Dellinger, E., Mason, J., Sundararajan, P., & Eggers, S. (2008). Chimps: A C-level compilation flow for hybrid CPU-FPGA architectures. In International Conference on Field Programmable Logic and Applications, 2008, FPL 2008. IEEE."
                    },
                    {
                        "ref-fulltext": "Villarreal, J., Park, A., Najjar, W., & Halstead, R. (2010). Designing modular hardware accelerators in C with ROCCC 2.0. In 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 127\u2013134). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-b151666cccfcea5d66af99d1269292dd-46",
                        "@id": "46",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Designing modular hardware accelerators in C with ROCCC 2.0"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR46",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "77954298772",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "127",
                                "@last": "134"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Villarreal",
                                        "ce:indexed-name": "Villarreal J."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Park",
                                        "ce:indexed-name": "Park A."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "W.",
                                        "@_fa": "true",
                                        "ce:surname": "Najjar",
                                        "ce:indexed-name": "Najjar W."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Halstead",
                                        "ce:indexed-name": "Halstead R."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2010 18Th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"
                        },
                        "ce:source-text": "Villarreal, J., Park, A., Najjar, W., & Halstead, R. (2010). Designing modular hardware accelerators in C with ROCCC 2.0. In 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 127\u2013134). IEEE."
                    },
                    {
                        "ref-fulltext": "Coussy, P., Lhairech-Lebreton, G., Heller, D., & Martin, E. (2010). Gaut\u2013a free and open source high-level synthesis tool.",
                        "@reference-instance-id": "OB2BibRecID-949802890-9bbe79b2466799e2f364d810d6e04043-47",
                        "@id": "47",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR47",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84931456486",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Coussy",
                                    "ce:indexed-name": "Coussy P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Lhairech-Lebreton",
                                    "ce:indexed-name": "Lhairech-Lebreton G."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Heller",
                                    "ce:indexed-name": "Heller D."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Martin",
                                    "ce:indexed-name": "Martin E."
                                }
                            ]},
                            "ref-sourcetitle": "Gaut\u2013a free and open source high-level synthesis tool."
                        },
                        "ce:source-text": "Coussy, P., Lhairech-Lebreton, G., Heller, D., & Martin, E. (2010). Gaut\u2013a free and open source high-level synthesis tool."
                    },
                    {
                        "ref-fulltext": "Tripp, J. L., Gokhale, M. B., & Peterson, K. D. (2007). Trident: From high-level language to hardware circuitry. Computer, 3, 28\u201337. DOI: 10.1109/MC.2007.107",
                        "@reference-instance-id": "OB2BibRecID-949802890-d605b08f515a14f8c92ad581cb23c90f-48",
                        "@id": "48",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-title": {"ref-titletext": "Trident: from high-level language to hardware circuitry"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/MC.2007.107",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR48",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "34147115136",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "3"},
                                "pagerange": {
                                    "@first": "28",
                                    "@last": "37"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Tripp",
                                    "ce:indexed-name": "Tripp J.L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.B.",
                                    "@_fa": "true",
                                    "ce:surname": "Gokhale",
                                    "ce:indexed-name": "Gokhale M.B."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "K.D.",
                                    "@_fa": "true",
                                    "ce:surname": "Peterson",
                                    "ce:indexed-name": "Peterson K.D."
                                }
                            ]},
                            "ref-sourcetitle": "Computer"
                        },
                        "ce:source-text": "Tripp, J. L., Gokhale, M. B., & Peterson, K. D. (2007). Trident: From high-level language to hardware circuitry. Computer, 3, 28\u201337. DOI: 10.1109/MC.2007.107"
                    },
                    {
                        "ref-fulltext": "Settle, S. O. (2013). High-performance dynamic programming on FPGAS with OpenCL. In Proceedings on IEEE High Performance Extreme Computing Conference (HPEC) (pp. 1\u20136).",
                        "@reference-instance-id": "OB2BibRecID-949802890-1b12a2b58ac67f428208a5e5b1857b7c-49",
                        "@id": "49",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "High-performance dynamic programming on FPGAS with OpenCL"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR49",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85006830207",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "6"
                            }},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.O.",
                                "@_fa": "true",
                                "ce:surname": "Settle",
                                "ce:indexed-name": "Settle S.O."
                            }]},
                            "ref-sourcetitle": "In Proceedings on IEEE High Performance Extreme Computing Conference (HPEC)"
                        },
                        "ce:source-text": "Settle, S. O. (2013). High-performance dynamic programming on FPGAS with OpenCL. In Proceedings on IEEE High Performance Extreme Computing Conference (HPEC) (pp. 1\u20136)."
                    },
                    {
                        "ref-fulltext": "Fifield, J., Keryell, R., Ratigner, H., Styles, H., & Wu, J. (2016). Optimizing OpenCL applications on Xilinx FPGA. In Proceedings of the 4th International Workshop on OpenCL (p. 5). ACM.",
                        "@reference-instance-id": "OB2BibRecID-949802890-7022087f7cd326ad22288e8d572bb326-50",
                        "@id": "50",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR50",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84976475666",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {"@first": "(p. 5)."}},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Fifield",
                                        "ce:indexed-name": "Fifield J."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Keryell",
                                        "ce:indexed-name": "Keryell R."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "H.",
                                        "@_fa": "true",
                                        "ce:surname": "Ratigner",
                                        "ce:indexed-name": "Ratigner H."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "H.",
                                        "@_fa": "true",
                                        "ce:surname": "Styles",
                                        "ce:indexed-name": "Styles H."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Wu",
                                        "ce:indexed-name": "Wu J."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "ACM.",
                                    "ce:indexed-name": "ACM."
                                }
                            },
                            "ref-sourcetitle": "Optimizing Opencl Applications on Xilinx FPGA"
                        },
                        "ce:source-text": "Fifield, J., Keryell, R., Ratigner, H., Styles, H., & Wu, J. (2016). Optimizing OpenCL applications on Xilinx FPGA. In Proceedings of the 4th International Workshop on OpenCL (p. 5). ACM."
                    },
                    {
                        "ref-fulltext": "Papakonstantinou, A., Gururaj, K., Stratton, J. A., Chen, D., Cong, J., & Hwu, W.-M. W. (2009). FCUDA: Enabling efficient compilation of Cuda Kernels onto FPGAs. In IEEE 7th Symposium on Application Specific Processors, 2009. SASP\u201909 (pp. 35\u201342). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-43de80a1b34e64c2feb28f6b7027860c-51",
                        "@id": "51",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "FCUDA: Enabling efficient compilation of Cuda Kernels onto FPGAs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR51",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "70350752429",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "9"},
                                "pagerange": {
                                    "@first": "35",
                                    "@last": "42"
                                }
                            },
                            "ref-text": "IEEE",
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Papakonstantinou",
                                        "ce:indexed-name": "Papakonstantinou A."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "K.",
                                        "@_fa": "true",
                                        "ce:surname": "Gururaj",
                                        "ce:indexed-name": "Gururaj K."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "J.A.",
                                        "@_fa": "true",
                                        "ce:surname": "Stratton",
                                        "ce:indexed-name": "Stratton J.A."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Chen",
                                        "ce:indexed-name": "Chen D."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Cong",
                                        "ce:indexed-name": "Cong J."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "W.-M.W.",
                                        "@_fa": "true",
                                        "ce:surname": "Hwu",
                                        "ce:indexed-name": "Hwu W.-M.W."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": ". SASP\u2019",
                                    "ce:indexed-name": ". SASP'"
                                }
                            },
                            "ref-sourcetitle": "In IEEE 7Th Symposium on Application Specific Processors, 2009"
                        },
                        "ce:source-text": "Papakonstantinou, A., Gururaj, K., Stratton, J. A., Chen, D., Cong, J., & Hwu, W.-M. W. (2009). FCUDA: Enabling efficient compilation of Cuda Kernels onto FPGAs. In IEEE 7th Symposium on Application Specific Processors, 2009. SASP\u201909 (pp. 35\u201342). IEEE."
                    },
                    {
                        "ref-fulltext": "Auerbach, J., Bacon, D. F., Cheng, P., & Rabbah, R. (2010). Lime: A Java-compatible and synthesizable language for heterogeneous architectures. In ACM Sigplan Notices (vol. 45, pp. 89\u2013108). ACM.",
                        "@reference-instance-id": "OB2BibRecID-949802890-d9542d0a59c6a5a36742f2e2c5e54365-52",
                        "@id": "52",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Lime: A Java-compatible and synthesizable language for heterogeneous architectures"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR52",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "79551665639",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "45"},
                                "pagerange": {
                                    "@first": "89",
                                    "@last": "108"
                                }
                            },
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Auerbach",
                                        "ce:indexed-name": "Auerbach J."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "D.F.",
                                        "@_fa": "true",
                                        "ce:surname": "Bacon",
                                        "ce:indexed-name": "Bacon D.F."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "P.",
                                        "@_fa": "true",
                                        "ce:surname": "Cheng",
                                        "ce:indexed-name": "Cheng P."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Rabbah",
                                        "ce:indexed-name": "Rabbah R."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "ACM.",
                                    "ce:indexed-name": "ACM."
                                }
                            },
                            "ref-sourcetitle": "In ACM Sigplan Notices"
                        },
                        "ce:source-text": "Auerbach, J., Bacon, D. F., Cheng, P., & Rabbah, R. (2010). Lime: A Java-compatible and synthesizable language for heterogeneous architectures. In ACM Sigplan Notices (vol. 45, pp. 89\u2013108). ACM."
                    },
                    {
                        "ref-fulltext": "Singh, S., & Greaves, D. (2008). Kiwi: Synthesis of FPGA circuits from parallel programs. In 16th International Symposium On Field-Programmable Custom Computing Machines, 2008. FCCM\u201908 (pp. 3\u201312). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-3fd002a0ec51b4376dba62be4f4b4a0a-53",
                        "@id": "53",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-title": {"ref-titletext": ". Kiwi: Synthesis of FPGA circuits from parallel programs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR53",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "60349115275",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "3",
                                "@last": "12"
                            }},
                            "ref-text": "2008. FCCM\u201908",
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Singh",
                                        "ce:indexed-name": "Singh S."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Greaves",
                                        "ce:indexed-name": "Greaves D."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 16Th International Symposium on Field-Programmable Custom Computing Machines"
                        },
                        "ce:source-text": "Singh, S., & Greaves, D. (2008). Kiwi: Synthesis of FPGA circuits from parallel programs. In 16th International Symposium On Field-Programmable Custom Computing Machines, 2008. FCCM\u201908 (pp. 3\u201312). IEEE."
                    },
                    {
                        "ref-fulltext": "Nane, R., Sima, V.-M., Olivier, B., Meeuws, R., Yankova, Y., & Bertels, K. (2012). Dwarv 2.0: A cosy-based C-to-VHDL hardware compiler. In 2012 22nd International Conference on Field Programmable Logic and Applications (FPL) (pp. 619\u2013622). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-fa350396a7c28ecaed27d98fe80f869e-54",
                        "@id": "54",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "Dwarv 2.0: A cosy-based C-to-VHDL hardware compiler"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR54",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84870657286",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "619",
                                "@last": "622"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Nane",
                                        "ce:indexed-name": "Nane R."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "V.-M.",
                                        "@_fa": "true",
                                        "ce:surname": "Sima",
                                        "ce:indexed-name": "Sima V.-M."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "B.",
                                        "@_fa": "true",
                                        "ce:surname": "Olivier",
                                        "ce:indexed-name": "Olivier B."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "Meeuws",
                                        "ce:indexed-name": "Meeuws R."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "Y.",
                                        "@_fa": "true",
                                        "ce:surname": "Yankova",
                                        "ce:indexed-name": "Yankova Y."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "K.",
                                        "@_fa": "true",
                                        "ce:surname": "Bertels",
                                        "ce:indexed-name": "Bertels K."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2012 22Nd International Conference on Field Programmable Logic and Applications (FPL)"
                        },
                        "ce:source-text": "Nane, R., Sima, V.-M., Olivier, B., Meeuws, R., Yankova, Y., & Bertels, K. (2012). Dwarv 2.0: A cosy-based C-to-VHDL hardware compiler. In 2012 22nd International Conference on Field Programmable Logic and Applications (FPL) (pp. 619\u2013622). IEEE."
                    },
                    {
                        "ref-fulltext": "Pilato, C., & Ferrandi, F. (2013). Bambu: A modular framework for the high level synthesis of memory-intensive applications. In 2013 23rd International Conference on Field Programmable Logic and Applications (FPL) (pp. 1\u20134). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-a6b39b96ba17dea7a2970bdf3af7a6cd-55",
                        "@id": "55",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "Bambu: A modular framework for the high level synthesis of memory-intensive applications"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR55",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84898604845",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "4"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "C.",
                                        "@_fa": "true",
                                        "ce:surname": "Pilato",
                                        "ce:indexed-name": "Pilato C."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "F.",
                                        "@_fa": "true",
                                        "ce:surname": "Ferrandi",
                                        "ce:indexed-name": "Ferrandi F."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2013 23Rd International Conference on Field Programmable Logic and Applications (FPL)"
                        },
                        "ce:source-text": "Pilato, C., & Ferrandi, F. (2013). Bambu: A modular framework for the high level synthesis of memory-intensive applications. In 2013 23rd International Conference on Field Programmable Logic and Applications (FPL) (pp. 1\u20134). IEEE."
                    },
                    {
                        "ref-fulltext": "Kavvadias, N., & Masselos, K. (2015). Source and IR-level optimisations in the hercules high-level synthesis tool. International Journal of Innovation and Regional Development, 6(3), 243\u2013266. DOI: 10.1504/IJIRD.2015.071089",
                        "@reference-instance-id": "OB2BibRecID-949802890-3cbc61ada75624c7540517c6051f92c9-56",
                        "@id": "56",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Source and IR-level optimisations in the hercules high-level synthesis tool"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1504/IJIRD.2015.071089",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR56",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85146414667",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "6",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "243",
                                    "@last": "266"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Kavvadias",
                                    "ce:indexed-name": "Kavvadias N."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Masselos",
                                    "ce:indexed-name": "Masselos K."
                                }
                            ]},
                            "ref-sourcetitle": "International Journal of Innovation and Regional Development"
                        },
                        "ce:source-text": "Kavvadias, N., & Masselos, K. (2015). Source and IR-level optimisations in the hercules high-level synthesis tool. International Journal of Innovation and Regional Development, 6(3), 243\u2013266. DOI: 10.1504/IJIRD.2015.071089"
                    },
                    {
                        "ref-fulltext": "Harmsen, R. (2012). Compiling recursion to reconfigurable hardware using clash.",
                        "@reference-instance-id": "OB2BibRecID-949802890-bc1250d3b48cddcab66445e04d8682c5-57",
                        "@id": "57",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR57",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85146414633",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "R.",
                                "@_fa": "true",
                                "ce:surname": "Harmsen",
                                "ce:indexed-name": "Harmsen R."
                            }]},
                            "ref-sourcetitle": "Compiling Recursion to Reconfigurable Hardware Using Clash"
                        },
                        "ce:source-text": "Harmsen, R. (2012). Compiling recursion to reconfigurable hardware using clash."
                    },
                    {
                        "ref-fulltext": "Li, Y., & Leeser, M. HML: an innovative hardware description language and its translation to VHDL. In Proceedings of the ASP-DAC\u201995/CHDL\u201995/VLSI\u201995., IFIP International Conference on Hardware Description Languages. IFIP International Conference on Very Large Scal (pp. 691\u2013696). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-04cf05af3680c7cf361abc21d73f6708-58",
                        "@id": "58",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "HML: An innovative hardware description language and its translation to VHDL"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR58",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "0029485574",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "691",
                                "@last": "696"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "Y.",
                                        "@_fa": "true",
                                        "ce:surname": "Li",
                                        "ce:indexed-name": "Li Y."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "M.",
                                        "@_fa": "true",
                                        "ce:surname": "Leeser",
                                        "ce:indexed-name": "Leeser M."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In Proceedings of the ASP-DAC\u201995/CHDL\u201995/VLSI\u201995., IFIP International Conference on Hardware Description Languages."
                        },
                        "ce:source-text": "Li, Y., & Leeser, M. HML: an innovative hardware description language and its translation to VHDL. In Proceedings of the ASP-DAC\u201995/CHDL\u201995/VLSI\u201995., IFIP International Conference on Hardware Description Languages. IFIP International Conference on Very Large Scal (pp. 691\u2013696). IEEE."
                    },
                    {
                        "ref-fulltext": "Sander, I., Acosta, A., & Jantsch, A. (2009). Hardware design and synthesis in ForSyDe. In Workshop on Hardware Design Using Functional Languages (HFL 09).",
                        "@reference-instance-id": "OB2BibRecID-949802890-e514379dec734e278c719dee9e26300a-59",
                        "@id": "59",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "Hardware design and synthesis in ForSyDe"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR59",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85146414804",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {"@first": "09"}},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Sander",
                                    "ce:indexed-name": "Sander I."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Acosta",
                                    "ce:indexed-name": "Acosta A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Jantsch",
                                    "ce:indexed-name": "Jantsch A."
                                }
                            ]},
                            "ref-sourcetitle": "In Workshop on Hardware Design Using Functional Languages (HFL"
                        },
                        "ce:source-text": "Sander, I., Acosta, A., & Jantsch, A. (2009). Hardware design and synthesis in ForSyDe. In Workshop on Hardware Design Using Functional Languages (HFL 09)."
                    },
                    {
                        "ref-fulltext": "Singh, S., & Sheeran, M. (2004). Designing FPGA circuits in lava. Unpublished paper. Retrieved October 15, 2022, from https://www.gla.ac.uk/satnam/lava/lava_intro.pdf",
                        "@reference-instance-id": "OB2BibRecID-949802890-b170811058f39c14ae4024d2f2c01677-60",
                        "@id": "60",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.gla.ac.uk/satnam/lava/lava_intro.pdf",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Designing FPGA circuits in lava"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR60",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85166216053",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Retrieved October 15, 2022, from",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Singh",
                                    "ce:indexed-name": "Singh S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Sheeran",
                                    "ce:indexed-name": "Sheeran M."
                                }
                            ]},
                            "ref-sourcetitle": "Unpublished Paper."
                        },
                        "ce:source-text": "Singh, S., & Sheeran, M. (2004). Designing FPGA circuits in lava. Unpublished paper. Retrieved October 15, 2022, from https://www.gla.ac.uk/satnam/lava/lava_intro.pdf"
                    },
                    {
                        "ref-fulltext": "Hannig, F., Ruckdeschel, H., Dutta, H., & Teich, J. (2008). Paro: Synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications. In Reconfigurable Computing: Architectures, Tools and Applications (pp. 287\u2013293). Springer.",
                        "@reference-instance-id": "OB2BibRecID-949802890-a72f3b19cac7ebc919030a9a38ade0b9-61",
                        "@id": "61",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-title": {"ref-titletext": "Paro: Synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR61",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "51849120214",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "287",
                                "@last": "293"
                            }},
                            "ref-text": "Springer",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Hannig",
                                    "ce:indexed-name": "Hannig F."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Ruckdeschel",
                                    "ce:indexed-name": "Ruckdeschel H."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Dutta",
                                    "ce:indexed-name": "Dutta H."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Teich",
                                    "ce:indexed-name": "Teich J."
                                }
                            ]},
                            "ref-sourcetitle": "In Reconfigurable Computing: Architectures, Tools and Applications"
                        },
                        "ce:source-text": "Hannig, F., Ruckdeschel, H., Dutta, H., & Teich, J. (2008). Paro: Synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications. In Reconfigurable Computing: Architectures, Tools and Applications (pp. 287\u2013293). Springer."
                    },
                    {
                        "ref-fulltext": "Hammarberg, J., & Nadjm-Tehrani, S. (2003). Development of safety-critical reconfigurable hardware with Esterel. Electronic Notes in Theoretical Computer Science, 80, 219\u2013234. DOI: 10.1016/S1571-0661(04)80820-X",
                        "@reference-instance-id": "OB2BibRecID-949802890-c0346271e6c44959a5e335e5acfa8ff3-62",
                        "@id": "62",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "ref-title": {"ref-titletext": "Development of safety-critical reconfigurable hardware with Esterel"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1016/S1571-0661(04)80820-X",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR62",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "18944371722",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "80"},
                                "pagerange": {
                                    "@first": "219",
                                    "@last": "234"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Hammarberg",
                                    "ce:indexed-name": "Hammarberg J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Nadjm-Tehrani",
                                    "ce:indexed-name": "Nadjm-Tehrani S."
                                }
                            ]},
                            "ref-sourcetitle": "Electronic Notes in Theoretical Computer Science"
                        },
                        "ce:source-text": "Hammarberg, J., & Nadjm-Tehrani, S. (2003). Development of safety-critical reconfigurable hardware with Esterel. Electronic Notes in Theoretical Computer Science, 80, 219\u2013234. DOI: 10.1016/S1571-0661(04)80820-X"
                    },
                    {
                        "ref-fulltext": "Derrien, S., & Risset, T. (2000). Interfacing compiled FPGA programs: The MMAlpha approach. In PDPTA.",
                        "@reference-instance-id": "OB2BibRecID-949802890-52f3c9b78a943a7a29d6e7d81c59f278-63",
                        "@id": "63",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR63",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85166172324",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Derrien",
                                        "ce:indexed-name": "Derrien S."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "T.",
                                        "@_fa": "true",
                                        "ce:surname": "Risset",
                                        "ce:indexed-name": "Risset T."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "In PDPTA.",
                                    "ce:indexed-name": "In PDPTA."
                                }
                            },
                            "ref-sourcetitle": "Interfacing compiled FPGA programs: The MMAlpha approach"
                        },
                        "ce:source-text": "Derrien, S., & Risset, T. (2000). Interfacing compiled FPGA programs: The MMAlpha approach. In PDPTA."
                    },
                    {
                        "ref-fulltext": "Aguilar-Pelaez, E., Bayliss, S., Smith, A., Winterstein, F., Ghica, D. R., Thomas, D., & Constantinides, G. A. (2014). Compiling higher order functional programs to composable digital hardware. In 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 234\u2013234). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-a65d990434132b6bbfee4f69f0fd9f20-64",
                        "@id": "64",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "Compiling higher order functional programs to composable digital hardware"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR64",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84912534429",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "234",
                                "@last": "234"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "E.",
                                        "@_fa": "true",
                                        "ce:surname": "Aguilar-Pelaez",
                                        "ce:indexed-name": "Aguilar-Pelaez E."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "S.",
                                        "@_fa": "true",
                                        "ce:surname": "Bayliss",
                                        "ce:indexed-name": "Bayliss S."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Smith",
                                        "ce:indexed-name": "Smith A."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "F.",
                                        "@_fa": "true",
                                        "ce:surname": "Winterstein",
                                        "ce:indexed-name": "Winterstein F."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "D.R.",
                                        "@_fa": "true",
                                        "ce:surname": "Ghica",
                                        "ce:indexed-name": "Ghica D.R."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Thomas",
                                        "ce:indexed-name": "Thomas D."
                                    },
                                    {
                                        "@seq": "7",
                                        "ce:initials": "G.A.",
                                        "@_fa": "true",
                                        "ce:surname": "Constantinides",
                                        "ce:indexed-name": "Constantinides G.A."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2014 IEEE 22Nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"
                        },
                        "ce:source-text": "Aguilar-Pelaez, E., Bayliss, S., Smith, A., Winterstein, F., Ghica, D. R., Thomas, D., & Constantinides, G. A. (2014). Compiling higher order functional programs to composable digital hardware. In 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 234\u2013234). IEEE."
                    },
                    {
                        "ref-fulltext": "Procter, A., Harrison, W. L., Graves, I., Becchi, M., & Allwein, G. (2015). Semantics driven hardware design, implementation, and verification with rewire. SIGPLAN Not., 50(5), 13\u201311310. 10.1145/2808704.2754970 DOI: 10.1145/2808704.2754970",
                        "@reference-instance-id": "OB2BibRecID-949802890-d2ee0af60b3db27c98e3304634eb41e8-65",
                        "@id": "65",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Semantics driven hardware design, implementation, and verification with rewire"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/2808704.2754970",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR65",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84950107888",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "50",
                                    "@issue": "5"
                                },
                                "pagerange": {
                                    "@first": "13",
                                    "@last": "11310"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Procter",
                                    "ce:indexed-name": "Procter A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Harrison",
                                    "ce:indexed-name": "Harrison W.L."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Graves",
                                    "ce:indexed-name": "Graves I."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Becchi",
                                    "ce:indexed-name": "Becchi M."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Allwein",
                                    "ce:indexed-name": "Allwein G."
                                }
                            ]},
                            "ref-sourcetitle": "SIGPLAN Not."
                        },
                        "ce:source-text": "Procter, A., Harrison, W. L., Graves, I., Becchi, M., & Allwein, G. (2015). Semantics driven hardware design, implementation, and verification with rewire. SIGPLAN Not., 50(5), 13\u201311310. 10.1145/2808704.2754970 DOI: 10.1145/2808704.2754970"
                    },
                    {
                        "ref-fulltext": "Sharp, R. (2004). 5. high-level synthesis of SAFL. In Higher-Level Hardware Synthesis (pp. 65\u201386). Springer.",
                        "@reference-instance-id": "OB2BibRecID-949802890-7af8b5bfbba49847b56efc6567702e6f-66",
                        "@id": "66",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-title": {"ref-titletext": "5. High-level synthesis of SAFL"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR66",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85146413888",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "65",
                                "@last": "86"
                            }},
                            "ref-text": "Springer",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "R.",
                                "@_fa": "true",
                                "ce:surname": "Sharp",
                                "ce:indexed-name": "Sharp R."
                            }]},
                            "ref-sourcetitle": "In Higher-Level Hardware Synthesis"
                        },
                        "ce:source-text": "Sharp, R. (2004). 5. high-level synthesis of SAFL. In Higher-Level Hardware Synthesis (pp. 65\u201386). Springer."
                    },
                    {
                        "ref-fulltext": "SÃ©rot, J., & Michaelson, G. (2012). Harnessing parallelism in FPGAs using the hume language. In Proceedings of the 1st ACM SIGPLAN Workshop on Functional High-performance Computing (pp. 27\u201336). ACM.",
                        "@reference-instance-id": "OB2BibRecID-949802890-708f81c5e516e31df55c19bb9a90ed79-67",
                        "@id": "67",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "Harnessing parallelism in FPGAs using the hume language"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR67",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84867489633",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "27",
                                "@last": "36"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "SÃ©rot",
                                        "ce:indexed-name": "Serot J."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "G.",
                                        "@_fa": "true",
                                        "ce:surname": "Michaelson",
                                        "ce:indexed-name": "Michaelson G."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "ACM.",
                                    "ce:indexed-name": "ACM."
                                }
                            },
                            "ref-sourcetitle": "In Proceedings of the 1St ACM SIGPLAN Workshop on Functional High-Performance Computing"
                        },
                        "ce:source-text": "SÃ©rot, J., & Michaelson, G. (2012). Harnessing parallelism in FPGAs using the hume language. In Proceedings of the 1st ACM SIGPLAN Workshop on Functional High-performance Computing (pp. 27\u201336). ACM."
                    },
                    {
                        "ref-fulltext": "Hegarty, J., Brunhaver, J., DeVito, Z., Ragan-Kelley, J., Cohen, N., Bell, S., Vasilyev, A., Horowitz, M., & Hanrahan, P. (2014). Darkroom: Compiling high-level image processing code into hardware pipelines.",
                        "@reference-instance-id": "OB2BibRecID-949802890-3fe42519f3d971a3c9f2c8f4f140a5da-68",
                        "@id": "68",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR68",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85092863950",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Hegarty",
                                    "ce:indexed-name": "Hegarty J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Brunhaver",
                                    "ce:indexed-name": "Brunhaver J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Devito",
                                    "ce:indexed-name": "Devito Z."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Ragan-Kelley",
                                    "ce:indexed-name": "Ragan-Kelley J."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Cohen",
                                    "ce:indexed-name": "Cohen N."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Bell",
                                    "ce:indexed-name": "Bell S."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Vasilyev",
                                    "ce:indexed-name": "Vasilyev A."
                                },
                                {
                                    "@seq": "8",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Horowitz",
                                    "ce:indexed-name": "Horowitz M."
                                },
                                {
                                    "@seq": "9",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Hanrahan",
                                    "ce:indexed-name": "Hanrahan P."
                                }
                            ]},
                            "ref-sourcetitle": "Darkroom: Compiling high-level image processing code into hardware pipelines"
                        },
                        "ce:source-text": "Hegarty, J., Brunhaver, J., DeVito, Z., Ragan-Kelley, J., Cohen, N., Bell, S., Vasilyev, A., Horowitz, M., & Hanrahan, P. (2014). Darkroom: Compiling high-level image processing code into hardware pipelines."
                    },
                    {
                        "ref-fulltext": "Membarth, R., Reiche, O., Hannig, F., Teich, J., KÃ¶rner, M., & Eckert, W. (2016). Hipacc: A domain-specific language and compiler for image processing. IEEE Transactions on Parallel and Distributed Systems, 27(1), 210\u2013224. 10.1109/TPDS.2015.2394802 DOI: 10.1109/TPDS.2015.2394802",
                        "@reference-instance-id": "OB2BibRecID-949802890-2fb31f22bdaaa81df806cf9b3322627e-69",
                        "@id": "69",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "Hipacc: a domain-specific language and compiler for image processing"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/TPDS.2015.2394802",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR69",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84961757542",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "27",
                                    "@issue": "1"
                                },
                                "pagerange": {
                                    "@first": "210",
                                    "@last": "224"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Membarth",
                                    "ce:indexed-name": "Membarth R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "O.",
                                    "@_fa": "true",
                                    "ce:surname": "Reiche",
                                    "ce:indexed-name": "Reiche O."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Hannig",
                                    "ce:indexed-name": "Hannig F."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Teich",
                                    "ce:indexed-name": "Teich J."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "KÃ¶rner",
                                    "ce:indexed-name": "Korner M."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Eckert",
                                    "ce:indexed-name": "Eckert W."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Parallel and Distributed Systems"
                        },
                        "ce:source-text": "Membarth, R., Reiche, O., Hannig, F., Teich, J., KÃ¶rner, M., & Eckert, W. (2016). Hipacc: A domain-specific language and compiler for image processing. IEEE Transactions on Parallel and Distributed Systems, 27(1), 210\u2013224. 10.1109/TPDS.2015.2394802 DOI: 10.1109/TPDS.2015.2394802"
                    },
                    {
                        "ref-fulltext": "Cuadrado, J. S., & Molina, J. G. (2007). Building domain-specific languages for model-driven development. IEEE Software, 24(5), 48\u201355. DOI: 10.1109/MS.2007.135",
                        "@reference-instance-id": "OB2BibRecID-949802890-78513b24296c2af5571d4c10ba6107aa-70",
                        "@id": "70",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-title": {"ref-titletext": "Building domain-specific languages for model-driven development"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/MS.2007.135",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR70",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "34648817304",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "24",
                                    "@issue": "5"
                                },
                                "pagerange": {
                                    "@first": "48",
                                    "@last": "55"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Cuadrado",
                                    "ce:indexed-name": "Cuadrado J.S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.G.",
                                    "@_fa": "true",
                                    "ce:surname": "Molina",
                                    "ce:indexed-name": "Molina J.G."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Software"
                        },
                        "ce:source-text": "Cuadrado, J. S., & Molina, J. G. (2007). Building domain-specific languages for model-driven development. IEEE Software, 24(5), 48\u201355. DOI: 10.1109/MS.2007.135"
                    },
                    {
                        "ref-fulltext": "Lattner, C., & Adve, V. (2004). LLVM: A compilation framework for lifelong program analysis & transformation. In International Symposium on Code Generation and Optimization, 2004. CGO 2004 (pp. 75\u201386). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-b2fb3cf64255235fbfef3b39fe355b03-71",
                        "@id": "71",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-title": {"ref-titletext": "LLVM: A compilation framework for lifelong program analysis & transformation"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR71",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "3042658703",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2004"},
                                "pagerange": {
                                    "@first": "75",
                                    "@last": "86"
                                }
                            },
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "C.",
                                        "@_fa": "true",
                                        "ce:surname": "Lattner",
                                        "ce:indexed-name": "Lattner C."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "V.",
                                        "@_fa": "true",
                                        "ce:surname": "Adve",
                                        "ce:indexed-name": "Adve V."
                                    }
                                ],
                                "collaboration": [
                                    {
                                        "@seq": "1",
                                        "ce:text": "CGO",
                                        "ce:indexed-name": "CGO"
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:text": "IEEE.",
                                        "ce:indexed-name": "IEEE."
                                    }
                                ]
                            },
                            "ref-sourcetitle": "In International Symposium on Code Generation and Optimization, 2004."
                        },
                        "ce:source-text": "Lattner, C., & Adve, V. (2004). LLVM: A compilation framework for lifelong program analysis & transformation. In International Symposium on Code Generation and Optimization, 2004. CGO 2004 (pp. 75\u201386). IEEE."
                    },
                    {
                        "ref-fulltext": "Wipliez, M., Roquier, G., & Nezan, J.-F. (2011). Software code generation for the RVC-CAL language. Journal of Signal Processing Systems, 63(2), 203\u2013213. DOI: 10.1007/s11265-009-0390-z",
                        "@reference-instance-id": "OB2BibRecID-949802890-bc0475593d9f381f4273e7e8f27dd216-72",
                        "@id": "72",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-title": {"ref-titletext": "Software code generation for the RVC-CAL language"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1007/s11265-009-0390-z",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR72",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "79954616457",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "63",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "203",
                                    "@last": "213"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Wipliez",
                                    "ce:indexed-name": "Wipliez M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Roquier",
                                    "ce:indexed-name": "Roquier G."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.-F.",
                                    "@_fa": "true",
                                    "ce:surname": "Nezan",
                                    "ce:indexed-name": "Nezan J.-F."
                                }
                            ]},
                            "ref-sourcetitle": "Journal of Signal Processing Systems"
                        },
                        "ce:source-text": "Wipliez, M., Roquier, G., & Nezan, J.-F. (2011). Software code generation for the RVC-CAL language. Journal of Signal Processing Systems, 63(2), 203\u2013213. DOI: 10.1007/s11265-009-0390-z"
                    },
                    {
                        "ref-fulltext": "Bezati, E., Mattavelli, M., & Janneck, J. W. (2013). High-level synthesis of dataflow programs for signal processing systems. In 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA) (pp. 750\u2013754). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-11be9cc2bd292832815af80ca5da5145-73",
                        "@id": "73",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": ". High-level synthesis of dataflow programs for signal processing systems"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR73",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84896360607",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "750",
                                "@last": "754"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "E.",
                                        "@_fa": "true",
                                        "ce:surname": "Bezati",
                                        "ce:indexed-name": "Bezati E."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "M.",
                                        "@_fa": "true",
                                        "ce:surname": "Mattavelli",
                                        "ce:indexed-name": "Mattavelli M."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "J.W.",
                                        "@_fa": "true",
                                        "ce:surname": "Janneck",
                                        "ce:indexed-name": "Janneck J.W."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In 2013 8Th International Symposium on Image and Signal Processing and Analysis (ISPA)"
                        },
                        "ce:source-text": "Bezati, E., Mattavelli, M., & Janneck, J. W. (2013). High-level synthesis of dataflow programs for signal processing systems. In 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA) (pp. 750\u2013754). IEEE."
                    },
                    {
                        "ref-fulltext": "Yviquel, H., Lorence, A., Jerbi, K., Cocherel, G., Sanchez, A., & Raulet, M. (2013). ORCC: Multimedia development made easy. In Proceedings of the 21st ACM International Conference on Multimedia (pp. 863\u2013866). ACM.",
                        "@reference-instance-id": "OB2BibRecID-949802890-b8a276836e6047d1ab832fa6852dc617-74",
                        "@id": "74",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR74",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84887487080",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "863",
                                "@last": "866"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "H.",
                                        "@_fa": "true",
                                        "ce:surname": "Yviquel",
                                        "ce:indexed-name": "Yviquel H."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Lorence",
                                        "ce:indexed-name": "Lorence A."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "K.",
                                        "@_fa": "true",
                                        "ce:surname": "Jerbi",
                                        "ce:indexed-name": "Jerbi K."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "G.",
                                        "@_fa": "true",
                                        "ce:surname": "Cocherel",
                                        "ce:indexed-name": "Cocherel G."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Sanchez",
                                        "ce:indexed-name": "Sanchez A."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "M.",
                                        "@_fa": "true",
                                        "ce:surname": "Raulet",
                                        "ce:indexed-name": "Raulet M."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "ACM.",
                                    "ce:indexed-name": "ACM."
                                }
                            },
                            "ref-sourcetitle": "ORCC: Multimedia Development Made Easy."
                        },
                        "ce:source-text": "Yviquel, H., Lorence, A., Jerbi, K., Cocherel, G., Sanchez, A., & Raulet, M. (2013). ORCC: Multimedia development made easy. In Proceedings of the 21st ACM International Conference on Multimedia (pp. 863\u2013866). ACM."
                    },
                    {
                        "ref-fulltext": "Hormati, A., Kudlur, M., Mahlke, S., Bacon, D., & Rabbah, R. (2008). Optimus: Efficient realization of streaming applications on FPGAs. In Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (pp. 41\u201350). ACM.",
                        "@reference-instance-id": "OB2BibRecID-949802890-076e7f71c01682c42a469b9ab73b6e22-75",
                        "@id": "75",
                        "ref-info": {"refd-itemidlist": {"itemid": [
                            {
                                "$": "CR75",
                                "@idtype": "FRAGMENTID"
                            },
                            {
                                "$": "85166209022",
                                "@idtype": "SGR"
                            }
                        ]}},
                        "ce:source-text": "Hormati, A., Kudlur, M., Mahlke, S., Bacon, D., & Rabbah, R. (2008). Optimus: Efficient realization of streaming applications on FPGAs. In Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (pp. 41\u201350). ACM."
                    },
                    {
                        "ref-fulltext": "Thies, W., Karczmarek, M., & Amarasinghe, S. (2002). StreamIt: A language for streaming applications. In Compiler Construction (pp. 179\u2013196). Springer.",
                        "@reference-instance-id": "OB2BibRecID-949802890-de69934a13381b0c8b5ff19d22ed1d05-76",
                        "@id": "76",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR76",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84959045524",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "179",
                                "@last": "196"
                            }},
                            "ref-text": "Springer",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Thies",
                                    "ce:indexed-name": "Thies W."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Karczmarek",
                                    "ce:indexed-name": "Karczmarek M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Amarasinghe",
                                    "ce:indexed-name": "Amarasinghe S."
                                }
                            ]},
                            "ref-sourcetitle": "Streamit: A Language for Streaming Applications."
                        },
                        "ce:source-text": "Thies, W., Karczmarek, M., & Amarasinghe, S. (2002). StreamIt: A language for streaming applications. In Compiler Construction (pp. 179\u2013196). Springer."
                    },
                    {
                        "ref-fulltext": "PÃ¼schel, M., Moura, J. M., Johnson, J. R., Padua, D., Veloso, M. M., Singer, B. W., Xiong, J., Franchetti, F., GaÄic, A., Voronenko, Y., et al. (2005). Spiral: Code generation for DSP transforms. Proceedings of the IEEE, 93(2), 232\u2013275. DOI: 10.1109/JPROC.2004.840306",
                        "@reference-instance-id": "OB2BibRecID-949802890-ddc7f70fa5d8d849f48c162a914eda1a-77",
                        "@id": "77",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2005"},
                            "ref-title": {"ref-titletext": "Spiral: Code generation for DSP transforms"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/JPROC.2004.840306",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR77",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "19344368072",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "93",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "232",
                                    "@last": "275"
                                }
                            },
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "M.",
                                        "@_fa": "true",
                                        "ce:surname": "PÃ¼schel",
                                        "ce:indexed-name": "Puschel M."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "J.M.",
                                        "@_fa": "true",
                                        "ce:surname": "Moura",
                                        "ce:indexed-name": "Moura J.M."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "J.R.",
                                        "@_fa": "true",
                                        "ce:surname": "Johnson",
                                        "ce:indexed-name": "Johnson J.R."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "D.",
                                        "@_fa": "true",
                                        "ce:surname": "Padua",
                                        "ce:indexed-name": "Padua D."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "M.M.",
                                        "@_fa": "true",
                                        "ce:surname": "Veloso",
                                        "ce:indexed-name": "Veloso M.M."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "B.W.",
                                        "@_fa": "true",
                                        "ce:surname": "Singer",
                                        "ce:indexed-name": "Singer B.W."
                                    },
                                    {
                                        "@seq": "7",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Xiong",
                                        "ce:indexed-name": "Xiong J."
                                    },
                                    {
                                        "@seq": "8",
                                        "ce:initials": "F.",
                                        "@_fa": "true",
                                        "ce:surname": "Franchetti",
                                        "ce:indexed-name": "Franchetti F."
                                    },
                                    {
                                        "@seq": "9",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "GaÄic",
                                        "ce:indexed-name": "Gacic A."
                                    },
                                    {
                                        "@seq": "10",
                                        "ce:initials": "Y.",
                                        "@_fa": "true",
                                        "ce:surname": "Voronenko",
                                        "ce:indexed-name": "Voronenko Y."
                                    }
                                ],
                                "et-al": null
                            },
                            "ref-sourcetitle": "Proceedings of the IEEE"
                        },
                        "ce:source-text": "PÃ¼schel, M., Moura, J. M., Johnson, J. R., Padua, D., Veloso, M. M., Singer, B. W., Xiong, J., Franchetti, F., GaÄic, A., Voronenko, Y., et al. (2005). Spiral: Code generation for DSP transforms. Proceedings of the IEEE, 93(2), 232\u2013275. DOI: 10.1109/JPROC.2004.840306"
                    },
                    {
                        "ref-fulltext": "D\u2019Alberto, P., Milder, P. A., Sandryhaila, A., Franchetti, F., Hoe, J. C., Moura, J. M., Puschel, M., & Johnson, J. R. (2007). Generating FPGA-accelerated DFT libraries. In 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2007. FCCM 2007 (pp. 173\u2013184). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-c9c3cd54e6699b3db48dbcaab482be32-78",
                        "@id": "78",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR78",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "47349126095",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "173",
                                "@last": "184"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "P.",
                                        "@_fa": "true",
                                        "ce:surname": "D\u2019Alberto",
                                        "ce:indexed-name": "D'Alberto P."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "P.A.",
                                        "@_fa": "true",
                                        "ce:surname": "Milder",
                                        "ce:indexed-name": "Milder P.A."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Sandryhaila",
                                        "ce:indexed-name": "Sandryhaila A."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "F.",
                                        "@_fa": "true",
                                        "ce:surname": "Franchetti",
                                        "ce:indexed-name": "Franchetti F."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "J.C.",
                                        "@_fa": "true",
                                        "ce:surname": "Hoe",
                                        "ce:indexed-name": "Hoe J.C."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "J.M.",
                                        "@_fa": "true",
                                        "ce:surname": "Moura",
                                        "ce:indexed-name": "Moura J.M."
                                    },
                                    {
                                        "@seq": "7",
                                        "ce:initials": "M.",
                                        "@_fa": "true",
                                        "ce:surname": "Puschel",
                                        "ce:indexed-name": "Puschel M."
                                    },
                                    {
                                        "@seq": "8",
                                        "ce:initials": "J.R.",
                                        "@_fa": "true",
                                        "ce:surname": "Johnson",
                                        "ce:indexed-name": "Johnson J.R."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "Generating Fpga-Accelerated DFT Libraries."
                        },
                        "ce:source-text": "D\u2019Alberto, P., Milder, P. A., Sandryhaila, A., Franchetti, F., Hoe, J. C., Moura, J. M., Puschel, M., & Johnson, J. R. (2007). Generating FPGA-accelerated DFT libraries. In 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2007. FCCM 2007 (pp. 173\u2013184). IEEE."
                    },
                    {
                        "ref-fulltext": "Stewart, R., Duncan, K., Michaelson, G., Garcia, P., Bhowmik, D., & Wallace, A. (2018). RIPL: A parallel image processing language for FPGAs. ACM Transactions on Reconfigurable Technology and Systems, 11(1). 10.1145/3180481",
                        "@reference-instance-id": "OB2BibRecID-949802890-d18afce72ddf8b3a1ca662fce8b15c09-79",
                        "@id": "79",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "RIPL: A parallel image processing language for FPGAs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/3180481",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "CR79",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85065668297",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"voliss": {
                                "@volume": "11",
                                "@issue": "1"
                            }},
                            "ref-text": "&, (,).,., (,)., https://doi.org/10.1145/3180481",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Stewart",
                                    "ce:indexed-name": "Stewart R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Duncan",
                                    "ce:indexed-name": "Duncan K."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Michaelson",
                                    "ce:indexed-name": "Michaelson G."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Garcia",
                                    "ce:indexed-name": "Garcia P."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Bhowmik",
                                    "ce:indexed-name": "Bhowmik D."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Wallace",
                                    "ce:indexed-name": "Wallace A."
                                }
                            ]},
                            "ref-sourcetitle": "ACM Transactions on Reconfigurable Technology and Systems"
                        },
                        "ce:source-text": "Stewart, R., Duncan, K., Michaelson, G., Garcia, P., Bhowmik, D., & Wallace, A. (2018). RIPL: A parallel image processing language for FPGAs. ACM Transactions on Reconfigurable Technology and Systems, 11(1). 10.1145/3180481"
                    },
                    {
                        "ref-fulltext": "Nikhil, R. (2004). Bluespec system Verilog: Efficient, correct RTL from high level specifications. In Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE\u201904 (pp. 69\u201370). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-e5d6298f93b371712039935336d9eb55-80",
                        "@id": "80",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-title": {"ref-titletext": "Bluespec system Verilog: Efficient, correct RTL from high level specifications"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR80",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "28344434655",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2004"},
                                "pagerange": {
                                    "@first": "69",
                                    "@last": "70"
                                }
                            },
                            "ref-text": ". IEEE",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Nikhil",
                                    "ce:indexed-name": "Nikhil R."
                                }],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": ". MEMOCODE\u201904",
                                    "ce:indexed-name": ". MEMOCODE'04"
                                }
                            },
                            "ref-sourcetitle": "In Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design"
                        },
                        "ce:source-text": "Nikhil, R. (2004). Bluespec system Verilog: Efficient, correct RTL from high level specifications. In Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE\u201904 (pp. 69\u201370). IEEE."
                    },
                    {
                        "ref-fulltext": "Bachrach, J., Vo, H., Richards, B., Lee, Y., Waterman, A., AviÅ¾ienis, R., Wawrzynek, J., & AsanoviÄ, K. (2012). Chisel: Constructing hardware in a scala embedded language. In Proceedings of the 49th Annual Design Automation Conference (pp. 1216\u20131225). ACM.",
                        "@reference-instance-id": "OB2BibRecID-949802890-ba54b4b679affeb6574c9dd6daa7e5b0-81",
                        "@id": "81",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "Chisel: Constructing hardware in a scala embedded language"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR81",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84863554443",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1216",
                                "@last": "1225"
                            }},
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Bachrach",
                                        "ce:indexed-name": "Bachrach J."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "H.",
                                        "@_fa": "true",
                                        "ce:surname": "Vo",
                                        "ce:indexed-name": "Vo H."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "B.",
                                        "@_fa": "true",
                                        "ce:surname": "Richards",
                                        "ce:indexed-name": "Richards B."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "Y.",
                                        "@_fa": "true",
                                        "ce:surname": "Lee",
                                        "ce:indexed-name": "Lee Y."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "A.",
                                        "@_fa": "true",
                                        "ce:surname": "Waterman",
                                        "ce:indexed-name": "Waterman A."
                                    },
                                    {
                                        "@seq": "6",
                                        "ce:initials": "R.",
                                        "@_fa": "true",
                                        "ce:surname": "AviÅ¾ienis",
                                        "ce:indexed-name": "Avizienis R."
                                    },
                                    {
                                        "@seq": "7",
                                        "ce:initials": "J.",
                                        "@_fa": "true",
                                        "ce:surname": "Wawrzynek",
                                        "ce:indexed-name": "Wawrzynek J."
                                    },
                                    {
                                        "@seq": "8",
                                        "ce:initials": "K.",
                                        "@_fa": "true",
                                        "ce:surname": "AsanoviÄ",
                                        "ce:indexed-name": "Asanovic K."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "ACM.",
                                    "ce:indexed-name": "ACM."
                                }
                            },
                            "ref-sourcetitle": "In Proceedings of the 49Th Annual Design Automation Conference"
                        },
                        "ce:source-text": "Bachrach, J., Vo, H., Richards, B., Lee, Y., Waterman, A., AviÅ¾ienis, R., Wawrzynek, J., & AsanoviÄ, K. (2012). Chisel: Constructing hardware in a scala embedded language. In Proceedings of the 49th Annual Design Automation Conference (pp. 1216\u20131225). ACM."
                    },
                    {
                        "ref-fulltext": "Synflow. Introducing Cx. Retrieved November 1, 2022, from http://cx-lang.org/",
                        "@reference-instance-id": "OB2BibRecID-949802890-72179cd7fa2fe1ab2ce4b57c15d08fe8-82",
                        "@id": "82",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2022"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://cx-lang.org/",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR82",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85166255743",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-text": "Retrieved November 1,, from",
                            "ref-sourcetitle": "Synflow"
                        },
                        "ce:source-text": "Synflow. Introducing Cx. Retrieved November 1, 2022, from http://cx-lang.org/"
                    },
                    {
                        "ref-fulltext": "Edwards, S. A. (2000). Kahn process networks. In Languages for Digital Embedded Systems (pp. 189\u2013195). Springer.",
                        "@reference-instance-id": "OB2BibRecID-949802890-b6752f0c3bb183a32fdc0a96bee2b25d-83",
                        "@id": "83",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "ref-title": {"ref-titletext": "Kahn process networks"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR83",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84876282739",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "189",
                                "@last": "195"
                            }},
                            "ref-text": "Springer",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.A.",
                                "@_fa": "true",
                                "ce:surname": "Edwards",
                                "ce:indexed-name": "Edwards S.A."
                            }]},
                            "ref-sourcetitle": "In Languages for Digital Embedded Systems"
                        },
                        "ce:source-text": "Edwards, S. A. (2000). Kahn process networks. In Languages for Digital Embedded Systems (pp. 189\u2013195). Springer."
                    },
                    {
                        "ref-fulltext": "Fleming, S. T., Beretta, I., Thomas, D. B., Constantinides, G. A., & Ghica, D. R. (2015). PushPush: Seamless integration of hardware and software objects via function calls over AXI. In 2015 25th International Conference on Field Programmable Logic and Applications (FPL) (pp. 1\u20138).https://doi.org/10.1109/FPL.2015.7294024",
                        "@reference-instance-id": "OB2BibRecID-949802890-f591d116bb47d51130968fcb8607dcd5-84",
                        "@id": "84",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1109/FPL.2015.7294024",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "PushPush: Seamless integration of hardware and software objects via function calls over AXI"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR84",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "84962359842",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "8"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.T.",
                                    "@_fa": "true",
                                    "ce:surname": "Fleming",
                                    "ce:indexed-name": "Fleming S.T."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Beretta",
                                    "ce:indexed-name": "Beretta I."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.B.",
                                    "@_fa": "true",
                                    "ce:surname": "Thomas",
                                    "ce:indexed-name": "Thomas D.B."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "G.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Constantinides",
                                    "ce:indexed-name": "Constantinides G.A."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "D.R.",
                                    "@_fa": "true",
                                    "ce:surname": "Ghica",
                                    "ce:indexed-name": "Ghica D.R."
                                }
                            ]},
                            "ref-sourcetitle": "In 2015 25Th International Conference on Field Programmable Logic and Applications (FPL)"
                        },
                        "ce:source-text": "Fleming, S. T., Beretta, I., Thomas, D. B., Constantinides, G. A., & Ghica, D. R. (2015). PushPush: Seamless integration of hardware and software objects via function calls over AXI. In 2015 25th International Conference on Field Programmable Logic and Applications (FPL) (pp. 1\u20138).https://doi.org/10.1109/FPL.2015.7294024"
                    },
                    {
                        "ref-fulltext": "Liu, Y., Bouganis, C.-S., Cheung, P. Y., Leong, P. H., & Motley, S. J. (2006). Hardware efficient architectures for eigenvalue computation. In Proceedings of the Design Automation & Test in Europe Conference (vol. 1, pp. 1\u20136). IEEE.",
                        "@reference-instance-id": "OB2BibRecID-949802890-f05a01e9e19ac5b17e3dd019f10b854b-85",
                        "@id": "85",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Hardware efficient architectures for eigenvalue computation"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR85",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "34047100914",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "1"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "6"
                                }
                            },
                            "ref-authors": {
                                "author": [
                                    {
                                        "@seq": "1",
                                        "ce:initials": "Y.",
                                        "@_fa": "true",
                                        "ce:surname": "Liu",
                                        "ce:indexed-name": "Liu Y."
                                    },
                                    {
                                        "@seq": "2",
                                        "ce:initials": "C.-S.",
                                        "@_fa": "true",
                                        "ce:surname": "Bouganis",
                                        "ce:indexed-name": "Bouganis C.-S."
                                    },
                                    {
                                        "@seq": "3",
                                        "ce:initials": "P.Y.",
                                        "@_fa": "true",
                                        "ce:surname": "Cheung",
                                        "ce:indexed-name": "Cheung P.Y."
                                    },
                                    {
                                        "@seq": "4",
                                        "ce:initials": "P.H.",
                                        "@_fa": "true",
                                        "ce:surname": "Leong",
                                        "ce:indexed-name": "Leong P.H."
                                    },
                                    {
                                        "@seq": "5",
                                        "ce:initials": "S.J.",
                                        "@_fa": "true",
                                        "ce:surname": "Motley",
                                        "ce:indexed-name": "Motley S.J."
                                    }
                                ],
                                "collaboration": {
                                    "@seq": "1",
                                    "ce:text": "IEEE.",
                                    "ce:indexed-name": "IEEE."
                                }
                            },
                            "ref-sourcetitle": "In Proceedings of the Design Automation & Test in Europe Conference"
                        },
                        "ce:source-text": "Liu, Y., Bouganis, C.-S., Cheung, P. Y., Leong, P. H., & Motley, S. J. (2006). Hardware efficient architectures for eigenvalue computation. In Proceedings of the Design Automation & Test in Europe Conference (vol. 1, pp. 1\u20136). IEEE."
                    },
                    {
                        "ref-fulltext": "Srivastava, S. (2018). Memory interface design for integrating accelerators with Xilinx Zynq platform.",
                        "@reference-instance-id": "OB2BibRecID-949802890-eba2b5c9aa34487c4cb39a8a6d058558-86",
                        "@id": "86",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "CR86",
                                    "@idtype": "FRAGMENTID"
                                },
                                {
                                    "$": "85166175277",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.",
                                "@_fa": "true",
                                "ce:surname": "Srivastava",
                                "ce:indexed-name": "Srivastava S."
                            }]},
                            "ref-sourcetitle": "Memory Interface Design for Integrating Accelerators with Xilinx Zynq Platform"
                        },
                        "ce:source-text": "Srivastava, S. (2018). Memory interface design for integrating accelerators with Xilinx Zynq platform."
                    }
                ]
            }}
        }
    },
    "affiliation": [
        {
            "affiliation-city": "Bangkok",
            "@id": "60028190",
            "affilname": "Chulalongkorn University",
            "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
            "affiliation-country": "Thailand"
        },
        {
            "affiliation-city": "Ottawa",
            "@id": "60017592",
            "affilname": "Carleton University",
            "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60017592",
            "affiliation-country": "Canada"
        }
    ],
    "coredata": {
        "srctype": "j",
        "eid": "2-s2.0-85166269895",
        "dc:description": "Modern embedded image processing deployment systems are heterogeneous combinations of general-purpose and specialized processors, custom ASIC accelerators and bespoke hardware accelerators. This paper offers a primer on hardware acceleration of image processing, focusing on embedded, real-time applications. We then survey the landscape of High Level Synthesis technologies that are amenable to the domain, as well as new-generation Hardware Description Languages, and present our ongoing work on IMP-lang, a language for early stage design of heterogeneous image processing systems. We show that hardware acceleration is not just a process of converting a piece of computation into an equivalent hardware system: that naive approach offers, in most cases, little benefit. Instead, acceleration must take into account how data is streamed throughout the system, and optimize that streaming accordingly. We show that the choice of tooling plays an important role in the results of acceleration. Different tools, in function of the underlying language paradigm, produce wildly different results across performance, size, and power consumption metrics. Finally, we show that bringing heterogeneous considerations to the language level offers significant advantages to early design estimation, allowing designers to partition their algorithms more efficiently, iterating towards a convergent design that can then be implemented across heterogeneous elements accordingly.",
        "prism:coverDate": "2023-01-01",
        "prism:aggregationType": "Journal",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85166269895",
        "subtypeDescription": "Article",
        "dc:creator": {"author": [{
            "ce:given-name": "Joshua",
            "preferred-name": {
                "ce:given-name": "Joshua",
                "ce:initials": "J.",
                "ce:surname": "Fryer",
                "ce:indexed-name": "Fryer J."
            },
            "@seq": "1",
            "ce:initials": "J.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60017592",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60017592"
            },
            "ce:surname": "Fryer",
            "@auid": "57219504636",
            "author-url": "https://api.elsevier.com/content/author/author_id/57219504636",
            "ce:indexed-name": "Fryer J."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85166269895"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85166269895&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85166269895&origin=inward"
            }
        ],
        "prism:publicationName": "Journal of Signal Processing Systems",
        "source-id": "11400153333",
        "citedby-count": "0",
        "subtype": "ar",
        "dc:title": "The Good, the Bad and the Ugly: Practices and Perspectives on Hardware Acceleration for Embedded Image Processing",
        "openaccess": "2",
        "openaccessFlag": null,
        "prism:doi": "10.1007/s11265-023-01885-5",
        "prism:issn": "19398115 19398018",
        "publishercopyright": "Â© 2023, The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature.",
        "dc:identifier": "SCOPUS_ID:85166269895",
        "dc:publisher": "Springer"
    },
    "idxterms": {"mainterm": [
        {
            "$": "Co-designs",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Embedded",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Embedded images",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "General purpose processors",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Hardware acceleration",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Hardware accelerators",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Images processing",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Language",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Paradigm",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Specialized processors",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "Co-design"
        },
        {
            "@_fa": "true",
            "$": "Embedded"
        },
        {
            "@_fa": "true",
            "$": "FPGAs"
        },
        {
            "@_fa": "true",
            "$": "Hardware acceleration"
        },
        {
            "@_fa": "true",
            "$": "Image processing"
        },
        {
            "@_fa": "true",
            "$": "Language"
        },
        {
            "@_fa": "true",
            "$": "Paradigm"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Control and Systems Engineering",
            "@code": "2207",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Theoretical Computer Science",
            "@code": "2614",
            "@abbrev": "MATH"
        },
        {
            "@_fa": "true",
            "$": "Signal Processing",
            "@code": "1711",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Information Systems",
            "@code": "1710",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Modeling and Simulation",
            "@code": "2611",
            "@abbrev": "MATH"
        },
        {
            "@_fa": "true",
            "$": "Hardware and Architecture",
            "@code": "1708",
            "@abbrev": "COMP"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Joshua",
            "preferred-name": {
                "ce:given-name": "Joshua",
                "ce:initials": "J.",
                "ce:surname": "Fryer",
                "ce:indexed-name": "Fryer J."
            },
            "@seq": "1",
            "ce:initials": "J.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60017592",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60017592"
            },
            "ce:surname": "Fryer",
            "@auid": "57219504636",
            "author-url": "https://api.elsevier.com/content/author/author_id/57219504636",
            "ce:indexed-name": "Fryer J."
        },
        {
            "ce:given-name": "Paulo",
            "preferred-name": {
                "ce:given-name": "Paulo",
                "ce:initials": "P.",
                "ce:surname": "Garcia",
                "ce:indexed-name": "Garcia P."
            },
            "@seq": "2",
            "ce:initials": "P.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Garcia",
            "@auid": "57197005000",
            "author-url": "https://api.elsevier.com/content/author/author_id/57197005000",
            "ce:indexed-name": "Garcia P."
        }
    ]}
}}