/// Auto-generated register definitions for USB
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f1::usb {

// ============================================================================
// USB - Universal serial bus full-speed device interface
// Base Address: 0x40005C00
// ============================================================================

/// USB Register Structure
struct USB_Registers {
    /// endpoint 0 register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EP0R;

    /// endpoint 1 register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EP1R;

    /// endpoint 2 register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EP2R;

    /// endpoint 3 register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EP3R;

    /// endpoint 4 register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EP4R;

    /// endpoint 5 register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EP5R;

    /// endpoint 6 register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EP6R;

    /// endpoint 7 register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EP7R;
    uint8_t RESERVED_0020[32];  ///< Reserved

    /// control register
    /// Offset: 0x0040
    /// Reset value: 0x00000003
    /// Access: read-write
    volatile uint32_t CNTR;

    /// interrupt status register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISTR;

    /// frame number register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t FNR;

    /// device address
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DADDR;

    /// Buffer table address
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BTABLE;
};

static_assert(sizeof(USB_Registers) >= 84, "USB_Registers size mismatch");

/// USB peripheral instance
inline USB_Registers* USB() {
    return reinterpret_cast<USB_Registers*>(0x40005C00);
}

}  // namespace alloy::hal::st::stm32f1::usb
