// Seed: 2549433292
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output uwire id_6,
    output supply1 id_7
);
  assign id_6 = id_4;
  wire id_9;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input  wor  id_5
);
  id_7(
      1'b0, 1, id_0 == id_5
  );
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_4,
      id_4
  );
endmodule
