Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 13 10:00:43 2020
| Host         : DESKTOP-CGTTP85 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                Enable Signal                |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/pai_1/inst/ClrLED_reg[7]                    |                                             |                                                    |                1 |              2 |         2.00 |
|  design_1_i/FenPin_0/inst/outclk                        | design_1_i/counter_0/inst/sl_reg[3]_i_1_n_0 |                                                    |                1 |              4 |         4.00 |
|  design_1_i/FenPin_0/inst/outclk                        | design_1_i/util_vector_logic_0/Res[0]       | design_1_i/clock_0/inst/p_0_in                     |                1 |              4 |         4.00 |
|  design_1_i/translater_0/inst/outled_inferred__0/i__n_0 |                                             | design_1_i/translater_0/inst/outled_reg[6]_i_2_n_0 |                2 |              7 |         3.50 |
|  design_1_i/translater_1/inst/outled_inferred__0/i__n_0 |                                             | design_1_i/translater_1/inst/outled_reg[6]_i_2_n_0 |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                             |                                                    |               11 |             42 |         3.82 |
+---------------------------------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


