INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_sys_ps7_0/sim/system_sys_ps7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_sys_ps7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_sys_concat_intc_0/sim/system_sys_concat_intc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_sys_concat_intc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_mmcm_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/up_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/up_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/759f/axi_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_hdmi_clkgen_0/sim/system_axi_hdmi_clkgen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_hdmi_clkgen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_csc_1
WARNING: [VRFC 10-3380] identifier 'DW' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_1.v:46]
WARNING: [VRFC 10-3380] identifier 'DW' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_1.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_1_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_csc_1_add
WARNING: [VRFC 10-3380] identifier 'DW' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_1_add.v:56]
WARNING: [VRFC 10-3380] identifier 'DW' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_1_add.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_1_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_csc_1_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_RGB2CrYCb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_csc_RGB2CrYCb
WARNING: [VRFC 10-3380] identifier 'DW' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_RGB2CrYCb.v:51]
WARNING: [VRFC 10-3380] identifier 'DW' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_csc_RGB2CrYCb.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/xilinx/common/ad_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_ss_444to422.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ss_444to422
WARNING: [VRFC 10-3380] identifier 'DW' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_ss_444to422.v:48]
WARNING: [VRFC 10-3380] identifier 'DW' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_ss_444to422.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/ef21/axi_hdmi_tx_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_hdmi_tx_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/ef21/axi_hdmi_tx_es.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_hdmi_tx_es
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/ef21/axi_hdmi_tx_vdma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_hdmi_tx_vdma
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/up_clock_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_clock_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/up_hdmi_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_hdmi_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/up_xfer_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_xfer_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/up_xfer_status.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_xfer_status
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/ef21/axi_hdmi_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_hdmi_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_hdmi_core_0/sim/system_axi_hdmi_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_hdmi_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9c92/sync_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9c92/sync_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9c92/sync_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_event
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9c92/sync_gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/364f/address_gray_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_address_gray_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/364f/address_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_address_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/364f/util_axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_axis_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_hdmi_dma_0/sim/system_axi_hdmi_dma_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/2d_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_2d_transfer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac_burst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dmac_burst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac_regmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dmac_regmap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac_regmap_request.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dmac_regmap_request
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac_reset_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dmac_reset_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac_resize_dest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dmac_resize_dest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac_resize_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dmac_resize_src
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac_response_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dmac_response_manager
INFO: [VRFC 10-2458] undeclared symbol response_dest_partial, assumed default net type wire [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac_response_manager.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dmac_transfer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/data_mover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_data_mover
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/dest_axi_mm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_dest_mm_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/dest_axi_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_dest_axi_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/dest_fifo_inf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_dest_fifo_inf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/request_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_request_arb
INFO: [VRFC 10-2458] undeclared symbol src_req_spltr_valid, assumed default net type wire [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/request_arb.v:1049]
INFO: [VRFC 10-2458] undeclared symbol src_req_spltr_ready, assumed default net type wire [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/request_arb.v:1050]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/request_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_request_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/response_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_response_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/response_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_response_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/src_axi_mm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_src_mm_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/src_axi_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_src_axi_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/src_fifo_inf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmac_src_fifo_inf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6453/axi_dmac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dmac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_hdmi_dma_0/sim/system_axi_hdmi_dma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_hdmi_dma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_sys_audio_clkgen_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_sys_audio_clkgen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_GND_1_0/sim/system_GND_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_GND_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ddr_cntrl_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig_sim.v:1261]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig_sim.v:1265]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig_sim.v:1266]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0_mig_sim.v:1267]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/rtl/system_axi_ddr_cntrl_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ddr_cntrl_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_axis_inf_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_axis_inf_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_mem_asym.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_mem_asym
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/18b3/axi_adcfifo_adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adcfifo_adc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/18b3/axi_adcfifo_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adcfifo_dma
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/18b3/axi_adcfifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adcfifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/18b3/axi_adcfifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adcfifo_wr
WARNING: [VRFC 10-3380] identifier 'AXI_BYTE_WIDTH' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/18b3/axi_adcfifo_wr.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/18b3/axi_adcfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adcfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9680_fifo_0/sim/system_axi_ad9680_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9680_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_GND_12_0/sim/system_GND_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_GND_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_b2g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_b2g
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/ad_g2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_g2b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/dde9/util_dacfifo_bypass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_dacfifo_bypass
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/dde9/util_dacfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_dacfifo
INFO: [VRFC 10-2458] undeclared symbol dac_dunf_bypass_s, assumed default net type wire [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/dde9/util_dacfifo.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9144_fifo_0/sim/system_axi_ad9144_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9144_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9761/axi_adxcvr_es.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adxcvr_es
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9761/axi_adxcvr_mdrp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adxcvr_mdrp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9761/axi_adxcvr_mstatus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adxcvr_mstatus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9761/axi_adxcvr_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adxcvr_up
WARNING: [VRFC 10-3676] redeclaration of ansi port 'up_es_reset' is not allowed [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9761/axi_adxcvr_up.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9761/axi_adxcvr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_adxcvr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9144_xcvr_0/sim/system_axi_ad9144_xcvr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9144_xcvr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e642/jesd204_up_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_up_common
WARNING: [VRFC 10-3380] identifier 'up_cfg_beats_per_multiframe' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e642/jesd204_up_common.v:163]
WARNING: [VRFC 10-3380] identifier 'up_cfg_octets_per_frame' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e642/jesd204_up_common.v:164]
WARNING: [VRFC 10-3380] identifier 'up_cfg_lanes_disable' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e642/jesd204_up_common.v:165]
WARNING: [VRFC 10-3380] identifier 'up_cfg_links_disable' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e642/jesd204_up_common.v:166]
WARNING: [VRFC 10-3380] identifier 'up_cfg_disable_scrambler' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e642/jesd204_up_common.v:167]
WARNING: [VRFC 10-3380] identifier 'up_cfg_disable_char_replacement' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e642/jesd204_up_common.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e642/jesd204_up_sysref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_up_sysref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e2c2/jesd204_up_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_up_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e2c2/axi_jesd204_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_jesd204_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_tx_axi_0/sim/system_tx_axi_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tx_axi_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9857/jesd204_eof_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_eof_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9857/jesd204_lmfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_lmfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9857/jesd204_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_scrambler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9857/pipeline_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/836f/jesd204_tx_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_tx_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/836f/jesd204_tx_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_tx_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/836f/jesd204_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_tx_0/sim/system_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_dds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_dds_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_dds_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_dds_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_dds_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_dds_cordic_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_dds_cordic_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_dds_sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_dds_sine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_dds_sine_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_dds_sine_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_dac_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_dac_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_framer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_dac_framer
WARNING: [VRFC 10-3380] identifier 'BITS_PER_LANE_PER_FRAME' is used before its declaration [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_framer.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_pn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_dac_pn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_regmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_dac_regmap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_perfect_shuffle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_perfect_shuffle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/up_dac_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_dac_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/up_dac_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_dac_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_dac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/e097/axi_ad9144.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ad9144
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9144_core_0/sim/system_axi_ad9144_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9144_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/295a/util_upack_dmx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_upack_dmx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/295a/util_upack_dsf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_upack_dsf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/295a/util_upack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_upack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9144_upack_0/sim/system_axi_ad9144_upack_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9144_upack_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9144_dma_0/sim/system_axi_ad9144_dma_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9144_dma_0/sim/system_axi_ad9144_dma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9144_dma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9680_xcvr_0/sim/system_axi_ad9680_xcvr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9680_xcvr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/8aa3/jesd204_up_ilas_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_up_ilas_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/8aa3/jesd204_up_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_up_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/8aa3/jesd204_up_rx_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_up_rx_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/8aa3/axi_jesd204_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_jesd204_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_rx_axi_0/sim/system_rx_axi_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_rx_axi_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/43b4/align_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module align_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/43b4/elastic_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elastic_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/43b4/jesd204_ilas_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_ilas_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/43b4/jesd204_lane_latency_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_lane_latency_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/43b4/jesd204_rx_cgs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_rx_cgs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/43b4/jesd204_rx_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_rx_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/43b4/jesd204_rx_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_rx_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/43b4/jesd204_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_rx_0/sim/system_rx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_rx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_datafmt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_datafmt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_adc_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_deframer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_adc_deframer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_pnmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_adc_pnmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc_regmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_adc_regmap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_pnmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_pnmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/ad_xcvr_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_xcvr_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/up_adc_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_adc_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/common/up_adc_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_adc_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/5844/ad_ip_jesd204_tpl_adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_ip_jesd204_tpl_adc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/6658/axi_ad9680.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ad9680
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9680_core_0/sim/system_axi_ad9680_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9680_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/486c/util_cpack_dsf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_cpack_dsf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/486c/util_cpack_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_cpack_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/486c/util_cpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_cpack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9680_cpack_0/sim/system_axi_ad9680_cpack_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9680_cpack_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9680_dma_0/sim/system_axi_ad9680_dma_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9680_dma_0/sim/system_axi_ad9680_dma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_ad9680_dma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9a2f/util_adxcvr_xch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_adxcvr_xch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9a2f/util_adxcvr_xcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_adxcvr_xcm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9a2f/util_adxcvr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module util_adxcvr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_util_daq2_xcvr_0/sim/system_util_daq2_xcvr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_util_daq2_xcvr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ad9144_jesd_imp_1POUUDD
INFO: [VRFC 10-311] analyzing module axi_ad9680_jesd_imp_9H50XX
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_I5GH1N
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UBGIXM
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1J5P44O
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_T17W6X
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_15FU5SC
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_GFBASD
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_59JXRJ
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_1GBLMBI
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_E05M9W
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_17AVPN9
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_1J5SI6G
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_T19VO9
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_I5JGX7
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_372X83
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_H1ZQRK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_MCTRXI
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_SELTG5
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_WZLZH6
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_axi_cpu_interconnect_0
INFO: [VRFC 10-311] analyzing module system_axi_hp0_interconnect_0
INFO: [VRFC 10-311] analyzing module system_axi_hp1_interconnect_0
INFO: [VRFC 10-311] analyzing module system_axi_hp2_interconnect_0
INFO: [VRFC 10-311] analyzing module system_axi_hp3_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/library/xilinx/common/ad_iobuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_iobuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/common/daq2_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module daq2_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/system_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_iic_main_0/sim/system_axi_iic_main_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_iic_main_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_sys_rstgen_0/sim/system_sys_rstgen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_sys_rstgen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/axi_ctrlif.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_ctrlif'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/1f7b/tx_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/dma_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dma_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/axi_streaming_dma_tx_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_streaming_dma_tx_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/common/pl330_dma_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pl330_dma_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/1f7b/tx_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tx_encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/1f7b/axi_spdif_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_spdif_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_spdif_tx_core_0/sim/system_axi_spdif_tx_core_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_spdif_tx_core_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_rstgen_0/sim/system_axi_rstgen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_rstgen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/sim/system_axi_ad9144_jesd_rstgen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_ad9144_jesd_rstgen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/sim/system_axi_ad9680_jesd_rstgen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_ad9680_jesd_rstgen_0'
