#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May 14 18:57:52 2025
# Process ID         : 212540
# Current directory  : /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1
# Command line       : vivado -log clk_setup_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source clk_setup_wrapper.tcl -notrace
# Log file           : /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1/clk_setup_wrapper.vdi
# Journal file       : /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1/vivado.jou
# Running On         : legolas
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : AMD Ryzen 7 PRO 6850U with Radeon Graphics
# CPU Frequency      : 2051.383 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 15449 MB
# Swap memory        : 8589 MB
# Total Virtual      : 24038 MB
# Available Virtual  : 15394 MB
#-----------------------------------------------------------
source clk_setup_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ethan/Xilinx_Vivado/Vivado/2024.2/data/ip'.
Command: link_design -top clk_setup_wrapper -part xc7a35tftg256-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-454] Reading design checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_I2S_interconnect_0_0/clk_setup_I2S_interconnect_0_0.dcp' for cell 'clk_setup_i/I2S_interconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_PWM_output_0_1/clk_setup_PWM_output_0_1.dcp' for cell 'clk_setup_i/PWM_output_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_PWM_output_0_2/clk_setup_PWM_output_0_2.dcp' for cell 'clk_setup_i/PWM_output_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_Quantizer_Interconne_0_0/clk_setup_Quantizer_Interconne_0_0.dcp' for cell 'clk_setup_i/Quantizer_Interconne_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0.dcp' for cell 'clk_setup_i/clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1678.129 ; gain = 0.000 ; free physical = 5080 ; free virtual = 14299
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0_board.xdc] for cell 'clk_setup_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0_board.xdc] for cell 'clk_setup_i/clk_wiz_0/inst'
Parsing XDC File [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0.xdc] for cell 'clk_setup_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0.xdc] for cell 'clk_setup_i/clk_wiz_0/inst'
Parsing XDC File [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-508] No pins matched 'clk_setup_i/CLK_MGR_0/inst/BCLK_reg/Q'. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins clk_setup_i/CLK_MGR_0/inst/BCLK_reg/Q]'. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'clk_setup_i/CLK_MGR_0/inst/WS_reg/Q'. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins clk_setup_i/CLK_MGR_0/inst/WS_reg/Q]'. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_setup_i/CLK_MGR_0/inst/BCLK' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:3]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_SYSCLK_clk_setup_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'EN'. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN'. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN'. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN'. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.453 ; gain = 0.000 ; free physical = 4538 ; free virtual = 13757
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2409.453 ; gain = 782.824 ; free physical = 4538 ; free virtual = 13757
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2440.586 ; gain = 31.133 ; free physical = 4465 ; free virtual = 13684

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_setup_i/CLK_MGR_0/inst/BCLK' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:3]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_SYSCLK_clk_setup_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d12bc8d9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.398 ; gain = 18.812 ; free physical = 4465 ; free virtual = 13684

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d12bc8d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13377

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d12bc8d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13377
Phase 1 Initialization | Checksum: 1d12bc8d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13377

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d12bc8d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13377

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d12bc8d9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13377
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d12bc8d9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13377

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f84c291f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13377
Retarget | Checksum: 1f84c291f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f84c291f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13377
Constant propagation | Checksum: 1f84c291f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4158 ; free virtual = 13378
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4158 ; free virtual = 13378
Phase 5 Sweep | Checksum: 1a7bb9ade

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2778.383 ; gain = 0.000 ; free physical = 4158 ; free virtual = 13378
Sweep | Checksum: 1a7bb9ade
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 79 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a7bb9ade

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2810.398 ; gain = 32.016 ; free physical = 4158 ; free virtual = 13378
BUFG optimization | Checksum: 1a7bb9ade
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a7bb9ade

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2810.398 ; gain = 32.016 ; free physical = 4158 ; free virtual = 13378
Shift Register Optimization | Checksum: 1a7bb9ade
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16dd7fa55

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2810.398 ; gain = 32.016 ; free physical = 4158 ; free virtual = 13378
Post Processing Netlist | Checksum: 16dd7fa55
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2325c8d44

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2810.398 ; gain = 32.016 ; free physical = 4158 ; free virtual = 13378

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4158 ; free virtual = 13378
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2325c8d44

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2810.398 ; gain = 32.016 ; free physical = 4158 ; free virtual = 13378
Phase 9 Finalization | Checksum: 2325c8d44

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2810.398 ; gain = 32.016 ; free physical = 4158 ; free virtual = 13378
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |              79  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2325c8d44

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2810.398 ; gain = 32.016 ; free physical = 4158 ; free virtual = 13378

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2325c8d44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4158 ; free virtual = 13378

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2325c8d44

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4158 ; free virtual = 13378

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4158 ; free virtual = 13378
Ending Netlist Obfuscation Task | Checksum: 2325c8d44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4158 ; free virtual = 13378
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file clk_setup_wrapper_drc_opted.rpt -pb clk_setup_wrapper_drc_opted.pb -rpx clk_setup_wrapper_drc_opted.rpx
Command: report_drc -file clk_setup_wrapper_drc_opted.rpt -pb clk_setup_wrapper_drc_opted.pb -rpx clk_setup_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1/clk_setup_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4130 ; free virtual = 13352
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4130 ; free virtual = 13352
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4130 ; free virtual = 13352
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4130 ; free virtual = 13352
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4130 ; free virtual = 13352
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4130 ; free virtual = 13352
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2810.398 ; gain = 0.000 ; free physical = 4130 ; free virtual = 13352
INFO: [Common 17-1381] The checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1/clk_setup_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.977 ; gain = 0.000 ; free physical = 4108 ; free virtual = 13330
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f075c5b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.977 ; gain = 0.000 ; free physical = 4108 ; free virtual = 13330
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.977 ; gain = 0.000 ; free physical = 4108 ; free virtual = 13330

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_setup_i/CLK_MGR_0/inst/BCLK' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:3]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_SYSCLK_clk_setup_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d1b190a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2836.977 ; gain = 0.000 ; free physical = 4107 ; free virtual = 13330

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13aebb16b

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4107 ; free virtual = 13330

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13aebb16b

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4107 ; free virtual = 13330
Phase 1 Placer Initialization | Checksum: 13aebb16b

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4107 ; free virtual = 13330

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15173842d

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4092 ; free virtual = 13316

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b45555a6

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4131 ; free virtual = 13355

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b45555a6

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4131 ; free virtual = 13355

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 13e3c0dc3

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4133 ; free virtual = 13356

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1d60321d9

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4139 ; free virtual = 13363

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 6 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4134 ; free virtual = 13362

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2523d4bf1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4133 ; free virtual = 13361
Phase 2.5 Global Place Phase2 | Checksum: 1efdb9421

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4134 ; free virtual = 13362
Phase 2 Global Placement | Checksum: 1efdb9421

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4134 ; free virtual = 13362

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 278030df6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4134 ; free virtual = 13361

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21ff1516b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4133 ; free virtual = 13361

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23fc34ebf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4133 ; free virtual = 13361

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f6645a4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4133 ; free virtual = 13361

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2fad7b98f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 3392b0df0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2e6cbd974

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357
Phase 3 Detail Placement | Checksum: 2e6cbd974

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_setup_i/CLK_MGR_0/inst/BCLK' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:3]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_SYSCLK_clk_setup_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 286680ccf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.092 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13e5ef817

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e0b3e116

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
Phase 4.1.1.1 BUFG Insertion | Checksum: 286680ccf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.092. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23e0c8683

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357
Phase 4.1 Post Commit Optimization | Checksum: 23e0c8683

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23e0c8683

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23e0c8683

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357
Phase 4.3 Placer Reporting | Checksum: 23e0c8683

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23bd9496a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357
Ending Placer Task | Checksum: 19c99dc6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2868.992 ; gain = 32.016 ; free physical = 4129 ; free virtual = 13357
82 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file clk_setup_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
INFO: [Vivado 12-24828] Executing command : report_utilization -file clk_setup_wrapper_utilization_placed.rpt -pb clk_setup_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file clk_setup_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4129 ; free virtual = 13357
INFO: [Common 17-1381] The checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1/clk_setup_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4121 ; free virtual = 13349
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 8.092 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4121 ; free virtual = 13349
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4121 ; free virtual = 13349
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4121 ; free virtual = 13349
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4121 ; free virtual = 13349
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4121 ; free virtual = 13349
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4121 ; free virtual = 13349
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2868.992 ; gain = 0.000 ; free physical = 4121 ; free virtual = 13349
INFO: [Common 17-1381] The checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1/clk_setup_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e96e7ff3 ConstDB: 0 ShapeSum: 12aa0021 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 8242754e | NumContArr: 95c070ed | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29d54db75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.941 ; gain = 63.949 ; free physical = 3977 ; free virtual = 13206

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29d54db75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.941 ; gain = 63.949 ; free physical = 3977 ; free virtual = 13206

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29d54db75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.941 ; gain = 63.949 ; free physical = 3977 ; free virtual = 13206
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2e2c0df40

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3955 ; free virtual = 13183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.042  | TNS=0.000  | WHS=-0.117 | THS=-0.971 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 7.97257e-05 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 59
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 59
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25847653c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25847653c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c4b67298

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184
Phase 4 Initial Routing | Checksum: 2c4b67298

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.455  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 20effc8a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184
Phase 5 Rip-up And Reroute | Checksum: 20effc8a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 20effc8a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 20effc8a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184
Phase 6 Delay and Skew Optimization | Checksum: 20effc8a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.538  | TNS=0.000  | WHS=0.197  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1cdb1a133

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184
Phase 7 Post Hold Fix | Checksum: 1cdb1a133

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00940764 %
  Global Horizontal Routing Utilization  = 0.0115825 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1cdb1a133

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1cdb1a133

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 16634ff10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 16634ff10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.538  | TNS=0.000  | WHS=0.197  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 16634ff10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184
Total Elapsed time in route_design: 9.25 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 176220de5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 176220de5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 88.949 ; free physical = 3956 ; free virtual = 13184

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2958.309 ; gain = 89.316 ; free physical = 3956 ; free virtual = 13184
INFO: [Vivado 12-24828] Executing command : report_drc -file clk_setup_wrapper_drc_routed.rpt -pb clk_setup_wrapper_drc_routed.pb -rpx clk_setup_wrapper_drc_routed.rpx
Command: report_drc -file clk_setup_wrapper_drc_routed.rpt -pb clk_setup_wrapper_drc_routed.pb -rpx clk_setup_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1/clk_setup_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file clk_setup_wrapper_methodology_drc_routed.rpt -pb clk_setup_wrapper_methodology_drc_routed.pb -rpx clk_setup_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file clk_setup_wrapper_methodology_drc_routed.rpt -pb clk_setup_wrapper_methodology_drc_routed.pb -rpx clk_setup_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_setup_i/CLK_MGR_0/inst/BCLK' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:3]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_SYSCLK_clk_setup_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1/clk_setup_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file clk_setup_wrapper_timing_summary_routed.rpt -pb clk_setup_wrapper_timing_summary_routed.pb -rpx clk_setup_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_setup_i/CLK_MGR_0/inst/BCLK' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:3]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_SYSCLK_clk_setup_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/constrs_1/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file clk_setup_wrapper_route_status.rpt -pb clk_setup_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file clk_setup_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file clk_setup_wrapper_bus_skew_routed.rpt -pb clk_setup_wrapper_bus_skew_routed.pb -rpx clk_setup_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file clk_setup_wrapper_power_routed.rpt -pb clk_setup_wrapper_power_summary_routed.pb -rpx clk_setup_wrapper_power_routed.rpx
Command: report_power -file clk_setup_wrapper_power_routed.rpt -pb clk_setup_wrapper_power_summary_routed.pb -rpx clk_setup_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file clk_setup_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.320 ; gain = 0.000 ; free physical = 3891 ; free virtual = 13121
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.320 ; gain = 0.000 ; free physical = 3891 ; free virtual = 13121
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.320 ; gain = 0.000 ; free physical = 3891 ; free virtual = 13121
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.320 ; gain = 0.000 ; free physical = 3891 ; free virtual = 13121
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.320 ; gain = 0.000 ; free physical = 3891 ; free virtual = 13121
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.320 ; gain = 0.000 ; free physical = 3891 ; free virtual = 13121
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3105.320 ; gain = 0.000 ; free physical = 3891 ; free virtual = 13121
INFO: [Common 17-1381] The checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/impl_1/clk_setup_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force clk_setup_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./clk_setup_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3337.289 ; gain = 177.895 ; free physical = 3606 ; free virtual = 12842
INFO: [Common 17-206] Exiting Vivado at Wed May 14 18:58:34 2025...
