

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_m1_1_L_m1_2'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.319 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      260|      260|  3.120 us|  3.120 us|  259|  259|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_m1_1_L_m1_2  |      258|      258|         7|          4|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    650|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    328|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    215|    -|
|Register         |        -|    -|     189|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     189|   1193|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_11_1_1_U40  |mul_8s_8s_11_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_11_1_1_U41  |mul_8s_8s_11_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_11_1_1_U42  |mul_8s_8s_11_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_11_1_1_U43  |mul_8s_8s_11_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_11_1_1_U44  |mul_8s_8s_11_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_11_1_1_U45  |mul_8s_8s_11_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_11_1_1_U46  |mul_8s_8s_11_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_11_1_1_U47  |mul_8s_8s_11_1_1  |        0|   0|  0|  41|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0| 328|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add338_fu_310_p2          |         +|   0|  0|  11|           3|           1|
    |add354_fu_394_p2          |         +|   0|  0|  11|           3|           2|
    |add370_2_fu_479_p2        |         +|   0|  0|  11|           3|           3|
    |add370_3_fu_551_p2        |         +|   0|  0|  11|           3|           3|
    |add370_4_fu_561_p2        |         +|   0|  0|  11|           3|           2|
    |add370_fu_404_p2          |         +|   0|  0|  11|           3|           2|
    |add_ln151_1_fu_261_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln151_fu_273_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln152_fu_365_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln153_fu_574_p2       |         +|   0|  0|  14|           6|           6|
    |add_ln156_fu_342_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln157_fu_434_p2       |         +|   0|  0|  11|           3|           2|
    |add_ln158_1_fu_526_p2     |         +|   0|  0|  11|           3|           3|
    |add_ln158_2_fu_600_p2     |         +|   0|  0|  11|           3|           3|
    |add_ln158_3_fu_610_p2     |         +|   0|  0|  11|           3|           2|
    |add_ln158_fu_444_p2       |         +|   0|  0|  11|           3|           2|
    |add_ln159_10_fu_763_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_11_fu_772_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_12_fu_785_p2    |         +|   0|  0|  12|          12|          12|
    |add_ln159_13_fu_795_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_14_fu_804_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_15_fu_817_p2    |         +|   0|  0|  12|          12|          12|
    |add_ln159_16_fu_827_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_17_fu_836_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_18_fu_849_p2    |         +|   0|  0|  12|          12|          12|
    |add_ln159_19_fu_859_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_1_fu_667_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln159_20_fu_868_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_21_fu_878_p2    |         +|   0|  0|  12|          12|          12|
    |add_ln159_22_fu_888_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_23_fu_894_p2    |         +|   0|  0|  13|          13|          13|
    |add_ln159_24_fu_904_p2    |         +|   0|  0|  17|          14|          14|
    |add_ln159_25_fu_910_p2    |         +|   0|  0|  17|          14|          14|
    |add_ln159_26_fu_938_p2    |         +|   0|  0|  15|          15|          15|
    |add_ln159_27_fu_916_p2    |         +|   0|  0|  17|          14|          14|
    |add_ln159_28_fu_922_p2    |         +|   0|  0|  17|          14|          14|
    |add_ln159_29_fu_950_p2    |         +|   0|  0|  20|          15|          15|
    |add_ln159_2_fu_676_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln159_30_fu_956_p2    |         +|   0|  0|  15|          15|          15|
    |add_ln159_3_fu_689_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln159_4_fu_699_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln159_5_fu_708_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln159_6_fu_721_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln159_7_fu_731_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln159_8_fu_740_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln159_9_fu_753_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln159_fu_654_p2       |         +|   0|  0|  12|          12|          12|
    |icmp_ln151_fu_255_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln152_fu_279_p2      |      icmp|   0|  0|  13|           4|           5|
    |select_ln151_1_fu_293_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln151_fu_285_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln158_fu_509_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_val143_fu_462_p2      |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 650|         478|         464|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  25|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten57_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_fu_70                                 |   9|          2|    4|          8|
    |in_data_0_address0_local                |  25|          5|    4|         20|
    |in_data_0_address1_local                |  25|          5|    4|         20|
    |in_data_2_address0_local                |  25|          5|    4|         20|
    |in_data_2_address1_local                |  25|          5|    4|         20|
    |indvar_flatten57_fu_74                  |   9|          2|    7|         14|
    |j_fu_66                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 215|         45|   51|        153|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln153_reg_1126           |   6|   0|    6|          0|
    |add_ln159_24_reg_1165        |  14|   0|   14|          0|
    |add_ln159_25_reg_1170        |  14|   0|   14|          0|
    |add_ln159_27_reg_1175        |  14|   0|   14|          0|
    |add_ln159_28_reg_1180        |  14|   0|   14|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |bit_sel1_reg_1013            |   1|   0|    1|          0|
    |bit_sel_reg_1042             |   1|   0|    1|          0|
    |empty_11_reg_1023            |   3|   0|    3|          0|
    |empty_reg_1018               |   2|   0|    2|          0|
    |i_fu_70                      |   4|   0|    4|          0|
    |icmp_ln151_reg_984           |   1|   0|    1|          0|
    |indvar_flatten57_fu_74       |   7|   0|    7|          0|
    |j_fu_66                      |   4|   0|    4|          0|
    |mul_ln155_reg_1062           |  11|   0|   11|          0|
    |mul_ln156_reg_1068           |  11|   0|   11|          0|
    |mul_ln157_reg_1094           |  11|   0|   11|          0|
    |mul_ln158_1_reg_1131         |  11|   0|   11|          0|
    |mul_ln158_2_reg_1137         |  11|   0|   11|          0|
    |mul_ln158_3_reg_1153         |  11|   0|   11|          0|
    |mul_ln158_4_reg_1159         |  11|   0|   11|          0|
    |mul_ln158_reg_1100           |  11|   0|   11|          0|
    |select_ln151_reg_988         |   4|   0|    4|          0|
    |trunc_ln153_reg_993          |   3|   0|    3|          0|
    |trunc_ln158_reg_1047         |   2|   0|    2|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 189|   0|  189|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_m1_1_L_m1_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_m1_1_L_m1_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_m1_1_L_m1_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_m1_1_L_m1_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_m1_1_L_m1_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_m1_1_L_m1_2|  return value|
|in_data_0_address0  |  out|    4|   ap_memory|                      in_data_0|         array|
|in_data_0_ce0       |  out|    1|   ap_memory|                      in_data_0|         array|
|in_data_0_q0        |   in|    8|   ap_memory|                      in_data_0|         array|
|in_data_0_address1  |  out|    4|   ap_memory|                      in_data_0|         array|
|in_data_0_ce1       |  out|    1|   ap_memory|                      in_data_0|         array|
|in_data_0_q1        |   in|    8|   ap_memory|                      in_data_0|         array|
|m64_address0        |  out|    6|   ap_memory|                            m64|         array|
|m64_ce0             |  out|    1|   ap_memory|                            m64|         array|
|m64_we0             |  out|    1|   ap_memory|                            m64|         array|
|m64_d0              |  out|   15|   ap_memory|                            m64|         array|
|in_data_2_address0  |  out|    4|   ap_memory|                      in_data_2|         array|
|in_data_2_ce0       |  out|    1|   ap_memory|                      in_data_2|         array|
|in_data_2_q0        |   in|    8|   ap_memory|                      in_data_2|         array|
|in_data_2_address1  |  out|    4|   ap_memory|                      in_data_2|         array|
|in_data_2_ce1       |  out|    1|   ap_memory|                      in_data_2|         array|
|in_data_2_q1        |   in|    8|   ap_memory|                      in_data_2|         array|
+--------------------+-----+-----+------------+-------------------------------+--------------+

